Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 13 17:40:59 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 473 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.249    -3457.587                   1013                 1746        0.151        0.000                      0                 1746        4.500        0.000                       0                   648  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.249    -3457.587                   1013                 1511        0.151        0.000                      0                 1511        4.500        0.000                       0                   648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.387        0.000                      0                  235        0.242        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1013  Failing Endpoints,  Worst Slack       -4.249ns,  Total Violation    -3457.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.688ns  (logic 3.878ns (28.330%)  route 9.810ns (71.670%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.840    17.952    kd/y[2][9]_i_4_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.124    18.076 r  kd/y[13][9]_i_1/O
                         net (fo=20, routed)          0.685    18.761    kd_n_256
    SLICE_X44Y7          FDRE                                         r  y_reg[13][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  y_reg[13][5]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X44Y7          FDRE (Setup_fdre_C_R)       -0.429    14.512    y_reg[13][5]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -18.761    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.688ns  (logic 3.878ns (28.330%)  route 9.810ns (71.670%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.840    17.952    kd/y[2][9]_i_4_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.124    18.076 r  kd/y[13][9]_i_1/O
                         net (fo=20, routed)          0.685    18.761    kd_n_256
    SLICE_X44Y7          FDRE                                         r  y_reg[13][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  y_reg[13][9]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X44Y7          FDRE (Setup_fdre_C_R)       -0.429    14.512    y_reg[13][9]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -18.761    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.237ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7][6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.576ns  (logic 3.878ns (28.564%)  route 9.698ns (71.436%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.727    17.839    kd/y[2][9]_i_4_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.124    17.963 r  kd/y[7][9]_i_1/O
                         net (fo=20, routed)          0.686    18.649    kd_n_250
    SLICE_X42Y13         FDSE                                         r  y_reg[7][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X42Y13         FDSE                                         r  y_reg[7][6]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X42Y13         FDSE (Setup_fdse_C_S)       -0.524    14.412    y_reg[7][6]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 -4.237    

Slack (VIOLATED) :        -4.237ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.576ns  (logic 3.878ns (28.564%)  route 9.698ns (71.436%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.727    17.839    kd/y[2][9]_i_4_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.124    17.963 r  kd/y[7][9]_i_1/O
                         net (fo=20, routed)          0.686    18.649    kd_n_250
    SLICE_X42Y13         FDRE                                         r  y_reg[7][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  y_reg[7][7]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    14.412    y_reg[7][7]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 -4.237    

Slack (VIOLATED) :        -4.237ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.576ns  (logic 3.878ns (28.564%)  route 9.698ns (71.436%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.727    17.839    kd/y[2][9]_i_4_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.124    17.963 r  kd/y[7][9]_i_1/O
                         net (fo=20, routed)          0.686    18.649    kd_n_250
    SLICE_X42Y13         FDRE                                         r  y_reg[7][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  y_reg[7][9]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    14.412    y_reg[7][9]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 -4.237    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.573ns  (logic 3.878ns (28.571%)  route 9.695ns (71.428%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.729    17.841    kd/y[2][9]_i_4_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.124    17.965 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.680    18.645    kd_n_248
    SLICE_X38Y8          FDRE                                         r  x_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  x_reg[5][6]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.414    x_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.573ns  (logic 3.878ns (28.571%)  route 9.695ns (71.428%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.729    17.841    kd/y[2][9]_i_4_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.124    17.965 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.680    18.645    kd_n_248
    SLICE_X38Y8          FDRE                                         r  y_reg[5][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  y_reg[5][0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.414    y_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.573ns  (logic 3.878ns (28.571%)  route 9.695ns (71.428%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.729    17.841    kd/y[2][9]_i_4_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.124    17.965 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.680    18.645    kd_n_248
    SLICE_X38Y8          FDRE                                         r  y_reg[5][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  y_reg[5][7]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.414    y_reg[5][7]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.227ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.665ns  (logic 3.878ns (28.378%)  route 9.787ns (71.622%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.788    17.900    kd/y[2][9]_i_4_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  kd/y[4][9]_i_1/O
                         net (fo=14, routed)          0.713    18.738    kd_n_247
    SLICE_X47Y10         FDRE                                         r  x_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X47Y10         FDRE                                         r  x_reg[4][4]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X47Y10         FDRE (Setup_fdre_C_R)       -0.429    14.511    x_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                 -4.227    

Slack (VIOLATED) :        -4.227ns  (required time - arrival time)
  Source:                 kd/key_down_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.665ns  (logic 3.878ns (28.378%)  route 9.787ns (71.622%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  kd/key_down_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  kd/key_down_reg[96]/Q
                         net (fo=7, routed)           1.202     6.730    kd/key_down[96]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  kd/key_1[4]_i_137/O
                         net (fo=1, routed)           0.000     6.854    kd/key_1[4]_i_137_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.092 r  kd/key_1_reg[4]_i_102/O
                         net (fo=1, routed)           0.000     7.092    kd/key_1_reg[4]_i_102_n_0
    SLICE_X32Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     7.196 r  kd/key_1_reg[4]_i_41/O
                         net (fo=1, routed)           0.606     7.802    kd/key_1_reg[4]_i_41_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.316     8.118 r  kd/key_1[4]_i_22/O
                         net (fo=2, routed)           0.436     8.554    kd/key_1[4]_i_22_n_0
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.678 r  kd/key_1[4]_i_16/O
                         net (fo=77, routed)          0.839     9.517    kd/key_1[4]_i_16_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  kd/key_1_code[3]_i_2/O
                         net (fo=10, routed)          0.615    10.256    kd/key_1_code[3]_i_2_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I3_O)        0.124    10.380 r  kd/key_2_code[4]_i_7/O
                         net (fo=1, routed)           0.000    10.380    kd/key_2_code[4]_i_7_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.954 r  kd/key_2_code_reg[4]_i_5/CO[2]
                         net (fo=1, routed)           0.812    11.766    kd/key_12
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.310    12.076 r  kd/key_2_code[4]_i_2/O
                         net (fo=7, routed)           0.472    12.547    kd/key_2_code[4]_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.671 f  kd/key_2_code[6]_i_3/O
                         net (fo=4, routed)           0.190    12.861    kd/key_2_code[6]_i_3_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.124    12.985 f  kd/key_2[4]_i_2/O
                         net (fo=9, routed)           0.479    13.464    kd/key_2[4]_i_2_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.588 r  kd/key_2_code[0]_i_2/O
                         net (fo=33, routed)          0.612    14.200    kd/key_2_code_reg[6][0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.324 f  kd/task_finish[0]_i_56/O
                         net (fo=1, routed)           0.825    15.149    kd/task_finish[0]_i_56_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.273 f  kd/task_finish[0]_i_17/O
                         net (fo=1, routed)           0.000    15.273    kd/task_finish[0]_i_17_n_0
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 f  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.836    16.326    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.299    16.625 f  kd/task_finish[0]_i_2/O
                         net (fo=7, routed)           0.363    16.988    kd/task_finish[0]_i_2_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    17.112 r  kd/y[2][9]_i_4/O
                         net (fo=42, routed)          0.788    17.900    kd/y[2][9]_i_4_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I0_O)        0.124    18.024 r  kd/y[4][9]_i_1/O
                         net (fo=14, routed)          0.713    18.738    kd_n_247
    SLICE_X47Y10         FDRE                                         r  y_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X47Y10         FDRE                                         r  y_reg[4][4]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X47Y10         FDRE (Setup_fdre_C_R)       -0.429    14.511    y_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                 -4.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.945%)  route 0.070ns (33.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.070     1.653    kd/inst/inst/rx_data[2]
    SLICE_X32Y35         FDCE                                         r  kd/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.827     1.954    kd/inst/inst/clk
    SLICE_X32Y35         FDCE                                         r  kd/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.047     1.502    kd/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.073     1.643    kd/inst/inst/rx_data[7]
    SLICE_X32Y35         FDCE                                         r  kd/inst/inst/key_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.827     1.954    kd/inst/inst/clk
    SLICE_X32Y35         FDCE                                         r  kd/inst/inst/key_in_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.018     1.473    kd/inst/inst/key_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.563     1.446    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y43         FDPE                                         r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.133     1.720    kd/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  kd/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    kd/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.120     1.579    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y42         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  kd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.133     1.718    kd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  kd/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    kd/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X34Y42         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.830     1.957    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y42         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.120     1.577    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 kd/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    kd/inst/inst/clk
    SLICE_X31Y36         FDCE                                         r  kd/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  kd/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.133     1.717    kd/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  kd/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    kd/inst/inst/Ps2Interface_i_n_13
    SLICE_X30Y36         FDCE                                         r  kd/inst/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.827     1.954    kd/inst/inst/clk
    SLICE_X30Y36         FDCE                                         r  kd/inst/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y36         FDCE (Hold_fdce_C_D)         0.120     1.575    kd/inst/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.563     1.446    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y43         FDPE                                         r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.137     1.724    kd/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  kd/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    kd/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.121     1.580    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y42         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  kd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.137     1.722    kd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  kd/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    kd/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X34Y42         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.830     1.957    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y42         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.121     1.578    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a1/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  a1/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.128     1.711    a1/shift_reg[2]
    SLICE_X28Y13         FDRE                                         r  a1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.828     1.955    a1/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a1/shift_reg_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.066     1.521    a1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kd/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.555     1.438    kd/clk_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  kd/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  kd/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.108     1.687    kd/state__0[0]
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.732 r  kd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    kd/state__1[1]
    SLICE_X32Y30         FDCE                                         r  kd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.822     1.949    kd/clk_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  kd/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y30         FDCE (Hold_fdce_C_D)         0.091     1.542    kd/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 y_reg[16][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.978%)  route 0.361ns (66.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  y_reg[16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  y_reg[16][1]/Q
                         net (fo=22, routed)          0.361     1.948    kd/y_reg[0][1]
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.993 r  kd/y[6][1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    kd_n_349
    SLICE_X33Y8          FDRE                                         r  y_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X33Y8          FDRE                                         r  y_reg[6][1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.091     1.800    y_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y10   y_reg[13][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y9    y_reg[13][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y9    y_reg[13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    y_reg[13][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    y_reg[13][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y5    y_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    y_reg[2][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    y_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    y_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   finish_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    y_reg[4][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   a1/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   a1/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   a1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   a1/shift_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   a2/pb_in_delay_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   a2/pb_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   kd/key_reg[1]_replica_1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y17   kd/key_reg[1]_replica_2/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X34Y14   y_reg[15][6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X34Y14   y_reg[15][7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finish_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.456ns (14.871%)  route 2.610ns (85.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.610     8.149    rst2
    SLICE_X51Y14         FDCE                                         f  finish_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y14         FDCE                                         r  finish_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    finish_reg[0]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.456ns (14.871%)  route 2.610ns (85.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.610     8.149    rst2
    SLICE_X50Y14         FDCE                                         f  pass_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y14         FDCE                                         r  pass_reg/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X50Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.622    pass_reg
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.456ns (15.044%)  route 2.575ns (84.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.575     8.113    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y43         FDPE                                         f  kd/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.445    14.786    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y43         FDPE                                         r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    14.652    kd/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.456ns (15.044%)  route 2.575ns (84.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.575     8.113    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y43         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.445    14.786    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.456ns (15.044%)  route 2.575ns (84.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.575     8.113    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y43         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.445    14.786    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.456ns (15.044%)  route 2.575ns (84.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.575     8.113    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y43         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.445    14.786    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    kd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.456ns (15.044%)  route 2.575ns (84.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.575     8.113    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y43         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.445    14.786    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    kd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.456ns (15.824%)  route 2.426ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.426     7.964    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y42         FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.444    14.785    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y42         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    14.649    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.456ns (16.687%)  route 2.277ns (83.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.277     7.815    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y42         FDPE                                         f  kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.443    14.784    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y42         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X35Y42         FDPE (Recov_fdpe_C_PRE)     -0.359    14.650    kd/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.456ns (16.703%)  route 2.274ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         2.274     7.812    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y41         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.444    14.785    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.361    14.649    kd/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[81]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.148%)  route 0.272ns (65.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.272     1.855    kd/rst2
    SLICE_X37Y14         FDCE                                         f  kd/key_down_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.827     1.954    kd/clk_IBUF_BUFG
    SLICE_X37Y14         FDCE                                         r  kd/key_down_reg[81]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    kd/key_down_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[82]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.148%)  route 0.272ns (65.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.272     1.855    kd/rst2
    SLICE_X37Y14         FDCE                                         f  kd/key_down_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.827     1.954    kd/clk_IBUF_BUFG
    SLICE_X37Y14         FDCE                                         r  kd/key_down_reg[82]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    kd/key_down_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.096%)  route 0.312ns (68.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.312     1.896    kd/rst2
    SLICE_X36Y12         FDCE                                         f  kd/key_down_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.828     1.955    kd/clk_IBUF_BUFG
    SLICE_X36Y12         FDCE                                         r  kd/key_down_reg[18]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    kd/key_down_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[80]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.096%)  route 0.312ns (68.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.312     1.896    kd/rst2
    SLICE_X36Y12         FDCE                                         f  kd/key_down_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.828     1.955    kd/clk_IBUF_BUFG
    SLICE_X36Y12         FDCE                                         r  kd/key_down_reg[80]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    kd/key_down_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[86]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.096%)  route 0.312ns (68.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.312     1.896    kd/rst2
    SLICE_X36Y12         FDCE                                         f  kd/key_down_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.828     1.955    kd/clk_IBUF_BUFG
    SLICE_X36Y12         FDCE                                         r  kd/key_down_reg[86]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    kd/key_down_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.046%)  route 0.344ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.344     1.928    kd/rst2
    SLICE_X38Y21         FDCE                                         f  kd/key_down_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  kd/key_down_reg[12]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    kd/key_down_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.193%)  route 0.397ns (73.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.397     1.980    kd/rst2
    SLICE_X37Y20         FDCE                                         f  kd/key_down_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.821     1.948    kd/clk_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  kd/key_down_reg[13]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    kd/key_down_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.983%)  route 0.402ns (74.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.402     1.985    kd/rst2
    SLICE_X36Y20         FDCE                                         f  kd/key_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.821     1.948    kd/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  kd/key_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    kd/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[1]_replica_2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.663%)  route 0.206ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.206     1.789    kd/rst2
    SLICE_X33Y17         FDCE                                         f  kd/key_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.824     1.951    kd/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  kd/key_reg[1]_replica_2/C
                         clock pessimism             -0.478     1.473    
    SLICE_X33Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    kd/key_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.245%)  route 0.248ns (63.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=304, routed)         0.248     1.831    kd/rst2
    SLICE_X33Y13         FDCE                                         f  kd/key_down_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.827     1.954    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[23]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X33Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    kd/key_down_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.447    





