An elementary maze routerm (A*) for 2-layer ASIC nets. Follows descriptions from Professor Rutenbar's "VLSI CAD II: Layout" on Coursera.
