
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//systemd-notify_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401130 <.init>:
  401130:	stp	x29, x30, [sp, #-16]!
  401134:	mov	x29, sp
  401138:	bl	401b34 <setregid@plt+0x794>
  40113c:	ldp	x29, x30, [sp], #16
  401140:	ret

Disassembly of section .plt:

0000000000401150 <getppid@plt-0x20>:
  401150:	stp	x16, x30, [sp, #-16]!
  401154:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401158:	ldr	x17, [x16, #3784]
  40115c:	add	x16, x16, #0xec8
  401160:	br	x17
  401164:	nop
  401168:	nop
  40116c:	nop

0000000000401170 <getppid@plt>:
  401170:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401174:	ldr	x17, [x16, #3792]
  401178:	add	x16, x16, #0xed0
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401184:	ldr	x17, [x16, #3800]
  401188:	add	x16, x16, #0xed8
  40118c:	br	x17

0000000000401190 <__gmon_start__@plt>:
  401190:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401194:	ldr	x17, [x16, #3808]
  401198:	add	x16, x16, #0xee0
  40119c:	br	x17

00000000004011a0 <polkit_agent_close@plt>:
  4011a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011a4:	ldr	x17, [x16, #3816]
  4011a8:	add	x16, x16, #0xee8
  4011ac:	br	x17

00000000004011b0 <log_parse_environment_realm@plt>:
  4011b0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011b4:	ldr	x17, [x16, #3824]
  4011b8:	add	x16, x16, #0xef0
  4011bc:	br	x17

00000000004011c0 <setreuid@plt>:
  4011c0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011c4:	ldr	x17, [x16, #3832]
  4011c8:	add	x16, x16, #0xef8
  4011cc:	br	x17

00000000004011d0 <strjoin_real@plt>:
  4011d0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011d4:	ldr	x17, [x16, #3840]
  4011d8:	add	x16, x16, #0xf00
  4011dc:	br	x17

00000000004011e0 <log_assert_failed_realm@plt>:
  4011e0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011e4:	ldr	x17, [x16, #3848]
  4011e8:	add	x16, x16, #0xf08
  4011ec:	br	x17

00000000004011f0 <getopt_long@plt>:
  4011f0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011f4:	ldr	x17, [x16, #3856]
  4011f8:	add	x16, x16, #0xf10
  4011fc:	br	x17

0000000000401200 <log_assert_failed_unreachable_realm@plt>:
  401200:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401204:	ldr	x17, [x16, #3864]
  401208:	add	x16, x16, #0xf18
  40120c:	br	x17

0000000000401210 <sd_pid_notify@plt>:
  401210:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401214:	ldr	x17, [x16, #3872]
  401218:	add	x16, x16, #0xf20
  40121c:	br	x17

0000000000401220 <strv_env_merge@plt>:
  401220:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401224:	ldr	x17, [x16, #3880]
  401228:	add	x16, x16, #0xf28
  40122c:	br	x17

0000000000401230 <abort@plt>:
  401230:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401234:	ldr	x17, [x16, #3888]
  401238:	add	x16, x16, #0xf30
  40123c:	br	x17

0000000000401240 <sd_booted@plt>:
  401240:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401244:	ldr	x17, [x16, #3896]
  401248:	add	x16, x16, #0xf38
  40124c:	br	x17

0000000000401250 <parse_pid@plt>:
  401250:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401254:	ldr	x17, [x16, #3904]
  401258:	add	x16, x16, #0xf40
  40125c:	br	x17

0000000000401260 <__errno_location@plt>:
  401260:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401264:	ldr	x17, [x16, #3912]
  401268:	add	x16, x16, #0xf48
  40126c:	br	x17

0000000000401270 <strv_free@plt>:
  401270:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401274:	ldr	x17, [x16, #3920]
  401278:	add	x16, x16, #0xf50
  40127c:	br	x17

0000000000401280 <terminal_urlify_man@plt>:
  401280:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401284:	ldr	x17, [x16, #3928]
  401288:	add	x16, x16, #0xf58
  40128c:	br	x17

0000000000401290 <__stack_chk_fail@plt>:
  401290:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401294:	ldr	x17, [x16, #3936]
  401298:	add	x16, x16, #0xf60
  40129c:	br	x17

00000000004012a0 <ask_password_agent_close@plt>:
  4012a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012a4:	ldr	x17, [x16, #3944]
  4012a8:	add	x16, x16, #0xf68
  4012ac:	br	x17

00000000004012b0 <version@plt>:
  4012b0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012b4:	ldr	x17, [x16, #3952]
  4012b8:	add	x16, x16, #0xf70
  4012bc:	br	x17

00000000004012c0 <pager_close@plt>:
  4012c0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012c4:	ldr	x17, [x16, #3960]
  4012c8:	add	x16, x16, #0xf78
  4012cc:	br	x17

00000000004012d0 <log_internal_realm@plt>:
  4012d0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012d4:	ldr	x17, [x16, #3968]
  4012d8:	add	x16, x16, #0xf80
  4012dc:	br	x17

00000000004012e0 <get_user_creds@plt>:
  4012e0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012e4:	ldr	x17, [x16, #3976]
  4012e8:	add	x16, x16, #0xf88
  4012ec:	br	x17

00000000004012f0 <strv_join_prefix@plt>:
  4012f0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012f4:	ldr	x17, [x16, #3984]
  4012f8:	add	x16, x16, #0xf90
  4012fc:	br	x17

0000000000401300 <parse_uid@plt>:
  401300:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401304:	ldr	x17, [x16, #3992]
  401308:	add	x16, x16, #0xf98
  40130c:	br	x17

0000000000401310 <log_show_color@plt>:
  401310:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401314:	ldr	x17, [x16, #4000]
  401318:	add	x16, x16, #0xfa0
  40131c:	br	x17

0000000000401320 <asprintf@plt>:
  401320:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401324:	ldr	x17, [x16, #4008]
  401328:	add	x16, x16, #0xfa8
  40132c:	br	x17

0000000000401330 <colors_enabled@plt>:
  401330:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401334:	ldr	x17, [x16, #4016]
  401338:	add	x16, x16, #0xfb0
  40133c:	br	x17

0000000000401340 <free@plt>:
  401340:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401344:	ldr	x17, [x16, #4024]
  401348:	add	x16, x16, #0xfb8
  40134c:	br	x17

0000000000401350 <mac_selinux_finish@plt>:
  401350:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401354:	ldr	x17, [x16, #4032]
  401358:	add	x16, x16, #0xfc0
  40135c:	br	x17

0000000000401360 <printf@plt>:
  401360:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401364:	ldr	x17, [x16, #4040]
  401368:	add	x16, x16, #0xfc8
  40136c:	br	x17

0000000000401370 <log_open@plt>:
  401370:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401374:	ldr	x17, [x16, #4048]
  401378:	add	x16, x16, #0xfd0
  40137c:	br	x17

0000000000401380 <log_oom_internal@plt>:
  401380:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401384:	ldr	x17, [x16, #4056]
  401388:	add	x16, x16, #0xfd8
  40138c:	br	x17

0000000000401390 <log_get_max_level_realm@plt>:
  401390:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401394:	ldr	x17, [x16, #4064]
  401398:	add	x16, x16, #0xfe0
  40139c:	br	x17

00000000004013a0 <setregid@plt>:
  4013a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4013a4:	ldr	x17, [x16, #4072]
  4013a8:	add	x16, x16, #0xfe8
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	stp	x29, x30, [sp, #-160]!
  4013b4:	adrp	x3, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4013b8:	adrp	x2, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4013bc:	mov	x29, sp
  4013c0:	stp	x21, x22, [sp, #32]
  4013c4:	adrp	x22, 412000 <setregid@plt+0x10c60>
  4013c8:	add	x22, x22, #0xc80
  4013cc:	str	w0, [x3, #32]
  4013d0:	stp	x19, x20, [sp, #16]
  4013d4:	mov	w19, w0
  4013d8:	ldr	x0, [x22]
  4013dc:	str	x0, [sp, #152]
  4013e0:	mov	x0, #0x0                   	// #0
  4013e4:	str	x1, [x2, #8]
  4013e8:	mov	w0, #0x1                   	// #1
  4013ec:	stp	x23, x24, [sp, #48]
  4013f0:	mov	x23, x1
  4013f4:	str	xzr, [sp, #104]
  4013f8:	bl	401310 <log_show_color@plt>
  4013fc:	mov	w0, #0x0                   	// #0
  401400:	bl	4011b0 <log_parse_environment_realm@plt>
  401404:	bl	401370 <log_open@plt>
  401408:	stp	x25, x26, [sp, #64]
  40140c:	tbnz	w19, #31, 401788 <setregid@plt+0x3e8>
  401410:	cbz	x23, 4017b0 <setregid@plt+0x410>
  401414:	adrp	x21, 402000 <setregid@plt+0xc60>
  401418:	adrp	x20, 402000 <setregid@plt+0xc60>
  40141c:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401420:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401424:	add	x21, x21, #0x178
  401428:	add	x20, x20, #0x28
  40142c:	add	x25, x1, #0x34
  401430:	add	x24, x0, #0x31
  401434:	mov	x3, x21
  401438:	mov	x2, x20
  40143c:	mov	x1, x23
  401440:	mov	w0, w19
  401444:	mov	x4, #0x0                   	// #0
  401448:	bl	4011f0 <getopt_long@plt>
  40144c:	tbnz	w0, #31, 401810 <setregid@plt+0x470>
  401450:	cmp	w0, #0x102
  401454:	b.eq	401704 <setregid@plt+0x364>  // b.none
  401458:	b.gt	40166c <setregid@plt+0x2cc>
  40145c:	cmp	w0, #0x100
  401460:	b.eq	4016f4 <setregid@plt+0x354>  // b.none
  401464:	b.gt	401658 <setregid@plt+0x2b8>
  401468:	cmp	w0, #0x3f
  40146c:	b.ne	401508 <setregid@plt+0x168>  // b.any
  401470:	mov	w20, #0xffffffea            	// #-22
  401474:	mov	x24, #0x0                   	// #0
  401478:	mov	x19, #0x0                   	// #0
  40147c:	mov	x0, x19
  401480:	bl	401340 <free@plt>
  401484:	ldr	x0, [sp, #104]
  401488:	bl	401340 <free@plt>
  40148c:	mov	x0, x24
  401490:	bl	401340 <free@plt>
  401494:	bl	4012a0 <ask_password_agent_close@plt>
  401498:	bl	4011a0 <polkit_agent_close@plt>
  40149c:	bl	4012c0 <pager_close@plt>
  4014a0:	bl	401350 <mac_selinux_finish@plt>
  4014a4:	adrp	x0, 402000 <setregid@plt+0xc60>
  4014a8:	ldr	x19, [x0, #312]
  4014ac:	cbz	x19, 4014dc <setregid@plt+0x13c>
  4014b0:	adrp	x0, 402000 <setregid@plt+0xc60>
  4014b4:	add	x19, x19, #0x7
  4014b8:	and	x19, x19, #0xfffffffffffffff8
  4014bc:	ldr	x21, [x0, #320]
  4014c0:	cmp	x19, x21
  4014c4:	b.cs	4014dc <setregid@plt+0x13c>  // b.hs, b.nlast
  4014c8:	ldp	x0, x1, [x19]
  4014cc:	add	x19, x19, #0x10
  4014d0:	blr	x1
  4014d4:	cmp	x19, x21
  4014d8:	b.cc	4014c8 <setregid@plt+0x128>  // b.lo, b.ul, b.last
  4014dc:	lsr	w0, w20, #31
  4014e0:	ldr	x2, [sp, #152]
  4014e4:	ldr	x1, [x22]
  4014e8:	eor	x1, x2, x1
  4014ec:	cbnz	x1, 401adc <setregid@plt+0x73c>
  4014f0:	ldp	x19, x20, [sp, #16]
  4014f4:	ldp	x21, x22, [sp, #32]
  4014f8:	ldp	x23, x24, [sp, #48]
  4014fc:	ldp	x25, x26, [sp, #64]
  401500:	ldp	x29, x30, [sp], #160
  401504:	ret
  401508:	cmp	w0, #0x68
  40150c:	b.ne	401aa8 <setregid@plt+0x708>  // b.any
  401510:	bl	401bf0 <setregid@plt+0x850>
  401514:	mov	w20, w0
  401518:	cmp	w20, #0x0
  40151c:	b.le	401ad0 <setregid@plt+0x730>
  401520:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401524:	ldrb	w0, [x0, #49]
  401528:	cbnz	w0, 401844 <setregid@plt+0x4a4>
  40152c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401530:	ldrb	w0, [x0, #56]
  401534:	cbnz	w0, 4017f0 <setregid@plt+0x450>
  401538:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40153c:	mov	w20, #0x0                   	// #0
  401540:	ldr	x24, [x0, #64]
  401544:	cbz	x24, 401574 <setregid@plt+0x1d4>
  401548:	mov	x1, x24
  40154c:	adrp	x0, 402000 <setregid@plt+0xc60>
  401550:	mov	x2, #0x0                   	// #0
  401554:	add	x0, x0, #0x38
  401558:	bl	4011d0 <strjoin_real@plt>
  40155c:	mov	x19, x0
  401560:	cbz	x0, 4018f0 <setregid@plt+0x550>
  401564:	add	x1, sp, #0x78
  401568:	mov	x24, x0
  40156c:	str	x0, [x1, w20, uxtw #3]
  401570:	add	w20, w20, #0x1
  401574:	adrp	x25, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401578:	ldr	w2, [x25, #52]
  40157c:	cmp	w2, #0x0
  401580:	b.le	401808 <setregid@plt+0x468>
  401584:	adrp	x1, 402000 <setregid@plt+0xc60>
  401588:	add	x0, sp, #0x68
  40158c:	add	x1, x1, #0x40
  401590:	bl	401320 <asprintf@plt>
  401594:	tbnz	w0, #31, 4018a8 <setregid@plt+0x508>
  401598:	add	x1, sp, #0x78
  40159c:	ldr	x0, [sp, #104]
  4015a0:	str	x0, [x1, w20, uxtw #3]
  4015a4:	add	w20, w20, #0x1
  4015a8:	adrp	x2, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4015ac:	mov	x0, #0x2                   	// #2
  4015b0:	str	xzr, [x1, w20, uxtw #3]
  4015b4:	ldrsw	x2, [x2, #24]
  4015b8:	add	x2, x23, x2, lsl #3
  4015bc:	bl	401220 <strv_env_merge@plt>
  4015c0:	mov	x19, x0
  4015c4:	cbz	x0, 401884 <setregid@plt+0x4e4>
  4015c8:	ldr	x21, [x0]
  4015cc:	cbz	x21, 401644 <setregid@plt+0x2a4>
  4015d0:	adrp	x1, 402000 <setregid@plt+0xc60>
  4015d4:	mov	x2, #0x0                   	// #0
  4015d8:	add	x1, x1, #0xf8
  4015dc:	bl	4012f0 <strv_join_prefix@plt>
  4015e0:	mov	x21, x0
  4015e4:	cbz	x0, 401994 <setregid@plt+0x5f4>
  4015e8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4015ec:	ldr	w0, [x0]
  4015f0:	cmn	w0, #0x1
  4015f4:	b.eq	401604 <setregid@plt+0x264>  // b.none
  4015f8:	mov	w1, #0xffffffff            	// #-1
  4015fc:	bl	4013a0 <setregid@plt>
  401600:	tbnz	w0, #31, 401918 <setregid@plt+0x578>
  401604:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401608:	ldr	w0, [x0, #4]
  40160c:	cmn	w0, #0x1
  401610:	b.eq	401620 <setregid@plt+0x280>  // b.none
  401614:	mov	w1, #0xffffffff            	// #-1
  401618:	bl	4011c0 <setreuid@plt>
  40161c:	tbnz	w0, #31, 401948 <setregid@plt+0x5a8>
  401620:	ldr	w0, [x25, #52]
  401624:	cbz	w0, 40185c <setregid@plt+0x4bc>
  401628:	mov	x2, x21
  40162c:	mov	w1, #0x0                   	// #0
  401630:	bl	401210 <sd_pid_notify@plt>
  401634:	mov	w20, w0
  401638:	cmp	w0, #0x0
  40163c:	b.lt	4018d0 <setregid@plt+0x530>  // b.tstop
  401640:	b.eq	4017d8 <setregid@plt+0x438>  // b.none
  401644:	mov	w20, #0x0                   	// #0
  401648:	mov	x0, x19
  40164c:	mov	x19, x21
  401650:	bl	401270 <strv_free@plt>
  401654:	b	40147c <setregid@plt+0xdc>
  401658:	cmp	w0, #0x101
  40165c:	b.ne	401aa8 <setregid@plt+0x708>  // b.any
  401660:	bl	4012b0 <version@plt>
  401664:	mov	w20, w0
  401668:	b	401518 <setregid@plt+0x178>
  40166c:	cmp	w0, #0x104
  401670:	b.eq	4016e8 <setregid@plt+0x348>  // b.none
  401674:	cmp	w0, #0x105
  401678:	b.ne	4016cc <setregid@plt+0x32c>  // b.any
  40167c:	stp	x27, x28, [sp, #80]
  401680:	adrp	x28, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401684:	adrp	x27, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401688:	ldr	x6, [x28, #40]
  40168c:	add	x27, x27, #0x4
  401690:	mov	x1, x27
  401694:	add	x0, sp, #0x70
  401698:	adrp	x2, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40169c:	mov	w5, #0x0                   	// #0
  4016a0:	add	x2, x2, #0x0
  4016a4:	mov	x4, #0x0                   	// #0
  4016a8:	mov	x3, #0x0                   	// #0
  4016ac:	str	x6, [sp, #112]
  4016b0:	bl	4012e0 <get_user_creds@plt>
  4016b4:	mov	w26, w0
  4016b8:	cmn	w0, #0x3
  4016bc:	b.eq	401774 <setregid@plt+0x3d4>  // b.none
  4016c0:	tbnz	w26, #31, 401a4c <setregid@plt+0x6ac>
  4016c4:	ldp	x27, x28, [sp, #80]
  4016c8:	b	401434 <setregid@plt+0x94>
  4016cc:	cmp	w0, #0x103
  4016d0:	b.ne	401aa8 <setregid@plt+0x708>  // b.any
  4016d4:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4016d8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4016dc:	ldr	x1, [x1, #40]
  4016e0:	str	x1, [x0, #64]
  4016e4:	b	401434 <setregid@plt+0x94>
  4016e8:	mov	w0, #0x1                   	// #1
  4016ec:	strb	w0, [x24]
  4016f0:	b	401434 <setregid@plt+0x94>
  4016f4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4016f8:	mov	w1, #0x1                   	// #1
  4016fc:	strb	w1, [x0, #56]
  401700:	b	401434 <setregid@plt+0x94>
  401704:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401708:	add	x26, x0, #0x28
  40170c:	ldr	x0, [x0, #40]
  401710:	cbz	x0, 401768 <setregid@plt+0x3c8>
  401714:	mov	x1, x25
  401718:	bl	401250 <parse_pid@plt>
  40171c:	tbz	w0, #31, 401434 <setregid@plt+0x94>
  401720:	mov	w0, #0x0                   	// #0
  401724:	bl	401390 <log_get_max_level_realm@plt>
  401728:	cmp	w0, #0x2
  40172c:	b.le	401470 <setregid@plt+0xd0>
  401730:	ldr	x6, [x26]
  401734:	mov	w1, #0x16                  	// #22
  401738:	movk	w1, #0x4000, lsl #16
  40173c:	adrp	x5, 401000 <getppid@plt-0x170>
  401740:	adrp	x4, 402000 <setregid@plt+0xc60>
  401744:	add	x5, x5, #0xfd8
  401748:	add	x4, x4, #0x160
  40174c:	adrp	x2, 401000 <getppid@plt-0x170>
  401750:	mov	w3, #0x66                  	// #102
  401754:	add	x2, x2, #0xdc3
  401758:	mov	w0, #0x3                   	// #3
  40175c:	bl	4012d0 <log_internal_realm@plt>
  401760:	mov	w20, w0
  401764:	b	401518 <setregid@plt+0x178>
  401768:	bl	401170 <getppid@plt>
  40176c:	str	w0, [x25]
  401770:	b	401434 <setregid@plt+0x94>
  401774:	ldr	x0, [sp, #112]
  401778:	mov	x1, x27
  40177c:	bl	401300 <parse_uid@plt>
  401780:	mov	w26, w0
  401784:	b	4016c0 <setregid@plt+0x320>
  401788:	adrp	x4, 402000 <setregid@plt+0xc60>
  40178c:	adrp	x1, 401000 <getppid@plt-0x170>
  401790:	adrp	x2, 401000 <getppid@plt-0x170>
  401794:	add	x4, x4, #0x148
  401798:	add	x1, x1, #0xfc0
  40179c:	add	x2, x2, #0xdc3
  4017a0:	mov	w3, #0x51                  	// #81
  4017a4:	mov	w0, #0x0                   	// #0
  4017a8:	stp	x27, x28, [sp, #80]
  4017ac:	bl	4011e0 <log_assert_failed_realm@plt>
  4017b0:	adrp	x4, 402000 <setregid@plt+0xc60>
  4017b4:	adrp	x1, 401000 <getppid@plt-0x170>
  4017b8:	adrp	x2, 401000 <getppid@plt-0x170>
  4017bc:	add	x4, x4, #0x148
  4017c0:	add	x1, x1, #0xfd0
  4017c4:	add	x2, x2, #0xdc3
  4017c8:	mov	w3, #0x52                  	// #82
  4017cc:	mov	w0, #0x0                   	// #0
  4017d0:	stp	x27, x28, [sp, #80]
  4017d4:	bl	4011e0 <log_assert_failed_realm@plt>
  4017d8:	bl	401390 <log_get_max_level_realm@plt>
  4017dc:	cmp	w0, #0x2
  4017e0:	b.gt	4019e8 <setregid@plt+0x648>
  4017e4:	mov	w20, #0xffffffa1            	// #-95
  4017e8:	b	401648 <setregid@plt+0x2a8>
  4017ec:	cbnz	w1, 401844 <setregid@plt+0x4a4>
  4017f0:	adrp	x1, 402000 <setregid@plt+0xc60>
  4017f4:	mov	w20, #0x1                   	// #1
  4017f8:	add	x1, x1, #0x30
  4017fc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401800:	str	x1, [sp, #120]
  401804:	b	401540 <setregid@plt+0x1a0>
  401808:	add	x1, sp, #0x78
  40180c:	b	4015a8 <setregid@plt+0x208>
  401810:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401814:	ldr	w0, [x0, #24]
  401818:	cmp	w19, w0
  40181c:	b.gt	401520 <setregid@plt+0x180>
  401820:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401824:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401828:	ldrb	w0, [x0, #56]
  40182c:	ldrb	w1, [x1, #49]
  401830:	cbnz	w0, 4017ec <setregid@plt+0x44c>
  401834:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401838:	ldr	x19, [x0, #64]
  40183c:	cbz	x19, 401864 <setregid@plt+0x4c4>
  401840:	cbz	w1, 40153c <setregid@plt+0x19c>
  401844:	bl	401240 <sd_booted@plt>
  401848:	cmp	w0, #0x0
  40184c:	cset	w20, le
  401850:	mov	x24, #0x0                   	// #0
  401854:	mov	x19, #0x0                   	// #0
  401858:	b	40147c <setregid@plt+0xdc>
  40185c:	bl	401170 <getppid@plt>
  401860:	b	401628 <setregid@plt+0x288>
  401864:	adrp	x2, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401868:	ldr	w2, [x2, #52]
  40186c:	cbnz	w2, 401840 <setregid@plt+0x4a0>
  401870:	cbnz	w1, 401844 <setregid@plt+0x4a4>
  401874:	mov	x24, #0x0                   	// #0
  401878:	mov	w20, #0xffffffea            	// #-22
  40187c:	bl	401bf0 <setregid@plt+0x850>
  401880:	b	40147c <setregid@plt+0xdc>
  401884:	adrp	x3, 402000 <setregid@plt+0xc60>
  401888:	adrp	x1, 401000 <getppid@plt-0x170>
  40188c:	add	x3, x3, #0x170
  401890:	add	x1, x1, #0xdc3
  401894:	mov	w2, #0xbd                  	// #189
  401898:	mov	w0, #0x0                   	// #0
  40189c:	bl	401380 <log_oom_internal@plt>
  4018a0:	mov	w20, w0
  4018a4:	b	40147c <setregid@plt+0xdc>
  4018a8:	adrp	x3, 402000 <setregid@plt+0xc60>
  4018ac:	adrp	x1, 401000 <getppid@plt-0x170>
  4018b0:	add	x3, x3, #0x170
  4018b4:	add	x1, x1, #0xdc3
  4018b8:	mov	w2, #0xb4                  	// #180
  4018bc:	mov	w0, #0x0                   	// #0
  4018c0:	mov	x19, #0x0                   	// #0
  4018c4:	bl	401380 <log_oom_internal@plt>
  4018c8:	mov	w20, w0
  4018cc:	b	40147c <setregid@plt+0xdc>
  4018d0:	mov	w0, #0x0                   	// #0
  4018d4:	bl	401390 <log_get_max_level_realm@plt>
  4018d8:	cmp	w0, #0x2
  4018dc:	b.gt	4019b8 <setregid@plt+0x618>
  4018e0:	neg	w20, w20
  4018e4:	and	w20, w20, #0xff
  4018e8:	neg	w20, w20
  4018ec:	b	401648 <setregid@plt+0x2a8>
  4018f0:	adrp	x3, 402000 <setregid@plt+0xc60>
  4018f4:	adrp	x1, 401000 <getppid@plt-0x170>
  4018f8:	add	x3, x3, #0x170
  4018fc:	add	x1, x1, #0xdc3
  401900:	mov	w2, #0xad                  	// #173
  401904:	mov	w0, #0x0                   	// #0
  401908:	mov	x24, #0x0                   	// #0
  40190c:	bl	401380 <log_oom_internal@plt>
  401910:	mov	w20, w0
  401914:	b	40147c <setregid@plt+0xdc>
  401918:	bl	401260 <__errno_location@plt>
  40191c:	mov	x1, x0
  401920:	mov	w0, #0x0                   	// #0
  401924:	ldr	w20, [x1]
  401928:	bl	401390 <log_get_max_level_realm@plt>
  40192c:	cmp	w0, #0x2
  401930:	b.gt	401a1c <setregid@plt+0x67c>
  401934:	cmp	w20, #0x0
  401938:	cneg	w20, w20, lt  // lt = tstop
  40193c:	and	w20, w20, #0xff
  401940:	neg	w20, w20
  401944:	b	401648 <setregid@plt+0x2a8>
  401948:	bl	401260 <__errno_location@plt>
  40194c:	mov	x1, x0
  401950:	mov	w0, #0x0                   	// #0
  401954:	ldr	w20, [x1]
  401958:	bl	401390 <log_get_max_level_realm@plt>
  40195c:	cmp	w0, #0x2
  401960:	b.le	401934 <setregid@plt+0x594>
  401964:	mov	w1, w20
  401968:	adrp	x5, 402000 <setregid@plt+0xc60>
  40196c:	adrp	x4, 402000 <setregid@plt+0xc60>
  401970:	add	x5, x5, #0x70
  401974:	add	x4, x4, #0x170
  401978:	adrp	x2, 401000 <getppid@plt-0x170>
  40197c:	mov	w3, #0xd0                  	// #208
  401980:	add	x2, x2, #0xdc3
  401984:	mov	w0, #0x3                   	// #3
  401988:	bl	4012d0 <log_internal_realm@plt>
  40198c:	mov	w20, w0
  401990:	b	401648 <setregid@plt+0x2a8>
  401994:	adrp	x3, 402000 <setregid@plt+0xc60>
  401998:	adrp	x1, 401000 <getppid@plt-0x170>
  40199c:	add	x3, x3, #0x170
  4019a0:	add	x1, x1, #0xdc3
  4019a4:	mov	w2, #0xc4                  	// #196
  4019a8:	mov	w0, #0x0                   	// #0
  4019ac:	bl	401380 <log_oom_internal@plt>
  4019b0:	mov	w20, w0
  4019b4:	b	401648 <setregid@plt+0x2a8>
  4019b8:	mov	w1, w20
  4019bc:	adrp	x5, 402000 <setregid@plt+0xc60>
  4019c0:	adrp	x4, 402000 <setregid@plt+0xc60>
  4019c4:	add	x5, x5, #0x90
  4019c8:	add	x4, x4, #0x170
  4019cc:	adrp	x2, 401000 <getppid@plt-0x170>
  4019d0:	mov	w3, #0xd4                  	// #212
  4019d4:	add	x2, x2, #0xdc3
  4019d8:	mov	w0, #0x3                   	// #3
  4019dc:	bl	4012d0 <log_internal_realm@plt>
  4019e0:	mov	w20, w0
  4019e4:	b	401648 <setregid@plt+0x2a8>
  4019e8:	mov	w1, #0x5f                  	// #95
  4019ec:	adrp	x5, 402000 <setregid@plt+0xc60>
  4019f0:	movk	w1, #0x4000, lsl #16
  4019f4:	add	x5, x5, #0xb8
  4019f8:	adrp	x4, 402000 <setregid@plt+0xc60>
  4019fc:	adrp	x2, 401000 <getppid@plt-0x170>
  401a00:	add	x4, x4, #0x170
  401a04:	add	x2, x2, #0xdc3
  401a08:	mov	w3, #0xd6                  	// #214
  401a0c:	mov	w0, #0x3                   	// #3
  401a10:	bl	4012d0 <log_internal_realm@plt>
  401a14:	mov	w20, w0
  401a18:	b	401648 <setregid@plt+0x2a8>
  401a1c:	mov	w1, w20
  401a20:	adrp	x5, 402000 <setregid@plt+0xc60>
  401a24:	adrp	x4, 402000 <setregid@plt+0xc60>
  401a28:	add	x5, x5, #0x50
  401a2c:	add	x4, x4, #0x170
  401a30:	adrp	x2, 401000 <getppid@plt-0x170>
  401a34:	mov	w3, #0xcc                  	// #204
  401a38:	add	x2, x2, #0xdc3
  401a3c:	mov	w0, #0x3                   	// #3
  401a40:	bl	4012d0 <log_internal_realm@plt>
  401a44:	mov	w20, w0
  401a48:	b	401648 <setregid@plt+0x2a8>
  401a4c:	mov	w0, #0x0                   	// #0
  401a50:	bl	401390 <log_get_max_level_realm@plt>
  401a54:	cmp	w0, #0x2
  401a58:	b.gt	401a70 <setregid@plt+0x6d0>
  401a5c:	neg	w20, w26
  401a60:	and	w20, w20, #0xff
  401a64:	neg	w20, w20
  401a68:	ldp	x27, x28, [sp, #80]
  401a6c:	b	401518 <setregid@plt+0x178>
  401a70:	ldr	x6, [x28, #40]
  401a74:	mov	w1, w26
  401a78:	adrp	x5, 401000 <getppid@plt-0x170>
  401a7c:	adrp	x4, 402000 <setregid@plt+0xc60>
  401a80:	add	x5, x5, #0xff0
  401a84:	add	x4, x4, #0x160
  401a88:	adrp	x2, 401000 <getppid@plt-0x170>
  401a8c:	mov	w3, #0x7c                  	// #124
  401a90:	add	x2, x2, #0xdc3
  401a94:	mov	w0, #0x3                   	// #3
  401a98:	bl	4012d0 <log_internal_realm@plt>
  401a9c:	mov	w20, w0
  401aa0:	ldp	x27, x28, [sp, #80]
  401aa4:	b	401518 <setregid@plt+0x178>
  401aa8:	adrp	x4, 402000 <setregid@plt+0xc60>
  401aac:	adrp	x1, 402000 <setregid@plt+0xc60>
  401ab0:	adrp	x2, 401000 <getppid@plt-0x170>
  401ab4:	add	x4, x4, #0x148
  401ab8:	add	x1, x1, #0x10
  401abc:	add	x2, x2, #0xdc3
  401ac0:	mov	w3, #0x85                  	// #133
  401ac4:	mov	w0, #0x0                   	// #0
  401ac8:	stp	x27, x28, [sp, #80]
  401acc:	bl	401200 <log_assert_failed_unreachable_realm@plt>
  401ad0:	mov	x24, #0x0                   	// #0
  401ad4:	mov	x19, #0x0                   	// #0
  401ad8:	b	40147c <setregid@plt+0xdc>
  401adc:	stp	x27, x28, [sp, #80]
  401ae0:	bl	401290 <__stack_chk_fail@plt>
  401ae4:	mov	x29, #0x0                   	// #0
  401ae8:	mov	x30, #0x0                   	// #0
  401aec:	mov	x5, x0
  401af0:	ldr	x1, [sp]
  401af4:	add	x2, sp, #0x8
  401af8:	mov	x6, sp
  401afc:	movz	x0, #0x0, lsl #48
  401b00:	movk	x0, #0x0, lsl #32
  401b04:	movk	x0, #0x40, lsl #16
  401b08:	movk	x0, #0x13b0
  401b0c:	movz	x3, #0x0, lsl #48
  401b10:	movk	x3, #0x0, lsl #32
  401b14:	movk	x3, #0x40, lsl #16
  401b18:	movk	x3, #0x1ce8
  401b1c:	movz	x4, #0x0, lsl #48
  401b20:	movk	x4, #0x0, lsl #32
  401b24:	movk	x4, #0x40, lsl #16
  401b28:	movk	x4, #0x1d68
  401b2c:	bl	401180 <__libc_start_main@plt>
  401b30:	bl	401230 <abort@plt>
  401b34:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401b38:	ldr	x0, [x0, #4088]
  401b3c:	cbz	x0, 401b44 <setregid@plt+0x7a4>
  401b40:	b	401190 <__gmon_start__@plt>
  401b44:	ret
  401b48:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b4c:	add	x0, x0, #0x8
  401b50:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b54:	add	x1, x1, #0x8
  401b58:	cmp	x1, x0
  401b5c:	b.eq	401b74 <setregid@plt+0x7d4>  // b.none
  401b60:	adrp	x1, 401000 <getppid@plt-0x170>
  401b64:	ldr	x1, [x1, #3456]
  401b68:	cbz	x1, 401b74 <setregid@plt+0x7d4>
  401b6c:	mov	x16, x1
  401b70:	br	x16
  401b74:	ret
  401b78:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b7c:	add	x0, x0, #0x8
  401b80:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b84:	add	x1, x1, #0x8
  401b88:	sub	x1, x1, x0
  401b8c:	lsr	x2, x1, #63
  401b90:	add	x1, x2, x1, asr #3
  401b94:	cmp	xzr, x1, asr #1
  401b98:	asr	x1, x1, #1
  401b9c:	b.eq	401bb4 <setregid@plt+0x814>  // b.none
  401ba0:	adrp	x2, 401000 <getppid@plt-0x170>
  401ba4:	ldr	x2, [x2, #3464]
  401ba8:	cbz	x2, 401bb4 <setregid@plt+0x814>
  401bac:	mov	x16, x2
  401bb0:	br	x16
  401bb4:	ret
  401bb8:	stp	x29, x30, [sp, #-32]!
  401bbc:	mov	x29, sp
  401bc0:	str	x19, [sp, #16]
  401bc4:	adrp	x19, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401bc8:	ldrb	w0, [x19, #48]
  401bcc:	cbnz	w0, 401bdc <setregid@plt+0x83c>
  401bd0:	bl	401b48 <setregid@plt+0x7a8>
  401bd4:	mov	w0, #0x1                   	// #1
  401bd8:	strb	w0, [x19, #48]
  401bdc:	ldr	x19, [sp, #16]
  401be0:	ldp	x29, x30, [sp], #32
  401be4:	ret
  401be8:	b	401b78 <setregid@plt+0x7d8>
  401bec:	nop
  401bf0:	stp	x29, x30, [sp, #-80]!
  401bf4:	adrp	x1, 401000 <getppid@plt-0x170>
  401bf8:	add	x1, x1, #0xda8
  401bfc:	mov	x29, sp
  401c00:	stp	x19, x20, [sp, #16]
  401c04:	adrp	x19, 412000 <setregid@plt+0x10c60>
  401c08:	add	x19, x19, #0xc80
  401c0c:	ldr	x0, [x19]
  401c10:	str	x0, [sp, #72]
  401c14:	mov	x0, #0x0                   	// #0
  401c18:	add	x2, sp, #0x40
  401c1c:	adrp	x0, 401000 <getppid@plt-0x170>
  401c20:	add	x0, x0, #0xdb0
  401c24:	stp	x21, x22, [sp, #32]
  401c28:	str	xzr, [sp, #64]
  401c2c:	bl	401280 <terminal_urlify_man@plt>
  401c30:	tbnz	w0, #31, 401cbc <setregid@plt+0x91c>
  401c34:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401c38:	str	x23, [sp, #48]
  401c3c:	adrp	x21, 402000 <setregid@plt+0xc60>
  401c40:	adrp	x20, 401000 <getppid@plt-0x170>
  401c44:	ldr	x23, [x0, #16]
  401c48:	bl	401330 <colors_enabled@plt>
  401c4c:	tst	w0, #0xff
  401c50:	add	x21, x21, #0x68
  401c54:	add	x20, x20, #0xd90
  401c58:	mov	w22, #0x0                   	// #0
  401c5c:	csel	x20, x20, x21, ne  // ne = any
  401c60:	bl	401330 <colors_enabled@plt>
  401c64:	tst	w0, #0xff
  401c68:	ldr	x4, [sp, #64]
  401c6c:	adrp	x3, 401000 <getppid@plt-0x170>
  401c70:	add	x3, x3, #0xda0
  401c74:	mov	x1, x23
  401c78:	mov	x2, x20
  401c7c:	csel	x3, x3, x21, ne  // ne = any
  401c80:	adrp	x0, 401000 <getppid@plt-0x170>
  401c84:	add	x0, x0, #0xdd8
  401c88:	bl	401360 <printf@plt>
  401c8c:	ldr	x23, [sp, #48]
  401c90:	ldr	x0, [sp, #64]
  401c94:	bl	401340 <free@plt>
  401c98:	ldr	x1, [sp, #72]
  401c9c:	ldr	x0, [x19]
  401ca0:	eor	x0, x1, x0
  401ca4:	cbnz	x0, 401ce0 <setregid@plt+0x940>
  401ca8:	mov	w0, w22
  401cac:	ldp	x19, x20, [sp, #16]
  401cb0:	ldp	x21, x22, [sp, #32]
  401cb4:	ldp	x29, x30, [sp], #80
  401cb8:	ret
  401cbc:	adrp	x3, 402000 <setregid@plt+0xc60>
  401cc0:	adrp	x1, 401000 <getppid@plt-0x170>
  401cc4:	add	x3, x3, #0x158
  401cc8:	add	x1, x1, #0xdc3
  401ccc:	mov	w2, #0x25                  	// #37
  401cd0:	mov	w0, #0x0                   	// #0
  401cd4:	bl	401380 <log_oom_internal@plt>
  401cd8:	mov	w22, w0
  401cdc:	b	401c90 <setregid@plt+0x8f0>
  401ce0:	str	x23, [sp, #48]
  401ce4:	bl	401290 <__stack_chk_fail@plt>
  401ce8:	stp	x29, x30, [sp, #-64]!
  401cec:	mov	x29, sp
  401cf0:	stp	x19, x20, [sp, #16]
  401cf4:	adrp	x20, 412000 <setregid@plt+0x10c60>
  401cf8:	add	x20, x20, #0xc78
  401cfc:	stp	x21, x22, [sp, #32]
  401d00:	adrp	x21, 412000 <setregid@plt+0x10c60>
  401d04:	add	x21, x21, #0xc70
  401d08:	sub	x20, x20, x21
  401d0c:	mov	w22, w0
  401d10:	stp	x23, x24, [sp, #48]
  401d14:	mov	x23, x1
  401d18:	mov	x24, x2
  401d1c:	bl	401130 <getppid@plt-0x40>
  401d20:	cmp	xzr, x20, asr #3
  401d24:	b.eq	401d50 <setregid@plt+0x9b0>  // b.none
  401d28:	asr	x20, x20, #3
  401d2c:	mov	x19, #0x0                   	// #0
  401d30:	ldr	x3, [x21, x19, lsl #3]
  401d34:	mov	x2, x24
  401d38:	add	x19, x19, #0x1
  401d3c:	mov	x1, x23
  401d40:	mov	w0, w22
  401d44:	blr	x3
  401d48:	cmp	x20, x19
  401d4c:	b.ne	401d30 <setregid@plt+0x990>  // b.any
  401d50:	ldp	x19, x20, [sp, #16]
  401d54:	ldp	x21, x22, [sp, #32]
  401d58:	ldp	x23, x24, [sp, #48]
  401d5c:	ldp	x29, x30, [sp], #64
  401d60:	ret
  401d64:	nop
  401d68:	ret

Disassembly of section .fini:

0000000000401d6c <.fini>:
  401d6c:	stp	x29, x30, [sp, #-16]!
  401d70:	mov	x29, sp
  401d74:	ldp	x29, x30, [sp], #16
  401d78:	ret
