Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:17:11 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[0]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[0]
                                                                      r  W0[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[0]_i_1
                         FDRE                                         r  W0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[10]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[10]
                                                                      r  W0[10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[10]_i_1
                         FDRE                                         r  W0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[10]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[11]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[11]
                                                                      r  W0[11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[11]_i_1
                         FDRE                                         r  W0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[11]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[12]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[12]
                                                                      r  W0[12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[12]_i_1
                         FDRE                                         r  W0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[12]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[13]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[13]
                                                                      r  W0[13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[13]_i_1
                         FDRE                                         r  W0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[13]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[14]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[14]
                                                                      r  W0[14]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[14]_i_1
                         FDRE                                         r  W0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[14]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[15]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[15]
                                                                      r  W0[15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[15]_i_1
                         FDRE                                         r  W0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[15]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[16]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[16]
                                                                      r  W0[16]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[16]_i_1
                         FDRE                                         r  W0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[16]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[17]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[17]
                                                                      r  W0[17]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[17]_i_1
                         FDRE                                         r  W0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[17]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.253     0.585    clk_i_IBUF_BUFG
                                                                      r  W1_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  W1_reg[18]/Q
                         net (fo=1, unplaced)         0.100     0.803    n_0_W1_reg[18]
                                                                      r  W0[18]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.867 r  W0[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    n_0_W0[18]_i_1
                         FDRE                                         r  W0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.267     0.781    clk_i_IBUF_BUFG
                                                                      r  W0_reg[18]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    W0_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    




