

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 20:37:09 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  10.815 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.182 us|  0.182 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       12|       12|         3|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a, i64 666, i64 208, i64 4294967295"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b, i64 666, i64 208, i64 4294967295"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %c, i64 666, i64 208, i64 4294967295"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 208, i64 4294967295"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_15.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_15.cpp:8]   --->   Operation 24 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_15.cpp:8]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_15.cpp:8]   --->   Operation 27 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:10]   --->   Operation 28 'getelementptr' 'x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.75ns)   --->   "%temp_x = load i3 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 29 'load' 'temp_x' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.75ns)   --->   "%a_load = load i3 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 31 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.75ns)   --->   "%b_load = load i3 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 33 'load' 'b_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i4 %i_1" [./source/kp_502_15.cpp:8]   --->   Operation 34 'trunc' 'trunc_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln8 = or i3 %trunc_ln8, i3 1" [./source/kp_502_15.cpp:8]   --->   Operation 35 'or' 'or_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i3 %or_ln8" [./source/kp_502_15.cpp:10]   --->   Operation 36 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 37 'getelementptr' 'x_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.75ns)   --->   "%temp_x_1 = load i3 %x_addr_1" [./source/kp_502_15.cpp:10]   --->   Operation 38 'load' 'temp_x_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 39 'getelementptr' 'a_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.75ns)   --->   "%a_load_1 = load i3 %a_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 40 'load' 'a_load_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 41 'getelementptr' 'b_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.75ns)   --->   "%b_load_1 = load i3 %b_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 42 'load' 'b_load_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_15.cpp:8]   --->   Operation 43 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 44 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 45 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 46 [1/2] (1.75ns)   --->   "%temp_x = load i3 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 46 'load' 'temp_x' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/2] (1.75ns)   --->   "%a_load = load i3 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 47 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %a_load, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 48 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (1.75ns)   --->   "%b_load = load i3 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 49 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (2.18ns)   --->   "%add_ln11 = add i32 %b_load, i32 %mul_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 50 'add' 'add_ln11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 51 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.75ns)   --->   "%c_load = load i3 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 52 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/2] (1.75ns)   --->   "%temp_x_1 = load i3 %x_addr_1" [./source/kp_502_15.cpp:10]   --->   Operation 53 'load' 'temp_x_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/2] (1.75ns)   --->   "%a_load_1 = load i3 %a_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 54 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 55 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %a_load_1, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 55 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.75ns)   --->   "%b_load_1 = load i3 %b_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 56 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (2.18ns)   --->   "%add_ln11_2 = add i32 %b_load_1, i32 %mul_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 57 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i32 %c, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 58 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.75ns)   --->   "%c_load_1 = load i3 %c_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 59 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 10.8>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_15.cpp:8]   --->   Operation 60 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_x, i32 %add_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 61 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (1.75ns)   --->   "%c_load = load i3 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 62 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 63 [1/1] (2.18ns)   --->   "%add_ln11_1 = add i32 %c_load, i32 %mul_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 63 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 64 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %add_ln11_1, i3 %r_addr" [./source/kp_502_15.cpp:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 66 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_x_1, i32 %add_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 66 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (1.75ns)   --->   "%c_load_1 = load i3 %c_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 67 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (2.18ns)   --->   "%add_ln11_3 = add i32 %c_load_1, i32 %mul_ln11_3" [./source/kp_502_15.cpp:11]   --->   Operation 68 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 69 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %add_ln11_3, i3 %r_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 70 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_15.cpp:8) of constant 0 on local variable 'i' [22]  (1.32 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_15.cpp:8) on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln8', ./source/kp_502_15.cpp:8) [63]  (1.49 ns)
	'store' operation ('store_ln8', ./source/kp_502_15.cpp:8) of variable 'add_ln8', ./source/kp_502_15.cpp:8 on local variable 'i' [64]  (1.32 ns)

 <State 3>: 10.8ns
The critical path consists of the following:
	'load' operation ('temp_x', ./source/kp_502_15.cpp:10) on array 'x' [33]  (1.75 ns)
	'mul' operation ('mul_ln11', ./source/kp_502_15.cpp:11) [36]  (6.88 ns)
	'add' operation ('add_ln11', ./source/kp_502_15.cpp:11) [39]  (2.18 ns)

 <State 4>: 10.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_1', ./source/kp_502_15.cpp:11) [40]  (6.88 ns)
	'add' operation ('add_ln11_1', ./source/kp_502_15.cpp:11) [43]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_15.cpp:11) of variable 'add_ln11_1', ./source/kp_502_15.cpp:11 on array 'r' [45]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
