// Seed: 2977405981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_3 <= 1;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
  reg  id_11 = id_3;
  assign module_1.id_5 = 0;
  wire id_12;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  tri id_3, id_4;
  bit id_5, id_6;
  always id_5 <= id_5;
  localparam id_7 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_6,
      id_3,
      id_4,
      id_4
  );
  wire id_8, id_9, id_10, id_11;
  assign id_3 = -1;
endmodule
