$date
	Sun Aug 20 21:48:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fullAdder $end
$var wire 1 ! t_y $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_c $end
$scope module ckt1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
0(
1$
1'
#10
1(
0$
0'
1#
1&
#15
1!
0(
1*
1$
1'
#20
1)
1!
1(
0*
0$
0'
0#
0&
1"
1%
#25
0!
0)
0(
1$
1'
#30
1!
1)
1(
0$
0'
1#
1&
#35
0)
0(
1*
1$
1'
#40
0!
1(
0*
0$
0'
0#
0&
0"
0%
