/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [17:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [36:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~celloutsig_0_7z[7];
  assign celloutsig_1_12z = ~((celloutsig_1_8z[2] | celloutsig_1_5z[0]) & celloutsig_1_11z);
  assign celloutsig_0_10z = ~((_00_ | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_32z = ~((celloutsig_0_15z[1] | celloutsig_0_28z[0]) & (in_data[67] | _01_));
  assign celloutsig_0_33z = ~((_02_ | _03_) & (in_data[45] | celloutsig_0_23z[7]));
  assign celloutsig_1_11z = ~((celloutsig_1_3z[18] | celloutsig_1_8z[5]) & (celloutsig_1_10z | celloutsig_1_6z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z[10] | celloutsig_0_3z) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_1_7z = celloutsig_1_4z[2] | celloutsig_1_6z;
  assign celloutsig_0_12z = celloutsig_0_10z | celloutsig_0_6z;
  assign celloutsig_0_24z = celloutsig_0_20z | celloutsig_0_22z[2];
  assign celloutsig_1_19z = ~(celloutsig_1_5z[1] ^ celloutsig_1_2z);
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { in_data[1:0], celloutsig_0_6z };
  assign { _00_, _05_[1:0] } = _19_;
  reg [17:0] _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 18'h00000;
    else _20_ <= { celloutsig_0_4z[18:5], celloutsig_0_9z, _00_, _05_[1:0] };
  assign { _06_[17:9], _01_, _06_[7:4], _02_, _03_, _06_[1:0] } = _20_;
  reg [6:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 7'h00;
    else _21_ <= { celloutsig_0_4z[8:7], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_9z };
  assign { _07_[6:5], _04_, _07_[3:0] } = _21_;
  assign celloutsig_1_14z = { in_data[169], celloutsig_1_4z } / { 1'h1, celloutsig_1_8z[6:4] };
  assign celloutsig_0_21z = in_data[64:60] / { 1'h1, celloutsig_0_13z[3:0] };
  assign celloutsig_0_28z = celloutsig_0_21z[4:1] / { 1'h1, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[190:188] > in_data[120:118];
  assign celloutsig_1_10z = celloutsig_1_1z[9:2] > { celloutsig_1_1z[7:5], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_18z = ! { celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_2z = ! { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_26z = ! { celloutsig_0_5z[2:0], celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_7z[7] & ~(celloutsig_0_3z);
  assign celloutsig_1_1z = in_data[145:130] % { 1'h1, in_data[185:171] };
  assign celloutsig_1_4z = { celloutsig_1_3z[14:13], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[12:11] };
  assign celloutsig_0_5z = in_data[73:63] % { 1'h1, celloutsig_0_4z[21:12] };
  assign celloutsig_0_7z = celloutsig_0_2z ? { in_data[94:88], celloutsig_0_5z, celloutsig_0_3z } : { celloutsig_0_4z[20:16], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_1_8z = ~ celloutsig_1_3z[14:5];
  assign celloutsig_1_9z = celloutsig_1_3z[15] & celloutsig_1_1z[12];
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[54];
  assign celloutsig_0_27z = celloutsig_0_12z & in_data[78];
  assign celloutsig_0_0z = | in_data[44:39];
  assign celloutsig_1_6z = | { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_20z = | { celloutsig_0_14z, celloutsig_0_13z, _06_[7:5] };
  assign celloutsig_1_2z = ~^ in_data[129:124];
  assign celloutsig_0_3z = ~^ { in_data[13:9], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[156:154], celloutsig_1_1z, celloutsig_1_2z } >> { celloutsig_1_1z[13:10], celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_5z[4:1] >> { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_23z = { _03_, _06_[1:0], celloutsig_0_21z } >> { celloutsig_0_12z, _07_[6:5], _04_, _07_[3:0] };
  assign celloutsig_1_5z = { in_data[131:130], celloutsig_1_0z, celloutsig_1_2z } <<< { celloutsig_1_3z[6], celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z } <<< celloutsig_0_13z[4:2];
  assign celloutsig_0_22z = { celloutsig_0_4z[15:14], celloutsig_0_2z } >>> celloutsig_0_7z[12:10];
  assign celloutsig_0_4z = { in_data[95:62], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } - in_data[50:14];
  assign celloutsig_0_13z = { in_data[26:25], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z } - in_data[27:23];
  assign _05_[2] = _00_;
  assign { _06_[8], _06_[3:2] } = { _01_, _02_, _03_ };
  assign _07_[4] = _04_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
