INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.3_2/6.3_2.srcs/sources_1/new/display7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.3_2/6.3_2.srcs/sources_1/new/display7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.3_2/6.3_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
