Command: ./simv -l sim.log
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03_Full64; Runtime version I-2014.03_Full64;  Jan 29 00:21 2021
*Verdi3* Loading libsscore_vcs201403.so
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_K-2015.09-SP1-1, Linux x86_64/64bit, 01/21/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'test.fsdb'
*Verdi3* : Begin traversing the scope (tb), layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs under scope (tb), layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
$stop at time 10350000000000 Scope: tb File: ../../tb/tb.v Line: 59

run
 2K performance run parameters for coremark.
CoreMark Size    : 666
Total ticks      : 663098639
Total time (secs): 13
Iterations/Sec   : 19
Iterations       : 250
Compiler version : GCC9.2.0
Compiler flags   : -o
Memory location  : STACK
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xf8b3
Correct operation validated. See README.md for run and reporting rules.
ctrl.v, 78 : assign rd     =/* alu_rd_val ?*/ alu_rd      /*: inst_rd*/;

run
 fpga_top.v, 35 : always #10 clk = ~clk;

quit
            V C S   S i m u l a t i o n   R e p o r t 
Time: 22911598110000 ps
CPU Time:  22658.500 seconds;       Data structure size:   0.2Mb
Fri Jan 29 09:48:34 2021
