Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 26 17:12:03 2023
| Host         : PC-464 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |              17 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | reciever/baud_en0/byte_out4_out         |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][7] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][1] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][6] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][3] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][4] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][5] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][0] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[2][2] |                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/data_busy4_out     | transmitter/baud_en0/SR[0]                 |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/clk_bits_reg[1][0] | transmitter/baud_en0/SR[0]                 |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | reciever/baud_en0/data_busy6_out        | reciever/d_byte[6]_i_1_n_0                 |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | transmitter/baud_en0/E[0]               |                                            |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG |                                         |                                            |                6 |             20 |         3.33 |
|  CLK100MHZ_IBUF_BUFG |                                         | reciever/baud_en0/sig_cnt[0]_i_1_n_0       |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                         | transmitter/baud_en0/sig_cnt[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | reciever/baud_en0/cnt_clk_bit           | reciever/baud_en0/parity_0                 |                8 |             31 |         3.88 |
+----------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


