
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `fxp_sqrt_top_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../fxp_sqrt_top_wrapper.v
Parsing Verilog input from `../../../fxp_sqrt_top_wrapper.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../fxp_sqrt_top_wrapper.v:70
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init

5.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init
Removed 0 unused modules.

6. Executing SYNTH_XILINX pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init

6.3.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$827 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$824 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$809 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$806 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$791 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$787 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$769 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$765 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:335$203 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:327$197 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:319$191 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:311$185 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:303$181 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:295$177 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:287$171 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:279$165 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:271$159 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:263$155 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:255$147 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235$137 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198$131 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188$125 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178$119 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:170$112 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:160$109 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:148$103 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:136$97 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:128$95 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$88 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$84 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$79 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 3 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:176$65 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:168$63 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:160$59 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:152$57 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:142$55 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:134$53 in module fxp_sqrt_top.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:98$33 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90$31 in module fxp_sqrt_top.
Removed 1 dead cases from process $proc$../../../fxp_sqrt_top_wrapper.v:58$5 in module fxp_sqrt_top_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../fxp_sqrt_top_wrapper.v:58$5 in module fxp_sqrt_top_wrapper.
Removed a total of 1 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 103 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1265'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1258'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1251'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1248'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1241'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1214'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1213'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1212'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1211'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1114'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1113'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1112'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1111'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$993'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$956'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$920'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$902'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$830'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$826'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$812'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$808'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$794'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$790'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$772'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$768'.
  Set init value: \Q = 1'0
Found init rule in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:0$221'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \i1_fu_60 = 5'00000
  Set init value: \s_22_fu_64 = 31'0000000000000000000000000000000
  Set init value: \q_star4_fu_68 = 29'00000000000000000000000000000
  Set init value: \q6_fu_72 = 29'00000000000000000000000000000
  Set init value: \ap_done_reg = 1'0
Found init rule in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$94'.
  Set init value: \ap_loop_init_int = 1'1
  Set init value: \ap_done_cache = 1'0
Found init rule in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:0$78'.
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg = 1'0

6.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$827'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$824'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$809'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$806'.

6.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~82 debug messages>

6.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1265'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1264'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1258'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1257'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1251'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1250'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1248'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1247'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1241'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1240'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1214'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1213'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1212'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1211'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
     1/8: $1$lookahead\mem_d$1135[63:0]$1152
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1126[5:0]$1148
     3/8: $1$lookahead\mem_c$1134[63:0]$1151
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1125[5:0]$1147
     5/8: $1$lookahead\mem_b$1133[63:0]$1150
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1124[5:0]$1146
     7/8: $1$lookahead\mem_a$1132[63:0]$1149
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1123[5:0]$1145
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1114'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1113'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1112'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1111'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
     1/8: $1$lookahead\mem_d$1015[63:0]$1032
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$998[31:0]$1028
     3/8: $1$lookahead\mem_c$1014[63:0]$1031
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$997[31:0]$1027
     5/8: $1$lookahead\mem_b$1013[63:0]$1030
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$996[31:0]$1026
     7/8: $1$lookahead\mem_a$1012[63:0]$1029
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$995[31:0]$1025
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$993'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963'.
     1/2: $1$lookahead\mem$962[127:0]$967
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$958[6:0]$966
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$956'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926'.
     1/2: $1$lookahead\mem$925[63:0]$930
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$921[5:0]$929
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$920'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908'.
     1/2: $1$lookahead\mem$907[31:0]$912
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$903[4:0]$911
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$902'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878'.
     1/2: $1$lookahead\mem$877[31:0]$882
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$873[4:0]$881
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$830'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$827'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$826'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$824'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$812'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$809'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$808'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$806'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$794'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$791'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$790'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$787'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$772'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$769'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$768'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$765'.
     1/1: $0\Q[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:0$221'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:410$220'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:335$203'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:327$197'.
     1/1: $1\s_5_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:319$191'.
     1/1: $1\q_1_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:311$185'.
     1/1: $1\p_v_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:303$181'.
     1/1: $1\ap_sig_allocacmp_q_star4_load[28:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:295$177'.
     1/1: $1\ap_sig_allocacmp_q6_load[28:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:287$171'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:279$165'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:271$159'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:263$155'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:255$147'.
     1/1: $1\ap_condition_exit_pp0_iter1_stage0[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
     1/5: $0\icmp_ln104_reg_322[0:0]
     2/5: $0\empty_7_reg_317[27:0]
     3/5: $0\empty_reg_312[27:1]
     4/5: $0\shl_ln110_reg_307[30:0]
     5/5: $0\shl_ln106_reg_302[30:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235$137'.
     1/1: $0\s_22_fu_64[30:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198$131'.
     1/28: $0\q_star4_fu_68[28:1] [27]
     2/28: $0\q_star4_fu_68[28:1] [25]
     3/28: $0\q_star4_fu_68[28:1] [24]
     4/28: $0\q_star4_fu_68[28:1] [23]
     5/28: $0\q_star4_fu_68[28:1] [22]
     6/28: $0\q_star4_fu_68[28:1] [21]
     7/28: $0\q_star4_fu_68[28:1] [20]
     8/28: $0\q_star4_fu_68[28:1] [19]
     9/28: $0\q_star4_fu_68[28:1] [18]
    10/28: $0\q_star4_fu_68[28:1] [17]
    11/28: $0\q_star4_fu_68[28:1] [16]
    12/28: $0\q_star4_fu_68[28:1] [15]
    13/28: $0\q_star4_fu_68[28:1] [14]
    14/28: $0\q_star4_fu_68[28:1] [13]
    15/28: $0\q_star4_fu_68[28:1] [12]
    16/28: $0\q_star4_fu_68[28:1] [11]
    17/28: $0\q_star4_fu_68[28:1] [10]
    18/28: $0\q_star4_fu_68[28:1] [9]
    19/28: $0\q_star4_fu_68[28:1] [8]
    20/28: $0\q_star4_fu_68[28:1] [7]
    21/28: $0\q_star4_fu_68[28:1] [6]
    22/28: $0\q_star4_fu_68[28:1] [5]
    23/28: $0\q_star4_fu_68[28:1] [4]
    24/28: $0\q_star4_fu_68[28:1] [3]
    25/28: $0\q_star4_fu_68[28:1] [2]
    26/28: $0\q_star4_fu_68[28:1] [1]
    27/28: $0\q_star4_fu_68[28:1] [0]
    28/28: $0\q_star4_fu_68[28:1] [26]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188$125'.
     1/1: $0\q6_fu_72[28:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178$119'.
     1/1: $0\i1_fu_60[4:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:170$112'.
     1/1: $0\ap_loop_exit_ready_pp0_iter2_reg[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:160$109'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:148$103'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:136$97'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:128$95'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$94'.
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$88'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$84'.
     1/1: $0\ap_done_cache[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$79'.
     1/1: $0\ap_loop_init_int[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:0$78'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:219$77'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:176$65'.
     1/3: $3\ap_NS_fsm[2:0]
     2/3: $2\ap_NS_fsm[2:0]
     3/3: $1\ap_NS_fsm[2:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:168$63'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:160$59'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:152$57'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:142$55'.
     1/1: $1\ap_ST_fsm_state2_blk[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:134$53'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128$49'.
     1/1: $0\s_5_loc_fu_48[30:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122$47'.
     1/1: $0\s_1_reg_132[27:4]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:116$43'.
     1/1: $0\q_1_loc_fu_40[28:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110$39'.
     1/1: $0\p_v_loc_fu_44[27:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:98$33'.
     1/1: $0\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90$31'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
     1/26: $3$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_DATA[7:0]$30
     2/26: $0\vectOut[3][6:0] [6]
     3/26: $0\vectOut[3][6:0] [5]
     4/26: $0\vectOut[3][6:0] [4]
     5/26: $0\vectOut[3][6:0] [3:0]
     6/26: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_DATA[7:0]$28
     7/26: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_ADDR[2:0]$27
     8/26: $2$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_DATA[7:0]$26
     9/26: $2$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_ADDR[1:0]$25
    10/26: $0\in_val[23:0] [23:16]
    11/26: $0\in_val[23:0] [15:8]
    12/26: $0\in_val[23:0] [7:0]
    13/26: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:62$2[7:0]$15
    14/26: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$19
    15/26: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_DATA[7:0]$18
    16/26: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_ADDR[2:0]$17
    17/26: $1$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_DATA[7:0]$14
    18/26: $1$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_ADDR[1:0]$13
    19/26: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$29
    20/26: $0\vectOut[2][7:0]
    21/26: $0\vectOut[1][7:0]
    22/26: $0\vectOut[0][7:0]
    23/26: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$3[7:0]$16
    24/26: $0\ap_start[0:0]
    25/26: $0\ap_rst[0:0]
    26/26: $0\Dout_emu[7:0]

6.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_NS_fsm' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:335$203'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\s_5_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:327$197'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\q_1_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:319$191'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\p_v_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:311$185'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_sig_allocacmp_q_star4_load' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:303$181'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_sig_allocacmp_q6_load' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:295$177'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_ready_int' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:287$171'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_idle_pp0' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:279$165'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_idle' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:271$159'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_done_int' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:263$155'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_condition_exit_pp0_iter1_stage0' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:255$147'.
No latch inferred for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_done' from process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$88'.
No latch inferred for signal `\fxp_sqrt_top.\ap_NS_fsm' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:176$65'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ready' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:168$63'.
No latch inferred for signal `\fxp_sqrt_top.\ap_idle' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:160$59'.
No latch inferred for signal `\fxp_sqrt_top.\ap_done' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:152$57'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ST_fsm_state2_blk' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:142$55'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ST_fsm_state1_blk' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:134$53'.

6.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1264'.
  created $dff cell `$procdff$1911' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1257'.
  created $dff cell `$procdff$1912' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1250'.
  created $dff cell `$procdff$1913' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1247'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1240'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1123' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1124' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1125' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1126' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1132' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1133' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1134' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1135' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$995' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$996' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$997' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$998' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$1012' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$1013' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$1014' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$1015' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$958' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$962' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$921' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$925' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908'.
  created $dff cell `$procdff$1946' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$903' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908'.
  created $dff cell `$procdff$1947' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$907' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908'.
  created $dff cell `$procdff$1948' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$873' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$877' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$827'.
  created $adff cell `$procdff$1954' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$824'.
  created $adff cell `$procdff$1957' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$809'.
  created $adff cell `$procdff$1960' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$806'.
  created $adff cell `$procdff$1963' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$791'.
  created $dff cell `$procdff$1964' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$787'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$769'.
  created $dff cell `$procdff$1966' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$765'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\empty_reg_312 [0]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:410$220'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\q_star4_fu_68 [0]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:410$220'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\shl_ln106_reg_302' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\shl_ln110_reg_307' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\empty_reg_312 [27:1]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\empty_7_reg_317' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\icmp_ln104_reg_322' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\s_22_fu_64' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235$137'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\q_star4_fu_68 [28:1]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198$131'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\q6_fu_72' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188$125'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\i1_fu_60' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178$119'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_loop_exit_ready_pp0_iter2_reg' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:170$112'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_enable_reg_pp0_iter2' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:160$109'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_enable_reg_pp0_iter1' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:148$103'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_done_reg' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:136$97'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.\ap_CS_fsm' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:128$95'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_done_cache' using process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$84'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_loop_init_int' using process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$79'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_1_reg_132 [3:0]' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:219$77'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_5_loc_fu_48' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128$49'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_1_reg_132 [27:4]' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122$47'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\q_1_loc_fu_40' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:116$43'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\p_v_loc_fu_44' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110$39'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:98$33'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_CS_fsm' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90$31'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\Dout_emu' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_rst' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_start' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\in_val' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1996' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[0]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1997' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[1]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[2]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[3] [6:0]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_ADDR' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_DATA' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:62$2' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2003' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$3' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2004' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_ADDR' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2005' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_DATA' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2006' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
  created $dff cell `$procdff$2007' with positive edge clock.

6.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1265'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1264'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1264'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1258'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1257'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1257'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1251'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1250'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1248'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1247'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1247'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1241'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1240'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1214'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1213'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1212'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1211'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1136'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1114'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1113'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1112'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1111'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1016'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$993'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$963'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$956'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$926'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$920'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$908'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$902'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$878'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$830'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$827'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$827'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$826'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$824'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$824'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$812'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$809'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$809'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$808'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$806'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$806'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$794'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$791'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$791'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$790'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$787'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$787'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$772'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$769'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$769'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$768'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$765'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$765'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:0$221'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:410$220'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:335$203'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:335$203'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:327$197'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:327$197'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:319$191'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:319$191'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:311$185'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:311$185'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:303$181'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:303$181'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:295$177'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:295$177'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:287$171'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:287$171'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:279$165'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:279$165'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:271$159'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:271$159'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:263$155'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:263$155'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:255$147'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:255$147'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245$143'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235$137'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235$137'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198$131'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198$131'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188$125'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188$125'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178$119'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178$119'.
Found and cleaned up 2 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:170$112'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:170$112'.
Found and cleaned up 2 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:160$109'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:160$109'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:148$103'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:148$103'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:136$97'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:136$97'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:128$95'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:128$95'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$94'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$88'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$88'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$84'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$84'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$79'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$79'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:0$78'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:219$77'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:176$65'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:176$65'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:168$63'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:168$63'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:160$59'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:160$59'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:152$57'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:152$57'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:142$55'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:142$55'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:134$53'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:134$53'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128$49'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128$49'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122$47'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122$47'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:116$43'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:116$43'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110$39'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110$39'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:98$33'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:98$33'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90$31'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90$31'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
Removing empty process `fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:58$5'.
Cleaned up 82 empty switches.

6.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
<suppressed ~130 debug messages>
Optimizing module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
<suppressed ~9 debug messages>
Optimizing module fxp_sqrt_top.
<suppressed ~25 debug messages>
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~1 debug messages>

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.
Deleting now unused module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Deleting now unused module fxp_sqrt_top.
<suppressed ~3 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~2 debug messages>

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 32 unused cells and 521 unused wires.
<suppressed ~41 debug messages>

6.10. Executing CHECK pass (checking for obvious problems).
Checking module fxp_sqrt_top_wrapper...
Warning: Wire fxp_sqrt_top_wrapper.\vectOut[3] [7] is used but has no driver.
Found and reported 1 problems.

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

6.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1684: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_condition_exit_pp0_iter1_stage0 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$procmux$1737.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$procmux$1745.
    dead port 1/2 on $mux $procmux$1792.
    dead port 1/2 on $mux $procmux$1795.
    dead port 1/2 on $mux $procmux$1825.
    dead port 1/2 on $mux $procmux$1831.
    dead port 1/2 on $mux $procmux$1876.
Removed 7 multiplexer ports.
<suppressed ~77 debug messages>

6.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1873:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1873_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1873_Y [0]
      New connections: $procmux$1873_Y [7:1] = { $procmux$1873_Y [0] $procmux$1873_Y [0] $procmux$1873_Y [0] $procmux$1873_Y [0] $procmux$1873_Y [0] $procmux$1873_Y [0] $procmux$1873_Y [0] }
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1858:
      Old ports: A=$2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$29, B=8'00000000, Y=$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12
      New ports: A=$procmux$1873_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0]
      New connections: $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [7:1] = { $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_EN[7:0]$12 [0] }
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 2 changes.

6.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

6.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1968 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 0 on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1969 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 0 on $flatten\u_fxp_sqrt_top.$procdff$1986 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 1 on $flatten\u_fxp_sqrt_top.$procdff$1986 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 2 on $flatten\u_fxp_sqrt_top.$procdff$1986 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 3 on $flatten\u_fxp_sqrt_top.$procdff$1986 ($dff) from module fxp_sqrt_top_wrapper.

6.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

6.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.11.9. Rerunning OPT passes. (Maybe there is more to do..)

6.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

6.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.11.13. Executing OPT_DFF pass (perform DFF optimizations).

6.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.11.16. Finished OPT passes. (There is nothing left to do.)

6.12. Executing FSM pass (extract and optimize FSM).

6.12.1. Executing FSM_DETECT pass (finding FSMs in design).

6.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2000 ($dff) from module fxp_sqrt_top_wrapper (D = { \ap_done \ap_idle \ap_done \ap_return [27:24] }, Q = \vectOut[3] [6:0]).
Adding EN signal on $procdff$1999 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [23:16], Q = \vectOut[2]).
Adding EN signal on $procdff$1998 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [15:8], Q = \vectOut[1]).
Adding EN signal on $procdff$1997 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [7:0], Q = \vectOut[0]).
Adding EN signal on $procdff$1996 ($dff) from module fxp_sqrt_top_wrapper (D = { $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:66$24_DATA $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:65$23_DATA $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:64$22_DATA }, Q = \in_val).
Adding EN signal on $procdff$1995 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:62$20_DATA [1], Q = \ap_start).
Adding EN signal on $procdff$1994 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:62$20_DATA [0], Q = \ap_rst).
Adding EN signal on $procdff$1993 ($dff) from module fxp_sqrt_top_wrapper (D = $3$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:81$1_DATA[7:0]$30, Q = \Dout_emu).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.\flow_control_loop_pipe_sequential_init_U.$procdff$1985 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.\flow_control_loop_pipe_sequential_init_U.$procmux$1724_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2044 ($sdff) from module fxp_sqrt_top_wrapper (D = 1'0, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.\flow_control_loop_pipe_sequential_init_U.$procdff$1984 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.\flow_control_loop_pipe_sequential_init_U.$procmux$1719_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2048 ($sdff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.\flow_control_loop_pipe_sequential_init_U.$procmux$1719_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1983 ($dff) from module fxp_sqrt_top_wrapper (D = 1'x, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1981 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1694_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2055 ($sdff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1980 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1979 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1684_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2060 ($sdff) from module fxp_sqrt_top_wrapper (D = 1'1, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1978 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1680_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60).
Adding SRST signal on $auto$ff.cc:266:slice$2062 ($dffe) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1677_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60, rval = 5'00000).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1977 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72, rval = 29'00000000000000000000000000000).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1976 ($dff) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1474_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1663_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1481_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1488_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1495_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1502_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1509_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1516_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1523_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1530_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1537_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1544_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1551_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1558_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1565_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1572_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1579_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1586_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1593_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1600_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1607_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1614_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1621_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1628_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1635_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1642_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1649_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1656_Y }, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68 [28:1], rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2069 ($sdff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_p_v_out, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68 [28:1]).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1975 ($dff) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1467_Y [30:28] $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1467_Y [3:0] }, Q = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 [30:28] \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 [3:0] }, rval = 7'0000000).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1975 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$0\s_22_fu_64[30:0] [27:4], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 [27:4]).
Adding EN signal on $auto$ff.cc:266:slice$2071 ($sdff) from module fxp_sqrt_top_wrapper (D = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3 [30:28] \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3 [3:0] }, Q = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 [30:28] \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 [3:0] }).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1974 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_fu_188_p2, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1973 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q6_load [27:0], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1972 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load [27:1], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312 [27:1]).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1971 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_fu_168_p2, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procdff$1970 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_fu_154_p2, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1992 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.ap_NS_fsm, Q = \u_fxp_sqrt_top.ap_CS_fsm, rval = 3'001).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1991 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$1778_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2083 ($sdff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$1778_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1990 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_p_v_out, Q = \u_fxp_sqrt_top.p_v_loc_fu_44).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1989 ($dff) from module fxp_sqrt_top_wrapper (D = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_p_v_out 1'1 }, Q = \u_fxp_sqrt_top.q_1_loc_fu_40).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1988 ($dff) from module fxp_sqrt_top_wrapper (D = \in_val, Q = \u_fxp_sqrt_top.s_1_reg_132 [27:4]).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1987 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3, Q = \u_fxp_sqrt_top.s_5_loc_fu_48).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2088 ($dffe) from module fxp_sqrt_top_wrapper.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2052 ($sdff) from module fxp_sqrt_top_wrapper.

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 104 unused cells and 72 unused wires.
<suppressed ~106 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~8 debug messages>

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$2058 ($sdffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$2081 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$2080 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$2079 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$2078 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$2077 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$2061 ($sdffe) from module fxp_sqrt_top_wrapper.

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.23. Finished OPT passes. (There is nothing left to do.)

6.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 address bits (of 3) from memory init port fxp_sqrt_top_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2008 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:62$20 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:64$22 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:65$23 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:66$24 (stimIn).
Removed top 1 bits (of 2) from port B of cell fxp_sqrt_top_wrapper.$procmux$1789_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$procmux$1864 ($mux).
Removed top 4 bits (of 5) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:372$207 ($add).
Removed top 26 bits (of 31) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217 ($shl).
Removed top 26 bits (of 31) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218 ($shl).
Removed top 2 bits (of 5) from port A of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:402$219 ($sub).
Removed top 3 bits (of 31) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1470 ($mux).
Removed top 2 bits (of 3) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$1746_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$1743 ($mux).
Removed top 1 bits (of 3) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$1738_CMP0 ($eq).
Removed top 30 bits (of 31) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$gt$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:213$75 ($gt).
Removed top 28 bits (of 29) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:201$72 ($add).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$procmux$1828 ($mux).
Removed top 3 bits (of 31) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1467 ($mux).
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_ADDR[2:0]$10.
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:80$4_ADDR[2:0]$27.
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$2\ap_NS_fsm[2:0].
Removed top 3 bits (of 31) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$0\s_22_fu_64[30:0].
Removed top 3 bits (of 31) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1467_Y.

6.15. Executing PEEPOPT pass (run peephole optimizers).

6.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

6.17. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell fxp_sqrt_top_wrapper/$flatten\u_fxp_sqrt_top.$procmux$1748.
  data width: 3 (next power-of-2 = 4, log2 = 2)
  checking ctrl signal \u_fxp_sqrt_top.ap_CS_fsm
    table of choices:
      0: 3'100: 3'001
      1: 3'010: $flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0]
      2: 3'001: { 1'0 $auto$wreduce.cc:513:run$2094 [1:0] }
    optimizing one-hot encoding.
      0: new crtl signal is \u_fxp_sqrt_top.ap_CS_fsm [2].
      1: new crtl signal is \u_fxp_sqrt_top.ap_CS_fsm [1].
      2: new crtl signal is \u_fxp_sqrt_top.ap_CS_fsm [0].
Inspecting $pmux cell fxp_sqrt_top_wrapper/$procmux$1786.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr_emu [1:0]
    best permutation: \Addr_emu [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \vectOut[3]
      1: 2'10 -> 2'10 -> 2'10: \vectOut[2]
      2: 2'01 -> 2'01 -> 2'01: \vectOut[1]
      3: 2'00 -> 2'00 -> 2'00: \vectOut[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$2098.
Removed 7 unused cells and 7 unused wires.

6.18. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[2] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[3] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

6.19.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.20. Executing OPT_EXPR pass (perform const folding).

6.21. Executing WREDUCE pass (reducing word size of cells).

6.22. Executing XILINX_DSP pass (pack resources into DSPs).

6.23. Executing TECHMAP pass (map to technology primitives).

6.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

6.23.3. Continuing TECHMAP pass.
Using template $paramod$b86df1a5b8a48666b73d97017b1971a34c25debf\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$1f6122e5976e9c28f88e6a05d555aa720bdc176a\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d2d508430e81fe89052ba05aefc8f970644fc4a7\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$9f3f339d5832d536bfa2bcb3207db5cc1f6c5a07\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a2a98607875fc76563009e5c2a5e91d0b04a38c9\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$74fa5800b8fd87890035aa4982c8d9e96a5f3c8f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$949078831512a812ce5650be21d045629f479602\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$96c18c14a79cedd6ac22a2e1490325bc7a999f89\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$233552a77fdedee824b0dbb148d9bef50e50904b\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$3dbb58b386f17f73e99ae4d2094f402b279eb634\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$6391eaa9bec5a14d22fac01b6976b5e353e6c401\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0d4c620af1730619f4f0a84f5a803c1bc6068738\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a01b20c03a1c8deba3058866d867ed843d4af7da\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e8baa8be20652a0632ca810ec68eca453173a7fa\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$fef4760b4ec02b9f727bc4ecc5be29d81ce54cc0\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$bbb15057d20b244d902c9f4dc7f36bd9d1f006f0\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$1332c0157bba5533728ae88ff6d098f9df5dee18\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c1d9f0876abd46218be8e0cd979e8d9a8cf4459e\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$bc7f64c032df78abf337b54764c2a6f372d61728\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5bdcb053ecd54fcecc68746406eeff5876d66980\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$9a289e74a49065849ed3a46e72523b6da361108f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a23484680f2a8f656aa19ab312a4e5f99e89d96d\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$6e7515ffdd7e4c8d3364df3646b5284910a6506b\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cf24028a4df39ac99dc240506a0a0f4049e9f963\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e9206eec759aa735a668932e8d064f1f30a45f24\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$9ff3ef8e6a93ea44f33f178aa144fe3d2045c510\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$de51d986207a8b313686bf6635ddcaebbe79bcf9\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f41198e0fbf136fa2a0a540cf0deca624ea3382b\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$8866b704d02519a6a49cb02e657457a74019bead\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$015d1db7664cd33f151f3a9ab0011ef4274a5ecb\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$501a31be416215b1e2b6b7b97b5693bb7eb32536\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$30cc0c24cd52a9fe22849356ce5d03af14a6b136\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$9fbf571b97c13b0ed45787429c4054bedefe0c01\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5109e6b765aaa7ce8497b1dea7aab223ef7ca5ce\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ed02aaebdb15ab533a6e7e67cf60a8805f407d96\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$97d359599f2e44dbe911d22813a818797efbe4ea\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c9b8c801674b60a66760599da92210c9f882e27c\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$71283991ec3eb48b0316a5da86b296c2499bd6f4\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~991 debug messages>

6.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fxp_sqrt_top_wrapper:
  creating $macc model for $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:201$72 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:372$207 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:390$211 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:388$210 ($sub).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:402$219 ($sub).
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:402$219.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:388$210.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:390$211.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:372$207.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:201$72.
  creating $alu cell for $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:201$72: $auto$alumacc.cc:495:replace_alu$2354
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:372$207: $auto$alumacc.cc:495:replace_alu$2357
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:390$211: $auto$alumacc.cc:495:replace_alu$2360
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:388$210: $auto$alumacc.cc:495:replace_alu$2363
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:402$219: $auto$alumacc.cc:495:replace_alu$2366
  created 5 $alu and 0 $macc cells.

6.25. Executing SHARE pass (SAT-based resource sharing).

6.26. Executing OPT pass (performing simple optimizations).

6.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~110 debug messages>

6.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $procmux$1786.
    dead port 2/6 on $pmux $procmux$1786.
    dead port 3/6 on $pmux $procmux$1786.
    dead port 4/6 on $pmux $procmux$1786.
    dead port 6/6 on $pmux $procmux$1786.
Removed 5 multiplexer ports.
<suppressed ~23 debug messages>

6.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.26.6. Executing OPT_DFF pass (perform DFF optimizations).

6.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 3 unused cells and 455 unused wires.
<suppressed ~4 debug messages>

6.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.26.9. Rerunning OPT passes. (Maybe there is more to do..)

6.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

6.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.26.13. Executing OPT_DFF pass (perform DFF optimizations).

6.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.26.16. Finished OPT passes. (There is nothing left to do.)

6.27. Executing MEMORY pass.

6.27.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory fxp_sqrt_top_wrapper.stimIn by address:
  Merging ports 0, 1 (address 2'11).
  Merging ports 0, 2 (address 2'10).
Consolidating read ports of memory fxp_sqrt_top_wrapper.stimIn by address:

6.27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.29. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory fxp_sqrt_top_wrapper.stimIn
<suppressed ~5396 debug messages>

6.30. Executing TECHMAP pass (map to technology primitives).

6.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

6.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

6.31. Executing TECHMAP pass (map to technology primitives).

6.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

6.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~26 debug messages>

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.32.3. Executing OPT_DFF pass (perform DFF optimizations).

6.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 1 unused cells and 18 unused wires.
<suppressed ~2 debug messages>

6.32.5. Finished fast OPT passes.

6.33. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \fxp_sqrt_top_wrapper:
  created 4 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of fxp_sqrt_top_wrapper.stimIn: $\stimIn$rdreg[0]
Extracted data FF from read port 1 of fxp_sqrt_top_wrapper.stimIn: $\stimIn$rdreg[1]
  read interface: 2 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

6.34. Executing OPT pass (performing simple optimizations).

6.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~15 debug messages>

6.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

6.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_fxp_sqrt_top.$procmux$1735:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0] [2:1]
      New connections: $flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$procmux$1437:
      Old ports: A={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68 [28:1] 1'0 }, B={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_p_v_out 1'0 }, Y=\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load
      New ports: A=\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68 [28:1], B=\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_p_v_out, Y=\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load [28:1]
      New connections: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load [0] = 1'0
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 2 changes.

6.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.34.6. Executing OPT_SHARE pass.

6.34.7. Executing OPT_DFF pass (perform DFF optimizations).

6.34.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 8 unused cells and 29 unused wires.
<suppressed ~9 debug messages>

6.34.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.34.10. Rerunning OPT passes. (Maybe there is more to do..)

6.34.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

6.34.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.34.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.34.14. Executing OPT_SHARE pass.

6.34.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[3]$2779 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[3]).
Adding EN signal on $memory\stimIn[2]$2777 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[2]).
Adding EN signal on $memory\stimIn[1]$2775 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$2773 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[0]).

6.34.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

6.34.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.34.18. Rerunning OPT passes. (Maybe there is more to do..)

6.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

6.34.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.34.22. Executing OPT_SHARE pass.

6.34.23. Executing OPT_DFF pass (perform DFF optimizations).

6.34.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.34.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.34.26. Finished OPT passes. (There is nothing left to do.)

6.35. Executing XILINX_SRL pass (Xilinx shift register extraction).

6.36. Executing TECHMAP pass (map to technology primitives).

6.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.36.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

6.36.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod\_80_xilinx_lcu\WIDTH=s32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:b00e4d2ce0b728ddf95a4079e629cb0b6d0d8882$paramod$faa3f026dc7c830047096593b6f3c2a8a4d55c41\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$4afc0bc87ff97a7242eebbc231710789a388e26e\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$adeddbe362f3c324dab98c6e01400bac1c1fbc4b\_80_xilinx_alu for cells of type $alu.
Using template $paramod$86445fbdabb03be056087bb34a3559fa210e16a2\_80_xilinx_alu for cells of type $alu.
Using template $paramod$constmap:225e8517b0a63a5837dbf8ff3f41ab822bf46f26$paramod$bfd3abd49b59eb7c1bbba811990f259cd1d192ba\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
Creating constmapped module `$paramod$constmap:6fe2fa180d65eb890837f81a2017138754b53c30$paramod$bfd3abd49b59eb7c1bbba811990f259cd1d192ba\_90_shift_ops_shr_shl_sshl_sshr'.

6.36.22. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6fe2fa180d65eb890837f81a2017138754b53c30$paramod$bfd3abd49b59eb7c1bbba811990f259cd1d192ba\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~751 debug messages>

6.36.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6fe2fa180d65eb890837f81a2017138754b53c30$paramod$bfd3abd49b59eb7c1bbba811990f259cd1d192ba\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~157 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:6fe2fa180d65eb890837f81a2017138754b53c30$paramod$bfd3abd49b59eb7c1bbba811990f259cd1d192ba\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$57613bdb452834be45577f42830ac6bdfdcbb18b\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$dc0221a2a96b9a3332b558976e5bfbf541a5f8d8\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~128 debug messages>

6.37. Executing OPT pass (performing simple optimizations).

6.37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~212 debug messages>

6.37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

6.37.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3300 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [17], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3301 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [18], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3302 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [19], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3303 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [20], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3304 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [21], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3305 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [22], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3306 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [23], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3307 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [24], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3308 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [25], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3309 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [26], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3310 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [27], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3311 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [28], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3312 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [29], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3313 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$10\buffer[30:0] [30], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3314 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:400$218.$7\buffer[30:0] [15], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307 [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3331 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [17], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3332 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [18], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3333 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [19], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3334 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [20], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3335 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [21], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3336 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [22], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3337 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [23], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3338 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [24], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3339 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [25], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3340 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [26], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3341 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [27], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3342 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [28], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3343 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [29], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3344 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [30], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3345 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$7\buffer[30:0] [15], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [15], rval = 1'0).

6.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 144 unused cells and 162 unused wires.
<suppressed ~145 debug messages>

6.37.5. Rerunning OPT passes. (Removed registers in this run.)

6.37.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~1 debug messages>

6.37.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.37.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3363 ($_SDFF_PP0_) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$1748.B_AND_S [5], Q = \u_fxp_sqrt_top.ap_CS_fsm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3330 ($_DFF_P_) from module fxp_sqrt_top_wrapper (D = $techmap$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:398$217.$10\buffer[30:0] [16], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302 [0], rval = 1'0).

6.37.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

6.37.10. Rerunning OPT passes. (Removed registers in this run.)

6.37.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.37.13. Executing OPT_DFF pass (perform DFF optimizations).

6.37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.37.15. Finished fast OPT passes.

6.38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port fxp_sqrt_top_wrapper.Addr_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.Din_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.Dout_emu using OBUF.
Mapping port fxp_sqrt_top_wrapper.clk_dut using IBUF.
Mapping port fxp_sqrt_top_wrapper.clk_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.get_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.load_emu using IBUF.

6.39. Executing TECHMAP pass (map to technology primitives).

6.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.39.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

6.39.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>
Removed 0 unused cells and 1 unused wires.

6.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~25 debug messages>

6.42. Executing ABC pass (technology mapping using ABC).

6.42.1. Extracting gate netlist of module `\fxp_sqrt_top_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 724 gates and 1158 wires to a netlist network with 432 inputs and 337 outputs.

6.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      465
ABC RESULTS:        internal signals:      389
ABC RESULTS:           input signals:      432
ABC RESULTS:          output signals:      337
Removing temp directory.
Removed 0 unused cells and 861 unused wires.

6.43. Executing TECHMAP pass (map to technology primitives).

6.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

6.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~443 debug messages>

6.44. Executing XILINX_SRL pass (Xilinx shift register extraction).

6.45. Executing TECHMAP pass (map to technology primitives).

6.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.45.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

6.45.3. Continuing TECHMAP pass.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$f5c5f595015aee4de78d8a59fd7b7003b8956fde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$812845127cf6164378ae16ea8b06c653d8413f13\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod$570b7a0358dcea060f4ed3767893f2ec19fbcea2\$lut for cells of type $lut.
Using template $paramod$22c3077f6974783419840421dfe7ef67a9edfdd7\$lut for cells of type $lut.
Using template $paramod$1ddd3a8dba7510dc64ebf0335fa2fee56a713ec9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$a001fbaad461097ce0729f58a000187aaeea2dd8\$lut for cells of type $lut.
Using template $paramod$c8e3ec3ef80a17406df2ac36ee8f5d050893015a\$lut for cells of type $lut.
Using template $paramod$e529a4d3b22d5adb9c25e9b9bbf794a8964e93f9\$lut for cells of type $lut.
Using template $paramod$2fa475e5e4e6bc866e9aa610ab74b31c628f9d0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$4bd8d0f617fb1e7e4d8545289bea792e068349c1\$lut for cells of type $lut.
Using template $paramod$2d3ba667e1bb663616320ee027494ac84a318704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$223210a3a8efe89161e084f16d84fa2859734e85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$d4ef1c721bff07e20718cf6345b8674da7f74e68\$lut for cells of type $lut.
Using template $paramod$5242e60c20f30ca41715f9ef5df1136d97149f38\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$90687826ecc50762f08b06e0c2f0be8f8b42044c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$9ae5b81fe0585872a586572e627e003e63619d25\$lut for cells of type $lut.
Using template $paramod$02eefd9b74acf66558bff242fcbe62a514559f6a\$lut for cells of type $lut.
Using template $paramod$1840bd62ec1a048bf93a69bb907f1676bfdf9e7b\$lut for cells of type $lut.
Using template $paramod$c0cc50260ab1b932ff30eda1cab810cfa75c092a\$lut for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod$f7a48a30e54f40a888516178dcf82e87f09507e4\$lut for cells of type $lut.
Using template $paramod$45053293f3c2635356c0b9b9844bf12f7651bf3d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$d63707163b766d4f1ec78e3feac8bd5660ca8d84\$lut for cells of type $lut.
Using template $paramod$15cee95905b1e95376526a9e1a1048e3d31f4f86\$lut for cells of type $lut.
Using template $paramod$9e831aef0aa5bb6f72e51e83f6b9efaaba2ce83a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$daba1e5771b0e2a95c89efcc836c15d27f693aec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$ed9408d4bda02f896d4134eaaf7daf588af5dc11\$lut for cells of type $lut.
Using template $paramod$53f7e2cfd44a102d5103dd6f881849bb3c78869a\$lut for cells of type $lut.
Using template $paramod$4e0576c811e7b61ff5ede0caae4dbbe8fbf45858\$lut for cells of type $lut.
Using template $paramod$caa9f792e4551ef7c17b977a84abdb97116320a5\$lut for cells of type $lut.
Using template $paramod$b9cf85f68b27860b6f5e20bd28c0a4bdc265452f\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$d2ef43814113ff73f9ebc73be6b7b228fcced45d\$lut for cells of type $lut.
Using template $paramod$a9846b8adbcff4f0321187246dff3d6049764459\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$f2c2253739da195f4801437496b091d4b39d9051\$lut for cells of type $lut.
Using template $paramod$5ac521c82b2c356366d1f23dcf377155da931a0d\$lut for cells of type $lut.
Using template $paramod$b661c57401b066ecb1d7dfc3e3a836196f309735\$lut for cells of type $lut.
Using template $paramod$f0060427d94a4f2b378cfb4a0a2fff510479c9ba\$lut for cells of type $lut.
Using template $paramod$be5f9a71913403bc59aad4327c7f66e282ac35fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$a383eec00d339ff2318773b66d8a893c3986f4d3\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$4a7c6661df2be659017f696171630e5b69b3c70c\$lut for cells of type $lut.
Using template $paramod$ad414a17448f7b70727c1c13b5d312cb35179927\$lut for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$dc41e9665158f6caac97365e95c1c2f88dcb2656\$lut for cells of type $lut.
Using template $paramod$371fe52b7730fd7254b5eb1e2c1182401575cbe8\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$d982ca313d550f12d3e4ff321fe950d3b5f19c32\$lut for cells of type $lut.
Using template $paramod$3536bbd0bd91d10d8a3a68256d0a5f8c92ce0213\$lut for cells of type $lut.
Using template $paramod$b343bb1a5b3fda1eedc8eba5decda078ee815b25\$lut for cells of type $lut.
Using template $paramod$3d48f7da2408b6dad3817e2d4325e24c0f8da564\$lut for cells of type $lut.
Using template $paramod$5f7068f8adf70941d5378c324159a572d8e9fced\$lut for cells of type $lut.
Using template $paramod$ca571fb334ba7333be65d24325a5684a61d25ab2\$lut for cells of type $lut.
Using template $paramod$4f346c53015206d89e6ccd42460ed0270fa82b3a\$lut for cells of type $lut.
Using template $paramod$c07e58ee8e598273ba4a4c39b0756dbef8fd3cc6\$lut for cells of type $lut.
Using template $paramod$5f7ffcf185ed761ba0cfe54455dacda8504cf03f\$lut for cells of type $lut.
Using template $paramod$9ecb767afcd61fd7c6f9363e925732d507804eda\$lut for cells of type $lut.
Using template $paramod$836b0672dd2db927bf804540e4718f94dd96758e\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$83b5222b11fbc9109f27290a1f3c977cf857b7e8\$lut for cells of type $lut.
Using template $paramod$f72b18c66b3b52811ae9e6ce69bea7aad0c6c83d\$lut for cells of type $lut.
Using template $paramod$fa778f7da09204d119a60b35876b1155af7b698e\$lut for cells of type $lut.
Using template $paramod$815f112860887dd8cb87c26b42309e8f2c7fa6fb\$lut for cells of type $lut.
Using template $paramod$b13be3cd5a89bad881f1bb8efc88f42633856e1c\$lut for cells of type $lut.
Using template $paramod$9c14fa336ac296e635ba40b821918e34b418785f\$lut for cells of type $lut.
Using template $paramod$bde813cdbaff4a01798099f955a7564622a42931\$lut for cells of type $lut.
Using template $paramod$0aaa683694f8bcc557792006acb316522d264a73\$lut for cells of type $lut.
Using template $paramod$c02955ee58750a1aeba79bc5ea654d9b41209860\$lut for cells of type $lut.
Using template $paramod$52ddca3366749ff5bad8908467d5f00f7e1a51ee\$lut for cells of type $lut.
Using template $paramod$5527b0b6790fa2006ad7293136828428f453099e\$lut for cells of type $lut.
Using template $paramod$4897892d79f7728ad818e1f2e193f65d13bc8960\$lut for cells of type $lut.
Using template $paramod$9ae17a82f9db50c6ba1200faba6d7fbef56ad90a\$lut for cells of type $lut.
Using template $paramod$63168f34ad6f4f6af7db42f429fdbd2a7790cbe7\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1968 debug messages>

6.46. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in fxp_sqrt_top_wrapper.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2986/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2989/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2992/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2993/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2995/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2996/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2991/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3000/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3003/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3004/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3006/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3183/vectOut[3] (2 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3190/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3191/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3193/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3195/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3196/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3197/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3198/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3199/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3200/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3201/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3202/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3203/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3205/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3207/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3208/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3211/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3189/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3212/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3005/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2998/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2997/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2994/vectOut[1] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2990/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2988/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3210/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3179/vectOut[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2983/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3204/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2999/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2987/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3001/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3180/vectOut[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3194/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3192/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2984/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3178/vectOut[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2985/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3181/vectOut[3] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3002/vectOut[2] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3209/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$3206/u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64 (3 -> 5)

6.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in fxp_sqrt_top_wrapper.
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$4994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$4642$auto$blifparse.cc:535:parse_blif$5093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)

6.48. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on fxp_sqrt_top_wrapper.$iopadmap$clk_emu[0].
Inserting BUFG on fxp_sqrt_top_wrapper.u_fxp_sqrt_top.ap_clk[0].
Removed 54 unused cells and 3479 unused wires.

6.49. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `fxp_sqrt_top_wrapper'. Setting top module to fxp_sqrt_top_wrapper.

6.49.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper

6.49.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Removed 0 unused modules.

6.50. Printing statistics.

=== fxp_sqrt_top_wrapper ===

   Number of wires:                328
   Number of wire bits:           2169
   Number of public wires:         109
   Number of public wire bits:    1327
   Number of ports:                  7
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                944
     $scopeinfo                      3
     BUFG                            2
     CARRY4                         28
     FDRE                          390
     FDSE                            2
     IBUF                           15
     INV                             8
     LUT1                            2
     LUT2                           98
     LUT3                          122
     LUT4                           22
     LUT5                          115
     LUT6                          106
     MUXF7                          19
     MUXF8                           4
     OBUF                            8

   Estimated number of LCs:        365

6.51. Executing CHECK pass (checking for obvious problems).
Checking module fxp_sqrt_top_wrapper...
Found and reported 0 problems.

7. Executing Verilog backend.

7.1. Executing BMUXMAP pass.

7.2. Executing DEMUXMAP pass.
Dumping module `\fxp_sqrt_top_wrapper'.

8. Printing statistics.

=== fxp_sqrt_top_wrapper ===

   Number of wires:                328
   Number of wire bits:           2169
   Number of public wires:         109
   Number of public wire bits:    1327
   Number of ports:                  7
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                944
     $scopeinfo                      3
     BUFG                            2
     CARRY4                         28
     FDRE                          390
     FDSE                            2
     IBUF                           15
     INV                             8
     LUT1                            2
     LUT2                           98
     LUT3                          122
     LUT4                           22
     LUT5                          115
     LUT6                          106
     MUXF7                          19
     MUXF8                           4
     OBUF                            8

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 5053ca8502, CPU: user 3.32s system 0.09s, MEM: 128.98 MB peak
Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 48% 25x read_verilog (1 sec), 9% 20x opt_clean (0 sec), ...
