;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000044
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 7
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000044
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x20000
ADC_IRQ__INTC_NUMBER EQU 17
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BTN
BTN__0__DR EQU CYREG_GPIO_PRT0_DR
BTN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BTN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BTN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BTN__0__HSIOM_MASK EQU 0x0000F000
BTN__0__HSIOM_SHIFT EQU 12
BTN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BTN__0__INTR EQU CYREG_GPIO_PRT0_INTR
BTN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BTN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BTN__0__MASK EQU 0x08
BTN__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
BTN__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
BTN__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
BTN__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
BTN__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
BTN__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
BTN__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
BTN__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
BTN__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
BTN__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
BTN__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
BTN__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
BTN__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
BTN__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
BTN__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
BTN__0__PC EQU CYREG_GPIO_PRT0_PC
BTN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
BTN__0__PORT EQU 0
BTN__0__PS EQU CYREG_GPIO_PRT0_PS
BTN__0__SHIFT EQU 3
BTN__DR EQU CYREG_GPIO_PRT0_DR
BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BTN__INTR EQU CYREG_GPIO_PRT0_INTR
BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BTN__MASK EQU 0x08
BTN__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
BTN__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
BTN__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
BTN__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
BTN__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
BTN__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
BTN__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
BTN__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
BTN__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
BTN__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
BTN__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
BTN__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
BTN__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
BTN__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
BTN__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
BTN__PC EQU CYREG_GPIO_PRT0_PC
BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
BTN__PORT EQU 0
BTN__PS EQU CYREG_GPIO_PRT0_PS
BTN__SHIFT EQU 3
BTN__SNAP EQU CYREG_GPIO_PRT0_INTR

; DMA
DMA__CH_CTL EQU CYREG_DMAC_CH_CTL2
DMA__CHANNEL_NUMBER EQU 2
DMA__DESCR_PING_CTL EQU CYREG_DMAC_DESCR2_PING_CTL
DMA__DESCR_PING_DST EQU CYREG_DMAC_DESCR2_PING_DST
DMA__DESCR_PING_SRC EQU CYREG_DMAC_DESCR2_PING_SRC
DMA__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR2_PING_STATUS
DMA__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR2_PONG_CTL
DMA__DESCR_PONG_DST EQU CYREG_DMAC_DESCR2_PONG_DST
DMA__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR2_PONG_SRC
DMA__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR2_PONG_STATUS
DMA__PRIORITY EQU 3
DMA__TR_GROUP EQU 0
DMA__TR_OUTPUT EQU 2
DMA_CHANNELS_USED__MASK EQU 5

; I2S
I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL3
I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL3
I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL3
I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL3
I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK3
I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK3
I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK3
I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK3
I2S_bI2S_BitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
I2S_bI2S_BitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL3
I2S_bI2S_BitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL3
I2S_bI2S_BitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK3
I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
I2S_bI2S_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL3
I2S_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
I2S_bI2S_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL3
I2S_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
I2S_bI2S_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK3
I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST3
I2S_bI2S_BitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK3
I2S_bI2S_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
I2S_bI2S_BitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST3
I2S_bI2S_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK3
I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
I2S_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
I2S_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST3
I2S_bI2S_CtlReg__0__MASK EQU 0x01
I2S_bI2S_CtlReg__0__POS EQU 0
I2S_bI2S_CtlReg__1__MASK EQU 0x02
I2S_bI2S_CtlReg__1__POS EQU 1
I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__2__MASK EQU 0x04
I2S_bI2S_CtlReg__2__POS EQU 2
I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
I2S_bI2S_CtlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL6
I2S_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST6
I2S_bI2S_CtlReg__COUNT_REG EQU CYREG_UDB_W8_CTL6
I2S_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST6
I2S_bI2S_CtlReg__MASK EQU 0x07
I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK6
I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK6
I2S_bI2S_CtlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK6
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A05
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A15
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D05
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D15
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F05
I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F15
I2S_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A5
I2S_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_UDB_W8_A05
I2S_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_UDB_W8_A15
I2S_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D5
I2S_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_UDB_W8_D05
I2S_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_UDB_W8_D15
I2S_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
I2S_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F5
I2S_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_UDB_W8_F05
I2S_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_UDB_W8_F15
I2S_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
I2S_bI2S_Rx_STS_0__Sts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK2
I2S_bI2S_Rx_STS_0__Sts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
I2S_bI2S_Rx_STS_0__Sts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST2
I2S_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2S_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_UDB_W8_MSK2
I2S_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
I2S_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_UDB_W8_ST2
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A03
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A13
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D03
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D13
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F03
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F13
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A03
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A13
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D03
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D13
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F03
I2S_bI2S_Tx_CH_0__dpTx_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F13
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_UDB_W8_A03
I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_UDB_W8_A13
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_UDB_W8_D03
I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_UDB_W8_D13
I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_UDB_W8_F03
I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_UDB_W8_F13
I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
I2S_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_UDB_W8_MSK7
I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
I2S_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_UDB_W8_ST7

; SPI
SPI_miso_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_miso_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_miso_m__0__PORT EQU 2
SPI_miso_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_miso_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_miso_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_miso_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_miso_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_miso_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_miso_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_miso_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_miso_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_miso_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_miso_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_miso_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_miso_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_miso_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_miso_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_miso_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_miso_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_miso_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_miso_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_miso_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_miso_m__PORT EQU 2
SPI_miso_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_miso_m__SHIFT EQU 1
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPI_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_mosi_m__0__PORT EQU 2
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_mosi_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_mosi_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_mosi_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_mosi_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_mosi_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_mosi_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_mosi_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_mosi_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_mosi_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_mosi_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_mosi_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_mosi_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_mosi_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_mosi_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_mosi_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_mosi_m__PORT EQU 2
SPI_mosi_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_mosi_m__SHIFT EQU 0
SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_SCB_IRQ__INTC_MASK EQU 0x400
SPI_SCB_IRQ__INTC_NUMBER EQU 10
SPI_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
SPI_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPI_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
SPI_SCBCLK__DIV_ID EQU 0x00000041
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 9
SPI_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_sclk_m__0__OUT_SEL_SHIFT EQU 4
SPI_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_sclk_m__0__PORT EQU 2
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_sclk_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_sclk_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_sclk_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_sclk_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_sclk_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_sclk_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_sclk_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_sclk_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_sclk_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_sclk_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_sclk_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_sclk_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_sclk_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_sclk_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_sclk_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_sclk_m__PORT EQU 2
SPI_sclk_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_sclk_m__SHIFT EQU 2
SPI_ss0_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_ss0_m__0__HSIOM_GPIO EQU 0
SPI_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_ss0_m__0__HSIOM_SPI EQU 15
SPI_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_ss0_m__0__HSIOM_UART EQU 9
SPI_ss0_m__0__HSIOM_UART_RTS EQU 9
SPI_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__0__MASK EQU 0x08
SPI_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__0__OUT_SEL_SHIFT EQU 6
SPI_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_ss0_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_ss0_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_ss0_m__0__PORT EQU 2
SPI_ss0_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_ss0_m__0__SHIFT EQU 3
SPI_ss0_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_ss0_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_ss0_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_ss0_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_ss0_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__MASK EQU 0x08
SPI_ss0_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_ss0_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_ss0_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_ss0_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_ss0_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_ss0_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_ss0_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_ss0_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_ss0_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_ss0_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_ss0_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_ss0_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_ss0_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_ss0_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_ss0_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_ss0_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_ss0_m__PORT EQU 2
SPI_ss0_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_ss0_m__SHIFT EQU 3

; POTL
POTL__0__DR EQU CYREG_GPIO_PRT0_DR
POTL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
POTL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
POTL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
POTL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
POTL__0__HSIOM_MASK EQU 0x00000F00
POTL__0__HSIOM_SHIFT EQU 8
POTL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTL__0__INTR EQU CYREG_GPIO_PRT0_INTR
POTL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
POTL__0__MASK EQU 0x04
POTL__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
POTL__0__OUT_SEL_SHIFT EQU 4
POTL__0__OUT_SEL_VAL EQU 1
POTL__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
POTL__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
POTL__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
POTL__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
POTL__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
POTL__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
POTL__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
POTL__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
POTL__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
POTL__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
POTL__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
POTL__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
POTL__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
POTL__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
POTL__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
POTL__0__PC EQU CYREG_GPIO_PRT0_PC
POTL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
POTL__0__PORT EQU 0
POTL__0__PS EQU CYREG_GPIO_PRT0_PS
POTL__0__SHIFT EQU 2
POTL__DR EQU CYREG_GPIO_PRT0_DR
POTL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
POTL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
POTL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
POTL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTL__INTR EQU CYREG_GPIO_PRT0_INTR
POTL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
POTL__MASK EQU 0x04
POTL__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
POTL__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
POTL__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
POTL__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
POTL__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
POTL__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
POTL__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
POTL__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
POTL__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
POTL__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
POTL__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
POTL__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
POTL__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
POTL__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
POTL__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
POTL__PC EQU CYREG_GPIO_PRT0_PC
POTL__PC2 EQU CYREG_GPIO_PRT0_PC2
POTL__PORT EQU 0
POTL__PS EQU CYREG_GPIO_PRT0_PS
POTL__SHIFT EQU 2

; POTR
POTR__0__DR EQU CYREG_GPIO_PRT0_DR
POTR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
POTR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
POTR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
POTR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
POTR__0__HSIOM_MASK EQU 0x000000F0
POTR__0__HSIOM_SHIFT EQU 4
POTR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTR__0__INTR EQU CYREG_GPIO_PRT0_INTR
POTR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
POTR__0__MASK EQU 0x02
POTR__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
POTR__0__OUT_SEL_SHIFT EQU 2
POTR__0__OUT_SEL_VAL EQU 1
POTR__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
POTR__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
POTR__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
POTR__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
POTR__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
POTR__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
POTR__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
POTR__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
POTR__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
POTR__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
POTR__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
POTR__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
POTR__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
POTR__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
POTR__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
POTR__0__PC EQU CYREG_GPIO_PRT0_PC
POTR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
POTR__0__PORT EQU 0
POTR__0__PS EQU CYREG_GPIO_PRT0_PS
POTR__0__SHIFT EQU 1
POTR__DR EQU CYREG_GPIO_PRT0_DR
POTR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
POTR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
POTR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
POTR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTR__INTR EQU CYREG_GPIO_PRT0_INTR
POTR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
POTR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
POTR__MASK EQU 0x02
POTR__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
POTR__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
POTR__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
POTR__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
POTR__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
POTR__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
POTR__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
POTR__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
POTR__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
POTR__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
POTR__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
POTR__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
POTR__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
POTR__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
POTR__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
POTR__PC EQU CYREG_GPIO_PRT0_PC
POTR__PC2 EQU CYREG_GPIO_PRT0_PC2
POTR__PORT EQU 0
POTR__PS EQU CYREG_GPIO_PRT0_PS
POTR__SHIFT EQU 1

; RSTn
RSTn__0__DR EQU CYREG_GPIO_PRT2_DR
RSTn__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RSTn__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RSTn__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RSTn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RSTn__0__HSIOM_MASK EQU 0x00F00000
RSTn__0__HSIOM_SHIFT EQU 20
RSTn__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RSTn__0__INTR EQU CYREG_GPIO_PRT2_INTR
RSTn__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RSTn__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RSTn__0__MASK EQU 0x20
RSTn__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RSTn__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RSTn__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RSTn__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RSTn__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RSTn__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RSTn__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RSTn__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RSTn__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RSTn__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RSTn__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RSTn__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RSTn__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RSTn__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RSTn__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RSTn__0__PC EQU CYREG_GPIO_PRT2_PC
RSTn__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RSTn__0__PORT EQU 2
RSTn__0__PS EQU CYREG_GPIO_PRT2_PS
RSTn__0__SHIFT EQU 5
RSTn__DR EQU CYREG_GPIO_PRT2_DR
RSTn__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RSTn__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RSTn__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RSTn__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RSTn__INTR EQU CYREG_GPIO_PRT2_INTR
RSTn__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RSTn__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RSTn__MASK EQU 0x20
RSTn__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RSTn__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RSTn__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RSTn__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RSTn__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RSTn__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RSTn__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RSTn__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RSTn__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RSTn__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RSTn__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RSTn__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RSTn__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RSTn__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RSTn__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RSTn__PC EQU CYREG_GPIO_PRT2_PC
RSTn__PC2 EQU CYREG_GPIO_PRT2_PC2
RSTn__PORT EQU 2
RSTn__PS EQU CYREG_GPIO_PRT2_PS
RSTn__SHIFT EQU 5

; UART
UART_rx__0__DR EQU CYREG_GPIO_PRT8_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT8_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT8_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT8_PC2
UART_rx__0__PORT EQU 8
UART_rx__0__PS EQU CYREG_GPIO_PRT8_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT8_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT8_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT8_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT8_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT8_PC2
UART_rx__PORT EQU 8
UART_rx__PS EQU CYREG_GPIO_PRT8_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000045
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT8_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT8_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT8_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT8_PC2
UART_tx__0__PORT EQU 8
UART_tx__0__PS EQU CYREG_GPIO_PRT8_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT8_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT8_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT8_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT8_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT8_PC2
UART_tx__PORT EQU 8
UART_tx__PS EQU CYREG_GPIO_PRT8_PS
UART_tx__SHIFT EQU 1

; TxDMA
TxDMA__CH_CTL EQU CYREG_DMAC_CH_CTL0
TxDMA__CHANNEL_NUMBER EQU 0
TxDMA__DESCR_PING_CTL EQU CYREG_DMAC_DESCR0_PING_CTL
TxDMA__DESCR_PING_DST EQU CYREG_DMAC_DESCR0_PING_DST
TxDMA__DESCR_PING_SRC EQU CYREG_DMAC_DESCR0_PING_SRC
TxDMA__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR0_PING_STATUS
TxDMA__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR0_PONG_CTL
TxDMA__DESCR_PONG_DST EQU CYREG_DMAC_DESCR0_PONG_DST
TxDMA__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR0_PONG_SRC
TxDMA__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR0_PONG_STATUS
TxDMA__PRIORITY EQU 0
TxDMA__TR_GROUP EQU 0
TxDMA__TR_OUTPUT EQU 0

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL18
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; LED_RED
LED_RED__0__DR EQU CYREG_GPIO_PRT11_DR
LED_RED__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LED_RED__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LED_RED__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LED_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LED_RED__0__HSIOM_MASK EQU 0x0F000000
LED_RED__0__HSIOM_SHIFT EQU 24
LED_RED__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_RED__0__INTR EQU CYREG_GPIO_PRT11_INTR
LED_RED__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_RED__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LED_RED__0__MASK EQU 0x40
LED_RED__0__OUT_SEL EQU CYREG_UDB_PA6_CFG10
LED_RED__0__OUT_SEL_SHIFT EQU 12
LED_RED__0__OUT_SEL_VAL EQU -1
LED_RED__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LED_RED__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LED_RED__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LED_RED__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LED_RED__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LED_RED__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LED_RED__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LED_RED__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LED_RED__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LED_RED__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LED_RED__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LED_RED__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LED_RED__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LED_RED__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LED_RED__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LED_RED__0__PC EQU CYREG_GPIO_PRT11_PC
LED_RED__0__PC2 EQU CYREG_GPIO_PRT11_PC2
LED_RED__0__PORT EQU 11
LED_RED__0__PS EQU CYREG_GPIO_PRT11_PS
LED_RED__0__SHIFT EQU 6
LED_RED__DR EQU CYREG_GPIO_PRT11_DR
LED_RED__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LED_RED__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LED_RED__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LED_RED__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_RED__INTR EQU CYREG_GPIO_PRT11_INTR
LED_RED__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_RED__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LED_RED__MASK EQU 0x40
LED_RED__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LED_RED__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LED_RED__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LED_RED__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LED_RED__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LED_RED__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LED_RED__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LED_RED__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LED_RED__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LED_RED__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LED_RED__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LED_RED__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LED_RED__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LED_RED__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LED_RED__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LED_RED__PC EQU CYREG_GPIO_PRT11_PC
LED_RED__PC2 EQU CYREG_GPIO_PRT11_PC2
LED_RED__PORT EQU 11
LED_RED__PS EQU CYREG_GPIO_PRT11_PS
LED_RED__SHIFT EQU 6
LED_RED_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT7_CC
LED_RED_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT7_CC_BUFF
LED_RED_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT7_COUNTER
LED_RED_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT7_CTRL
LED_RED_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT7_INTR
LED_RED_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT7_INTR_MASK
LED_RED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT7_INTR_MASKED
LED_RED_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT7_INTR_SET
LED_RED_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT7_PERIOD
LED_RED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT7_PERIOD_BUFF
LED_RED_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT7_STATUS
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x80
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 7
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x8000
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 15
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x80000000
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 31
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x800000
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 23
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x80
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 7
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x80
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 7
LED_RED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 7
LED_RED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT7_TR_CTRL0
LED_RED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT7_TR_CTRL1
LED_RED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT7_TR_CTRL2
LED_RED_PWM_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LED_RED_PWM_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LED_RED_PWM_ISR__INTC_MASK EQU 0x8000000
LED_RED_PWM_ISR__INTC_NUMBER EQU 27
LED_RED_PWM_ISR__INTC_PRIOR_MASK EQU 0xC0000000
LED_RED_PWM_ISR__INTC_PRIOR_NUM EQU 3
LED_RED_PWM_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
LED_RED_PWM_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LED_RED_PWM_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; USBUART
USBUART_cy_m0s8_usb__ARB_CFG EQU CYREG_USBDEVv2_ARB_CFG
USBUART_cy_m0s8_usb__ARB_EP1_CFG EQU CYREG_USBDEVv2_ARB_EP1_CFG
USBUART_cy_m0s8_usb__ARB_EP1_INT_EN EQU CYREG_USBDEVv2_ARB_EP1_INT_EN
USBUART_cy_m0s8_usb__ARB_EP1_SR EQU CYREG_USBDEVv2_ARB_EP1_SR
USBUART_cy_m0s8_usb__ARB_EP2_CFG EQU CYREG_USBDEVv2_ARB_EP2_CFG
USBUART_cy_m0s8_usb__ARB_EP2_INT_EN EQU CYREG_USBDEVv2_ARB_EP2_INT_EN
USBUART_cy_m0s8_usb__ARB_EP2_SR EQU CYREG_USBDEVv2_ARB_EP2_SR
USBUART_cy_m0s8_usb__ARB_EP3_CFG EQU CYREG_USBDEVv2_ARB_EP3_CFG
USBUART_cy_m0s8_usb__ARB_EP3_INT_EN EQU CYREG_USBDEVv2_ARB_EP3_INT_EN
USBUART_cy_m0s8_usb__ARB_EP3_SR EQU CYREG_USBDEVv2_ARB_EP3_SR
USBUART_cy_m0s8_usb__ARB_EP4_CFG EQU CYREG_USBDEVv2_ARB_EP4_CFG
USBUART_cy_m0s8_usb__ARB_EP4_INT_EN EQU CYREG_USBDEVv2_ARB_EP4_INT_EN
USBUART_cy_m0s8_usb__ARB_EP4_SR EQU CYREG_USBDEVv2_ARB_EP4_SR
USBUART_cy_m0s8_usb__ARB_EP5_CFG EQU CYREG_USBDEVv2_ARB_EP5_CFG
USBUART_cy_m0s8_usb__ARB_EP5_INT_EN EQU CYREG_USBDEVv2_ARB_EP5_INT_EN
USBUART_cy_m0s8_usb__ARB_EP5_SR EQU CYREG_USBDEVv2_ARB_EP5_SR
USBUART_cy_m0s8_usb__ARB_EP6_CFG EQU CYREG_USBDEVv2_ARB_EP6_CFG
USBUART_cy_m0s8_usb__ARB_EP6_INT_EN EQU CYREG_USBDEVv2_ARB_EP6_INT_EN
USBUART_cy_m0s8_usb__ARB_EP6_SR EQU CYREG_USBDEVv2_ARB_EP6_SR
USBUART_cy_m0s8_usb__ARB_EP7_CFG EQU CYREG_USBDEVv2_ARB_EP7_CFG
USBUART_cy_m0s8_usb__ARB_EP7_INT_EN EQU CYREG_USBDEVv2_ARB_EP7_INT_EN
USBUART_cy_m0s8_usb__ARB_EP7_SR EQU CYREG_USBDEVv2_ARB_EP7_SR
USBUART_cy_m0s8_usb__ARB_EP8_CFG EQU CYREG_USBDEVv2_ARB_EP8_CFG
USBUART_cy_m0s8_usb__ARB_EP8_INT_EN EQU CYREG_USBDEVv2_ARB_EP8_INT_EN
USBUART_cy_m0s8_usb__ARB_EP8_SR EQU CYREG_USBDEVv2_ARB_EP8_SR
USBUART_cy_m0s8_usb__ARB_INT_EN EQU CYREG_USBDEVv2_ARB_INT_EN
USBUART_cy_m0s8_usb__ARB_INT_SR EQU CYREG_USBDEVv2_ARB_INT_SR
USBUART_cy_m0s8_usb__ARB_RW1_DR EQU CYREG_USBDEVv2_ARB_RW1_DR
USBUART_cy_m0s8_usb__ARB_RW1_DR16 EQU CYREG_USBDEVv2_ARB_RW1_DR16
USBUART_cy_m0s8_usb__ARB_RW1_RA EQU CYREG_USBDEVv2_ARB_RW1_RA
USBUART_cy_m0s8_usb__ARB_RW1_RA_MSB EQU CYREG_USBDEVv2_ARB_RW1_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW1_RA16 EQU CYREG_USBDEVv2_ARB_RW1_RA16
USBUART_cy_m0s8_usb__ARB_RW1_WA EQU CYREG_USBDEVv2_ARB_RW1_WA
USBUART_cy_m0s8_usb__ARB_RW1_WA_MSB EQU CYREG_USBDEVv2_ARB_RW1_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW1_WA16 EQU CYREG_USBDEVv2_ARB_RW1_WA16
USBUART_cy_m0s8_usb__ARB_RW2_DR EQU CYREG_USBDEVv2_ARB_RW2_DR
USBUART_cy_m0s8_usb__ARB_RW2_DR16 EQU CYREG_USBDEVv2_ARB_RW2_DR16
USBUART_cy_m0s8_usb__ARB_RW2_RA EQU CYREG_USBDEVv2_ARB_RW2_RA
USBUART_cy_m0s8_usb__ARB_RW2_RA_MSB EQU CYREG_USBDEVv2_ARB_RW2_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW2_RA16 EQU CYREG_USBDEVv2_ARB_RW2_RA16
USBUART_cy_m0s8_usb__ARB_RW2_WA EQU CYREG_USBDEVv2_ARB_RW2_WA
USBUART_cy_m0s8_usb__ARB_RW2_WA_MSB EQU CYREG_USBDEVv2_ARB_RW2_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW2_WA16 EQU CYREG_USBDEVv2_ARB_RW2_WA16
USBUART_cy_m0s8_usb__ARB_RW3_DR EQU CYREG_USBDEVv2_ARB_RW3_DR
USBUART_cy_m0s8_usb__ARB_RW3_DR16 EQU CYREG_USBDEVv2_ARB_RW3_DR16
USBUART_cy_m0s8_usb__ARB_RW3_RA EQU CYREG_USBDEVv2_ARB_RW3_RA
USBUART_cy_m0s8_usb__ARB_RW3_RA_MSB EQU CYREG_USBDEVv2_ARB_RW3_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW3_RA16 EQU CYREG_USBDEVv2_ARB_RW3_RA16
USBUART_cy_m0s8_usb__ARB_RW3_WA EQU CYREG_USBDEVv2_ARB_RW3_WA
USBUART_cy_m0s8_usb__ARB_RW3_WA_MSB EQU CYREG_USBDEVv2_ARB_RW3_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW3_WA16 EQU CYREG_USBDEVv2_ARB_RW3_WA16
USBUART_cy_m0s8_usb__ARB_RW4_DR EQU CYREG_USBDEVv2_ARB_RW4_DR
USBUART_cy_m0s8_usb__ARB_RW4_DR16 EQU CYREG_USBDEVv2_ARB_RW4_DR16
USBUART_cy_m0s8_usb__ARB_RW4_RA EQU CYREG_USBDEVv2_ARB_RW4_RA
USBUART_cy_m0s8_usb__ARB_RW4_RA_MSB EQU CYREG_USBDEVv2_ARB_RW4_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW4_RA16 EQU CYREG_USBDEVv2_ARB_RW4_RA16
USBUART_cy_m0s8_usb__ARB_RW4_WA EQU CYREG_USBDEVv2_ARB_RW4_WA
USBUART_cy_m0s8_usb__ARB_RW4_WA_MSB EQU CYREG_USBDEVv2_ARB_RW4_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW4_WA16 EQU CYREG_USBDEVv2_ARB_RW4_WA16
USBUART_cy_m0s8_usb__ARB_RW5_DR EQU CYREG_USBDEVv2_ARB_RW5_DR
USBUART_cy_m0s8_usb__ARB_RW5_DR16 EQU CYREG_USBDEVv2_ARB_RW5_DR16
USBUART_cy_m0s8_usb__ARB_RW5_RA EQU CYREG_USBDEVv2_ARB_RW5_RA
USBUART_cy_m0s8_usb__ARB_RW5_RA_MSB EQU CYREG_USBDEVv2_ARB_RW5_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW5_RA16 EQU CYREG_USBDEVv2_ARB_RW5_RA16
USBUART_cy_m0s8_usb__ARB_RW5_WA EQU CYREG_USBDEVv2_ARB_RW5_WA
USBUART_cy_m0s8_usb__ARB_RW5_WA_MSB EQU CYREG_USBDEVv2_ARB_RW5_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW5_WA16 EQU CYREG_USBDEVv2_ARB_RW5_WA16
USBUART_cy_m0s8_usb__ARB_RW6_DR EQU CYREG_USBDEVv2_ARB_RW6_DR
USBUART_cy_m0s8_usb__ARB_RW6_DR16 EQU CYREG_USBDEVv2_ARB_RW6_DR16
USBUART_cy_m0s8_usb__ARB_RW6_RA EQU CYREG_USBDEVv2_ARB_RW6_RA
USBUART_cy_m0s8_usb__ARB_RW6_RA_MSB EQU CYREG_USBDEVv2_ARB_RW6_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW6_RA16 EQU CYREG_USBDEVv2_ARB_RW6_RA16
USBUART_cy_m0s8_usb__ARB_RW6_WA EQU CYREG_USBDEVv2_ARB_RW6_WA
USBUART_cy_m0s8_usb__ARB_RW6_WA_MSB EQU CYREG_USBDEVv2_ARB_RW6_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW6_WA16 EQU CYREG_USBDEVv2_ARB_RW6_WA16
USBUART_cy_m0s8_usb__ARB_RW7_DR EQU CYREG_USBDEVv2_ARB_RW7_DR
USBUART_cy_m0s8_usb__ARB_RW7_DR16 EQU CYREG_USBDEVv2_ARB_RW7_DR16
USBUART_cy_m0s8_usb__ARB_RW7_RA EQU CYREG_USBDEVv2_ARB_RW7_RA
USBUART_cy_m0s8_usb__ARB_RW7_RA_MSB EQU CYREG_USBDEVv2_ARB_RW7_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW7_RA16 EQU CYREG_USBDEVv2_ARB_RW7_RA16
USBUART_cy_m0s8_usb__ARB_RW7_WA EQU CYREG_USBDEVv2_ARB_RW7_WA
USBUART_cy_m0s8_usb__ARB_RW7_WA_MSB EQU CYREG_USBDEVv2_ARB_RW7_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW7_WA16 EQU CYREG_USBDEVv2_ARB_RW7_WA16
USBUART_cy_m0s8_usb__ARB_RW8_DR EQU CYREG_USBDEVv2_ARB_RW8_DR
USBUART_cy_m0s8_usb__ARB_RW8_DR16 EQU CYREG_USBDEVv2_ARB_RW8_DR16
USBUART_cy_m0s8_usb__ARB_RW8_RA EQU CYREG_USBDEVv2_ARB_RW8_RA
USBUART_cy_m0s8_usb__ARB_RW8_RA_MSB EQU CYREG_USBDEVv2_ARB_RW8_RA_MSB
USBUART_cy_m0s8_usb__ARB_RW8_RA16 EQU CYREG_USBDEVv2_ARB_RW8_RA16
USBUART_cy_m0s8_usb__ARB_RW8_WA EQU CYREG_USBDEVv2_ARB_RW8_WA
USBUART_cy_m0s8_usb__ARB_RW8_WA_MSB EQU CYREG_USBDEVv2_ARB_RW8_WA_MSB
USBUART_cy_m0s8_usb__ARB_RW8_WA16 EQU CYREG_USBDEVv2_ARB_RW8_WA16
USBUART_cy_m0s8_usb__BUF_SIZE EQU CYREG_USBDEVv2_BUF_SIZE
USBUART_cy_m0s8_usb__BURSTEND0_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND0_TR_OUTPUT EQU 0
USBUART_cy_m0s8_usb__BURSTEND1_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND1_TR_OUTPUT EQU 1
USBUART_cy_m0s8_usb__BURSTEND2_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND2_TR_OUTPUT EQU 2
USBUART_cy_m0s8_usb__BURSTEND3_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND3_TR_OUTPUT EQU 3
USBUART_cy_m0s8_usb__BURSTEND4_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND4_TR_OUTPUT EQU 4
USBUART_cy_m0s8_usb__BURSTEND5_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND5_TR_OUTPUT EQU 5
USBUART_cy_m0s8_usb__BURSTEND6_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND6_TR_OUTPUT EQU 6
USBUART_cy_m0s8_usb__BURSTEND7_TR_GROUP EQU 3
USBUART_cy_m0s8_usb__BURSTEND7_TR_OUTPUT EQU 7
USBUART_cy_m0s8_usb__BUS_RST_CNT EQU CYREG_USBDEVv2_BUS_RST_CNT
USBUART_cy_m0s8_usb__CR0 EQU CYREG_USBDEVv2_CR0
USBUART_cy_m0s8_usb__CR1 EQU CYREG_USBDEVv2_CR1
USBUART_cy_m0s8_usb__CWA EQU CYREG_USBDEVv2_CWA
USBUART_cy_m0s8_usb__CWA_MSB EQU CYREG_USBDEVv2_CWA_MSB
USBUART_cy_m0s8_usb__CWA16 EQU CYREG_USBDEVv2_CWA16
USBUART_cy_m0s8_usb__DMA_THRES EQU CYREG_USBDEVv2_DMA_THRES
USBUART_cy_m0s8_usb__DMA_THRES_MSB EQU CYREG_USBDEVv2_DMA_THRES_MSB
USBUART_cy_m0s8_usb__DMA_THRES16 EQU CYREG_USBDEVv2_DMA_THRES16
USBUART_cy_m0s8_usb__DYN_RECONFIG EQU CYREG_USBDEVv2_DYN_RECONFIG
USBUART_cy_m0s8_usb__EP_ACTIVE EQU CYREG_USBDEVv2_EP_ACTIVE
USBUART_cy_m0s8_usb__EP_TYPE EQU CYREG_USBDEVv2_EP_TYPE
USBUART_cy_m0s8_usb__EP0_CNT EQU CYREG_USBDEVv2_EP0_CNT
USBUART_cy_m0s8_usb__EP0_CR EQU CYREG_USBDEVv2_EP0_CR
USBUART_cy_m0s8_usb__EP0_DR0 EQU CYREG_USBDEVv2_EP0_DR0
USBUART_cy_m0s8_usb__EP0_DR1 EQU CYREG_USBDEVv2_EP0_DR1
USBUART_cy_m0s8_usb__EP0_DR2 EQU CYREG_USBDEVv2_EP0_DR2
USBUART_cy_m0s8_usb__EP0_DR3 EQU CYREG_USBDEVv2_EP0_DR3
USBUART_cy_m0s8_usb__EP0_DR4 EQU CYREG_USBDEVv2_EP0_DR4
USBUART_cy_m0s8_usb__EP0_DR5 EQU CYREG_USBDEVv2_EP0_DR5
USBUART_cy_m0s8_usb__EP0_DR6 EQU CYREG_USBDEVv2_EP0_DR6
USBUART_cy_m0s8_usb__EP0_DR7 EQU CYREG_USBDEVv2_EP0_DR7
USBUART_cy_m0s8_usb__MEM_DATA0 EQU CYREG_USBDEVv2_MEM_DATA0
USBUART_cy_m0s8_usb__MEM_DATA1 EQU CYREG_USBDEVv2_MEM_DATA1
USBUART_cy_m0s8_usb__MEM_DATA10 EQU CYREG_USBDEVv2_MEM_DATA10
USBUART_cy_m0s8_usb__MEM_DATA100 EQU CYREG_USBDEVv2_MEM_DATA100
USBUART_cy_m0s8_usb__MEM_DATA101 EQU CYREG_USBDEVv2_MEM_DATA101
USBUART_cy_m0s8_usb__MEM_DATA102 EQU CYREG_USBDEVv2_MEM_DATA102
USBUART_cy_m0s8_usb__MEM_DATA103 EQU CYREG_USBDEVv2_MEM_DATA103
USBUART_cy_m0s8_usb__MEM_DATA104 EQU CYREG_USBDEVv2_MEM_DATA104
USBUART_cy_m0s8_usb__MEM_DATA105 EQU CYREG_USBDEVv2_MEM_DATA105
USBUART_cy_m0s8_usb__MEM_DATA106 EQU CYREG_USBDEVv2_MEM_DATA106
USBUART_cy_m0s8_usb__MEM_DATA107 EQU CYREG_USBDEVv2_MEM_DATA107
USBUART_cy_m0s8_usb__MEM_DATA108 EQU CYREG_USBDEVv2_MEM_DATA108
USBUART_cy_m0s8_usb__MEM_DATA109 EQU CYREG_USBDEVv2_MEM_DATA109
USBUART_cy_m0s8_usb__MEM_DATA11 EQU CYREG_USBDEVv2_MEM_DATA11
USBUART_cy_m0s8_usb__MEM_DATA110 EQU CYREG_USBDEVv2_MEM_DATA110
USBUART_cy_m0s8_usb__MEM_DATA111 EQU CYREG_USBDEVv2_MEM_DATA111
USBUART_cy_m0s8_usb__MEM_DATA112 EQU CYREG_USBDEVv2_MEM_DATA112
USBUART_cy_m0s8_usb__MEM_DATA113 EQU CYREG_USBDEVv2_MEM_DATA113
USBUART_cy_m0s8_usb__MEM_DATA114 EQU CYREG_USBDEVv2_MEM_DATA114
USBUART_cy_m0s8_usb__MEM_DATA115 EQU CYREG_USBDEVv2_MEM_DATA115
USBUART_cy_m0s8_usb__MEM_DATA116 EQU CYREG_USBDEVv2_MEM_DATA116
USBUART_cy_m0s8_usb__MEM_DATA117 EQU CYREG_USBDEVv2_MEM_DATA117
USBUART_cy_m0s8_usb__MEM_DATA118 EQU CYREG_USBDEVv2_MEM_DATA118
USBUART_cy_m0s8_usb__MEM_DATA119 EQU CYREG_USBDEVv2_MEM_DATA119
USBUART_cy_m0s8_usb__MEM_DATA12 EQU CYREG_USBDEVv2_MEM_DATA12
USBUART_cy_m0s8_usb__MEM_DATA120 EQU CYREG_USBDEVv2_MEM_DATA120
USBUART_cy_m0s8_usb__MEM_DATA121 EQU CYREG_USBDEVv2_MEM_DATA121
USBUART_cy_m0s8_usb__MEM_DATA122 EQU CYREG_USBDEVv2_MEM_DATA122
USBUART_cy_m0s8_usb__MEM_DATA123 EQU CYREG_USBDEVv2_MEM_DATA123
USBUART_cy_m0s8_usb__MEM_DATA124 EQU CYREG_USBDEVv2_MEM_DATA124
USBUART_cy_m0s8_usb__MEM_DATA125 EQU CYREG_USBDEVv2_MEM_DATA125
USBUART_cy_m0s8_usb__MEM_DATA126 EQU CYREG_USBDEVv2_MEM_DATA126
USBUART_cy_m0s8_usb__MEM_DATA127 EQU CYREG_USBDEVv2_MEM_DATA127
USBUART_cy_m0s8_usb__MEM_DATA128 EQU CYREG_USBDEVv2_MEM_DATA128
USBUART_cy_m0s8_usb__MEM_DATA129 EQU CYREG_USBDEVv2_MEM_DATA129
USBUART_cy_m0s8_usb__MEM_DATA13 EQU CYREG_USBDEVv2_MEM_DATA13
USBUART_cy_m0s8_usb__MEM_DATA130 EQU CYREG_USBDEVv2_MEM_DATA130
USBUART_cy_m0s8_usb__MEM_DATA131 EQU CYREG_USBDEVv2_MEM_DATA131
USBUART_cy_m0s8_usb__MEM_DATA132 EQU CYREG_USBDEVv2_MEM_DATA132
USBUART_cy_m0s8_usb__MEM_DATA133 EQU CYREG_USBDEVv2_MEM_DATA133
USBUART_cy_m0s8_usb__MEM_DATA134 EQU CYREG_USBDEVv2_MEM_DATA134
USBUART_cy_m0s8_usb__MEM_DATA135 EQU CYREG_USBDEVv2_MEM_DATA135
USBUART_cy_m0s8_usb__MEM_DATA136 EQU CYREG_USBDEVv2_MEM_DATA136
USBUART_cy_m0s8_usb__MEM_DATA137 EQU CYREG_USBDEVv2_MEM_DATA137
USBUART_cy_m0s8_usb__MEM_DATA138 EQU CYREG_USBDEVv2_MEM_DATA138
USBUART_cy_m0s8_usb__MEM_DATA139 EQU CYREG_USBDEVv2_MEM_DATA139
USBUART_cy_m0s8_usb__MEM_DATA14 EQU CYREG_USBDEVv2_MEM_DATA14
USBUART_cy_m0s8_usb__MEM_DATA140 EQU CYREG_USBDEVv2_MEM_DATA140
USBUART_cy_m0s8_usb__MEM_DATA141 EQU CYREG_USBDEVv2_MEM_DATA141
USBUART_cy_m0s8_usb__MEM_DATA142 EQU CYREG_USBDEVv2_MEM_DATA142
USBUART_cy_m0s8_usb__MEM_DATA143 EQU CYREG_USBDEVv2_MEM_DATA143
USBUART_cy_m0s8_usb__MEM_DATA144 EQU CYREG_USBDEVv2_MEM_DATA144
USBUART_cy_m0s8_usb__MEM_DATA145 EQU CYREG_USBDEVv2_MEM_DATA145
USBUART_cy_m0s8_usb__MEM_DATA146 EQU CYREG_USBDEVv2_MEM_DATA146
USBUART_cy_m0s8_usb__MEM_DATA147 EQU CYREG_USBDEVv2_MEM_DATA147
USBUART_cy_m0s8_usb__MEM_DATA148 EQU CYREG_USBDEVv2_MEM_DATA148
USBUART_cy_m0s8_usb__MEM_DATA149 EQU CYREG_USBDEVv2_MEM_DATA149
USBUART_cy_m0s8_usb__MEM_DATA15 EQU CYREG_USBDEVv2_MEM_DATA15
USBUART_cy_m0s8_usb__MEM_DATA150 EQU CYREG_USBDEVv2_MEM_DATA150
USBUART_cy_m0s8_usb__MEM_DATA151 EQU CYREG_USBDEVv2_MEM_DATA151
USBUART_cy_m0s8_usb__MEM_DATA152 EQU CYREG_USBDEVv2_MEM_DATA152
USBUART_cy_m0s8_usb__MEM_DATA153 EQU CYREG_USBDEVv2_MEM_DATA153
USBUART_cy_m0s8_usb__MEM_DATA154 EQU CYREG_USBDEVv2_MEM_DATA154
USBUART_cy_m0s8_usb__MEM_DATA155 EQU CYREG_USBDEVv2_MEM_DATA155
USBUART_cy_m0s8_usb__MEM_DATA156 EQU CYREG_USBDEVv2_MEM_DATA156
USBUART_cy_m0s8_usb__MEM_DATA157 EQU CYREG_USBDEVv2_MEM_DATA157
USBUART_cy_m0s8_usb__MEM_DATA158 EQU CYREG_USBDEVv2_MEM_DATA158
USBUART_cy_m0s8_usb__MEM_DATA159 EQU CYREG_USBDEVv2_MEM_DATA159
USBUART_cy_m0s8_usb__MEM_DATA16 EQU CYREG_USBDEVv2_MEM_DATA16
USBUART_cy_m0s8_usb__MEM_DATA160 EQU CYREG_USBDEVv2_MEM_DATA160
USBUART_cy_m0s8_usb__MEM_DATA161 EQU CYREG_USBDEVv2_MEM_DATA161
USBUART_cy_m0s8_usb__MEM_DATA162 EQU CYREG_USBDEVv2_MEM_DATA162
USBUART_cy_m0s8_usb__MEM_DATA163 EQU CYREG_USBDEVv2_MEM_DATA163
USBUART_cy_m0s8_usb__MEM_DATA164 EQU CYREG_USBDEVv2_MEM_DATA164
USBUART_cy_m0s8_usb__MEM_DATA165 EQU CYREG_USBDEVv2_MEM_DATA165
USBUART_cy_m0s8_usb__MEM_DATA166 EQU CYREG_USBDEVv2_MEM_DATA166
USBUART_cy_m0s8_usb__MEM_DATA167 EQU CYREG_USBDEVv2_MEM_DATA167
USBUART_cy_m0s8_usb__MEM_DATA168 EQU CYREG_USBDEVv2_MEM_DATA168
USBUART_cy_m0s8_usb__MEM_DATA169 EQU CYREG_USBDEVv2_MEM_DATA169
USBUART_cy_m0s8_usb__MEM_DATA17 EQU CYREG_USBDEVv2_MEM_DATA17
USBUART_cy_m0s8_usb__MEM_DATA170 EQU CYREG_USBDEVv2_MEM_DATA170
USBUART_cy_m0s8_usb__MEM_DATA171 EQU CYREG_USBDEVv2_MEM_DATA171
USBUART_cy_m0s8_usb__MEM_DATA172 EQU CYREG_USBDEVv2_MEM_DATA172
USBUART_cy_m0s8_usb__MEM_DATA173 EQU CYREG_USBDEVv2_MEM_DATA173
USBUART_cy_m0s8_usb__MEM_DATA174 EQU CYREG_USBDEVv2_MEM_DATA174
USBUART_cy_m0s8_usb__MEM_DATA175 EQU CYREG_USBDEVv2_MEM_DATA175
USBUART_cy_m0s8_usb__MEM_DATA176 EQU CYREG_USBDEVv2_MEM_DATA176
USBUART_cy_m0s8_usb__MEM_DATA177 EQU CYREG_USBDEVv2_MEM_DATA177
USBUART_cy_m0s8_usb__MEM_DATA178 EQU CYREG_USBDEVv2_MEM_DATA178
USBUART_cy_m0s8_usb__MEM_DATA179 EQU CYREG_USBDEVv2_MEM_DATA179
USBUART_cy_m0s8_usb__MEM_DATA18 EQU CYREG_USBDEVv2_MEM_DATA18
USBUART_cy_m0s8_usb__MEM_DATA180 EQU CYREG_USBDEVv2_MEM_DATA180
USBUART_cy_m0s8_usb__MEM_DATA181 EQU CYREG_USBDEVv2_MEM_DATA181
USBUART_cy_m0s8_usb__MEM_DATA182 EQU CYREG_USBDEVv2_MEM_DATA182
USBUART_cy_m0s8_usb__MEM_DATA183 EQU CYREG_USBDEVv2_MEM_DATA183
USBUART_cy_m0s8_usb__MEM_DATA184 EQU CYREG_USBDEVv2_MEM_DATA184
USBUART_cy_m0s8_usb__MEM_DATA185 EQU CYREG_USBDEVv2_MEM_DATA185
USBUART_cy_m0s8_usb__MEM_DATA186 EQU CYREG_USBDEVv2_MEM_DATA186
USBUART_cy_m0s8_usb__MEM_DATA187 EQU CYREG_USBDEVv2_MEM_DATA187
USBUART_cy_m0s8_usb__MEM_DATA188 EQU CYREG_USBDEVv2_MEM_DATA188
USBUART_cy_m0s8_usb__MEM_DATA189 EQU CYREG_USBDEVv2_MEM_DATA189
USBUART_cy_m0s8_usb__MEM_DATA19 EQU CYREG_USBDEVv2_MEM_DATA19
USBUART_cy_m0s8_usb__MEM_DATA190 EQU CYREG_USBDEVv2_MEM_DATA190
USBUART_cy_m0s8_usb__MEM_DATA191 EQU CYREG_USBDEVv2_MEM_DATA191
USBUART_cy_m0s8_usb__MEM_DATA192 EQU CYREG_USBDEVv2_MEM_DATA192
USBUART_cy_m0s8_usb__MEM_DATA193 EQU CYREG_USBDEVv2_MEM_DATA193
USBUART_cy_m0s8_usb__MEM_DATA194 EQU CYREG_USBDEVv2_MEM_DATA194
USBUART_cy_m0s8_usb__MEM_DATA195 EQU CYREG_USBDEVv2_MEM_DATA195
USBUART_cy_m0s8_usb__MEM_DATA196 EQU CYREG_USBDEVv2_MEM_DATA196
USBUART_cy_m0s8_usb__MEM_DATA197 EQU CYREG_USBDEVv2_MEM_DATA197
USBUART_cy_m0s8_usb__MEM_DATA198 EQU CYREG_USBDEVv2_MEM_DATA198
USBUART_cy_m0s8_usb__MEM_DATA199 EQU CYREG_USBDEVv2_MEM_DATA199
USBUART_cy_m0s8_usb__MEM_DATA2 EQU CYREG_USBDEVv2_MEM_DATA2
USBUART_cy_m0s8_usb__MEM_DATA20 EQU CYREG_USBDEVv2_MEM_DATA20
USBUART_cy_m0s8_usb__MEM_DATA200 EQU CYREG_USBDEVv2_MEM_DATA200
USBUART_cy_m0s8_usb__MEM_DATA201 EQU CYREG_USBDEVv2_MEM_DATA201
USBUART_cy_m0s8_usb__MEM_DATA202 EQU CYREG_USBDEVv2_MEM_DATA202
USBUART_cy_m0s8_usb__MEM_DATA203 EQU CYREG_USBDEVv2_MEM_DATA203
USBUART_cy_m0s8_usb__MEM_DATA204 EQU CYREG_USBDEVv2_MEM_DATA204
USBUART_cy_m0s8_usb__MEM_DATA205 EQU CYREG_USBDEVv2_MEM_DATA205
USBUART_cy_m0s8_usb__MEM_DATA206 EQU CYREG_USBDEVv2_MEM_DATA206
USBUART_cy_m0s8_usb__MEM_DATA207 EQU CYREG_USBDEVv2_MEM_DATA207
USBUART_cy_m0s8_usb__MEM_DATA208 EQU CYREG_USBDEVv2_MEM_DATA208
USBUART_cy_m0s8_usb__MEM_DATA209 EQU CYREG_USBDEVv2_MEM_DATA209
USBUART_cy_m0s8_usb__MEM_DATA21 EQU CYREG_USBDEVv2_MEM_DATA21
USBUART_cy_m0s8_usb__MEM_DATA210 EQU CYREG_USBDEVv2_MEM_DATA210
USBUART_cy_m0s8_usb__MEM_DATA211 EQU CYREG_USBDEVv2_MEM_DATA211
USBUART_cy_m0s8_usb__MEM_DATA212 EQU CYREG_USBDEVv2_MEM_DATA212
USBUART_cy_m0s8_usb__MEM_DATA213 EQU CYREG_USBDEVv2_MEM_DATA213
USBUART_cy_m0s8_usb__MEM_DATA214 EQU CYREG_USBDEVv2_MEM_DATA214
USBUART_cy_m0s8_usb__MEM_DATA215 EQU CYREG_USBDEVv2_MEM_DATA215
USBUART_cy_m0s8_usb__MEM_DATA216 EQU CYREG_USBDEVv2_MEM_DATA216
USBUART_cy_m0s8_usb__MEM_DATA217 EQU CYREG_USBDEVv2_MEM_DATA217
USBUART_cy_m0s8_usb__MEM_DATA218 EQU CYREG_USBDEVv2_MEM_DATA218
USBUART_cy_m0s8_usb__MEM_DATA219 EQU CYREG_USBDEVv2_MEM_DATA219
USBUART_cy_m0s8_usb__MEM_DATA22 EQU CYREG_USBDEVv2_MEM_DATA22
USBUART_cy_m0s8_usb__MEM_DATA220 EQU CYREG_USBDEVv2_MEM_DATA220
USBUART_cy_m0s8_usb__MEM_DATA221 EQU CYREG_USBDEVv2_MEM_DATA221
USBUART_cy_m0s8_usb__MEM_DATA222 EQU CYREG_USBDEVv2_MEM_DATA222
USBUART_cy_m0s8_usb__MEM_DATA223 EQU CYREG_USBDEVv2_MEM_DATA223
USBUART_cy_m0s8_usb__MEM_DATA224 EQU CYREG_USBDEVv2_MEM_DATA224
USBUART_cy_m0s8_usb__MEM_DATA225 EQU CYREG_USBDEVv2_MEM_DATA225
USBUART_cy_m0s8_usb__MEM_DATA226 EQU CYREG_USBDEVv2_MEM_DATA226
USBUART_cy_m0s8_usb__MEM_DATA227 EQU CYREG_USBDEVv2_MEM_DATA227
USBUART_cy_m0s8_usb__MEM_DATA228 EQU CYREG_USBDEVv2_MEM_DATA228
USBUART_cy_m0s8_usb__MEM_DATA229 EQU CYREG_USBDEVv2_MEM_DATA229
USBUART_cy_m0s8_usb__MEM_DATA23 EQU CYREG_USBDEVv2_MEM_DATA23
USBUART_cy_m0s8_usb__MEM_DATA230 EQU CYREG_USBDEVv2_MEM_DATA230
USBUART_cy_m0s8_usb__MEM_DATA231 EQU CYREG_USBDEVv2_MEM_DATA231
USBUART_cy_m0s8_usb__MEM_DATA232 EQU CYREG_USBDEVv2_MEM_DATA232
USBUART_cy_m0s8_usb__MEM_DATA233 EQU CYREG_USBDEVv2_MEM_DATA233
USBUART_cy_m0s8_usb__MEM_DATA234 EQU CYREG_USBDEVv2_MEM_DATA234
USBUART_cy_m0s8_usb__MEM_DATA235 EQU CYREG_USBDEVv2_MEM_DATA235
USBUART_cy_m0s8_usb__MEM_DATA236 EQU CYREG_USBDEVv2_MEM_DATA236
USBUART_cy_m0s8_usb__MEM_DATA237 EQU CYREG_USBDEVv2_MEM_DATA237
USBUART_cy_m0s8_usb__MEM_DATA238 EQU CYREG_USBDEVv2_MEM_DATA238
USBUART_cy_m0s8_usb__MEM_DATA239 EQU CYREG_USBDEVv2_MEM_DATA239
USBUART_cy_m0s8_usb__MEM_DATA24 EQU CYREG_USBDEVv2_MEM_DATA24
USBUART_cy_m0s8_usb__MEM_DATA240 EQU CYREG_USBDEVv2_MEM_DATA240
USBUART_cy_m0s8_usb__MEM_DATA241 EQU CYREG_USBDEVv2_MEM_DATA241
USBUART_cy_m0s8_usb__MEM_DATA242 EQU CYREG_USBDEVv2_MEM_DATA242
USBUART_cy_m0s8_usb__MEM_DATA243 EQU CYREG_USBDEVv2_MEM_DATA243
USBUART_cy_m0s8_usb__MEM_DATA244 EQU CYREG_USBDEVv2_MEM_DATA244
USBUART_cy_m0s8_usb__MEM_DATA245 EQU CYREG_USBDEVv2_MEM_DATA245
USBUART_cy_m0s8_usb__MEM_DATA246 EQU CYREG_USBDEVv2_MEM_DATA246
USBUART_cy_m0s8_usb__MEM_DATA247 EQU CYREG_USBDEVv2_MEM_DATA247
USBUART_cy_m0s8_usb__MEM_DATA248 EQU CYREG_USBDEVv2_MEM_DATA248
USBUART_cy_m0s8_usb__MEM_DATA249 EQU CYREG_USBDEVv2_MEM_DATA249
USBUART_cy_m0s8_usb__MEM_DATA25 EQU CYREG_USBDEVv2_MEM_DATA25
USBUART_cy_m0s8_usb__MEM_DATA250 EQU CYREG_USBDEVv2_MEM_DATA250
USBUART_cy_m0s8_usb__MEM_DATA251 EQU CYREG_USBDEVv2_MEM_DATA251
USBUART_cy_m0s8_usb__MEM_DATA252 EQU CYREG_USBDEVv2_MEM_DATA252
USBUART_cy_m0s8_usb__MEM_DATA253 EQU CYREG_USBDEVv2_MEM_DATA253
USBUART_cy_m0s8_usb__MEM_DATA254 EQU CYREG_USBDEVv2_MEM_DATA254
USBUART_cy_m0s8_usb__MEM_DATA255 EQU CYREG_USBDEVv2_MEM_DATA255
USBUART_cy_m0s8_usb__MEM_DATA256 EQU CYREG_USBDEVv2_MEM_DATA256
USBUART_cy_m0s8_usb__MEM_DATA257 EQU CYREG_USBDEVv2_MEM_DATA257
USBUART_cy_m0s8_usb__MEM_DATA258 EQU CYREG_USBDEVv2_MEM_DATA258
USBUART_cy_m0s8_usb__MEM_DATA259 EQU CYREG_USBDEVv2_MEM_DATA259
USBUART_cy_m0s8_usb__MEM_DATA26 EQU CYREG_USBDEVv2_MEM_DATA26
USBUART_cy_m0s8_usb__MEM_DATA260 EQU CYREG_USBDEVv2_MEM_DATA260
USBUART_cy_m0s8_usb__MEM_DATA261 EQU CYREG_USBDEVv2_MEM_DATA261
USBUART_cy_m0s8_usb__MEM_DATA262 EQU CYREG_USBDEVv2_MEM_DATA262
USBUART_cy_m0s8_usb__MEM_DATA263 EQU CYREG_USBDEVv2_MEM_DATA263
USBUART_cy_m0s8_usb__MEM_DATA264 EQU CYREG_USBDEVv2_MEM_DATA264
USBUART_cy_m0s8_usb__MEM_DATA265 EQU CYREG_USBDEVv2_MEM_DATA265
USBUART_cy_m0s8_usb__MEM_DATA266 EQU CYREG_USBDEVv2_MEM_DATA266
USBUART_cy_m0s8_usb__MEM_DATA267 EQU CYREG_USBDEVv2_MEM_DATA267
USBUART_cy_m0s8_usb__MEM_DATA268 EQU CYREG_USBDEVv2_MEM_DATA268
USBUART_cy_m0s8_usb__MEM_DATA269 EQU CYREG_USBDEVv2_MEM_DATA269
USBUART_cy_m0s8_usb__MEM_DATA27 EQU CYREG_USBDEVv2_MEM_DATA27
USBUART_cy_m0s8_usb__MEM_DATA270 EQU CYREG_USBDEVv2_MEM_DATA270
USBUART_cy_m0s8_usb__MEM_DATA271 EQU CYREG_USBDEVv2_MEM_DATA271
USBUART_cy_m0s8_usb__MEM_DATA272 EQU CYREG_USBDEVv2_MEM_DATA272
USBUART_cy_m0s8_usb__MEM_DATA273 EQU CYREG_USBDEVv2_MEM_DATA273
USBUART_cy_m0s8_usb__MEM_DATA274 EQU CYREG_USBDEVv2_MEM_DATA274
USBUART_cy_m0s8_usb__MEM_DATA275 EQU CYREG_USBDEVv2_MEM_DATA275
USBUART_cy_m0s8_usb__MEM_DATA276 EQU CYREG_USBDEVv2_MEM_DATA276
USBUART_cy_m0s8_usb__MEM_DATA277 EQU CYREG_USBDEVv2_MEM_DATA277
USBUART_cy_m0s8_usb__MEM_DATA278 EQU CYREG_USBDEVv2_MEM_DATA278
USBUART_cy_m0s8_usb__MEM_DATA279 EQU CYREG_USBDEVv2_MEM_DATA279
USBUART_cy_m0s8_usb__MEM_DATA28 EQU CYREG_USBDEVv2_MEM_DATA28
USBUART_cy_m0s8_usb__MEM_DATA280 EQU CYREG_USBDEVv2_MEM_DATA280
USBUART_cy_m0s8_usb__MEM_DATA281 EQU CYREG_USBDEVv2_MEM_DATA281
USBUART_cy_m0s8_usb__MEM_DATA282 EQU CYREG_USBDEVv2_MEM_DATA282
USBUART_cy_m0s8_usb__MEM_DATA283 EQU CYREG_USBDEVv2_MEM_DATA283
USBUART_cy_m0s8_usb__MEM_DATA284 EQU CYREG_USBDEVv2_MEM_DATA284
USBUART_cy_m0s8_usb__MEM_DATA285 EQU CYREG_USBDEVv2_MEM_DATA285
USBUART_cy_m0s8_usb__MEM_DATA286 EQU CYREG_USBDEVv2_MEM_DATA286
USBUART_cy_m0s8_usb__MEM_DATA287 EQU CYREG_USBDEVv2_MEM_DATA287
USBUART_cy_m0s8_usb__MEM_DATA288 EQU CYREG_USBDEVv2_MEM_DATA288
USBUART_cy_m0s8_usb__MEM_DATA289 EQU CYREG_USBDEVv2_MEM_DATA289
USBUART_cy_m0s8_usb__MEM_DATA29 EQU CYREG_USBDEVv2_MEM_DATA29
USBUART_cy_m0s8_usb__MEM_DATA290 EQU CYREG_USBDEVv2_MEM_DATA290
USBUART_cy_m0s8_usb__MEM_DATA291 EQU CYREG_USBDEVv2_MEM_DATA291
USBUART_cy_m0s8_usb__MEM_DATA292 EQU CYREG_USBDEVv2_MEM_DATA292
USBUART_cy_m0s8_usb__MEM_DATA293 EQU CYREG_USBDEVv2_MEM_DATA293
USBUART_cy_m0s8_usb__MEM_DATA294 EQU CYREG_USBDEVv2_MEM_DATA294
USBUART_cy_m0s8_usb__MEM_DATA295 EQU CYREG_USBDEVv2_MEM_DATA295
USBUART_cy_m0s8_usb__MEM_DATA296 EQU CYREG_USBDEVv2_MEM_DATA296
USBUART_cy_m0s8_usb__MEM_DATA297 EQU CYREG_USBDEVv2_MEM_DATA297
USBUART_cy_m0s8_usb__MEM_DATA298 EQU CYREG_USBDEVv2_MEM_DATA298
USBUART_cy_m0s8_usb__MEM_DATA299 EQU CYREG_USBDEVv2_MEM_DATA299
USBUART_cy_m0s8_usb__MEM_DATA3 EQU CYREG_USBDEVv2_MEM_DATA3
USBUART_cy_m0s8_usb__MEM_DATA30 EQU CYREG_USBDEVv2_MEM_DATA30
USBUART_cy_m0s8_usb__MEM_DATA300 EQU CYREG_USBDEVv2_MEM_DATA300
USBUART_cy_m0s8_usb__MEM_DATA301 EQU CYREG_USBDEVv2_MEM_DATA301
USBUART_cy_m0s8_usb__MEM_DATA302 EQU CYREG_USBDEVv2_MEM_DATA302
USBUART_cy_m0s8_usb__MEM_DATA303 EQU CYREG_USBDEVv2_MEM_DATA303
USBUART_cy_m0s8_usb__MEM_DATA304 EQU CYREG_USBDEVv2_MEM_DATA304
USBUART_cy_m0s8_usb__MEM_DATA305 EQU CYREG_USBDEVv2_MEM_DATA305
USBUART_cy_m0s8_usb__MEM_DATA306 EQU CYREG_USBDEVv2_MEM_DATA306
USBUART_cy_m0s8_usb__MEM_DATA307 EQU CYREG_USBDEVv2_MEM_DATA307
USBUART_cy_m0s8_usb__MEM_DATA308 EQU CYREG_USBDEVv2_MEM_DATA308
USBUART_cy_m0s8_usb__MEM_DATA309 EQU CYREG_USBDEVv2_MEM_DATA309
USBUART_cy_m0s8_usb__MEM_DATA31 EQU CYREG_USBDEVv2_MEM_DATA31
USBUART_cy_m0s8_usb__MEM_DATA310 EQU CYREG_USBDEVv2_MEM_DATA310
USBUART_cy_m0s8_usb__MEM_DATA311 EQU CYREG_USBDEVv2_MEM_DATA311
USBUART_cy_m0s8_usb__MEM_DATA312 EQU CYREG_USBDEVv2_MEM_DATA312
USBUART_cy_m0s8_usb__MEM_DATA313 EQU CYREG_USBDEVv2_MEM_DATA313
USBUART_cy_m0s8_usb__MEM_DATA314 EQU CYREG_USBDEVv2_MEM_DATA314
USBUART_cy_m0s8_usb__MEM_DATA315 EQU CYREG_USBDEVv2_MEM_DATA315
USBUART_cy_m0s8_usb__MEM_DATA316 EQU CYREG_USBDEVv2_MEM_DATA316
USBUART_cy_m0s8_usb__MEM_DATA317 EQU CYREG_USBDEVv2_MEM_DATA317
USBUART_cy_m0s8_usb__MEM_DATA318 EQU CYREG_USBDEVv2_MEM_DATA318
USBUART_cy_m0s8_usb__MEM_DATA319 EQU CYREG_USBDEVv2_MEM_DATA319
USBUART_cy_m0s8_usb__MEM_DATA32 EQU CYREG_USBDEVv2_MEM_DATA32
USBUART_cy_m0s8_usb__MEM_DATA320 EQU CYREG_USBDEVv2_MEM_DATA320
USBUART_cy_m0s8_usb__MEM_DATA321 EQU CYREG_USBDEVv2_MEM_DATA321
USBUART_cy_m0s8_usb__MEM_DATA322 EQU CYREG_USBDEVv2_MEM_DATA322
USBUART_cy_m0s8_usb__MEM_DATA323 EQU CYREG_USBDEVv2_MEM_DATA323
USBUART_cy_m0s8_usb__MEM_DATA324 EQU CYREG_USBDEVv2_MEM_DATA324
USBUART_cy_m0s8_usb__MEM_DATA325 EQU CYREG_USBDEVv2_MEM_DATA325
USBUART_cy_m0s8_usb__MEM_DATA326 EQU CYREG_USBDEVv2_MEM_DATA326
USBUART_cy_m0s8_usb__MEM_DATA327 EQU CYREG_USBDEVv2_MEM_DATA327
USBUART_cy_m0s8_usb__MEM_DATA328 EQU CYREG_USBDEVv2_MEM_DATA328
USBUART_cy_m0s8_usb__MEM_DATA329 EQU CYREG_USBDEVv2_MEM_DATA329
USBUART_cy_m0s8_usb__MEM_DATA33 EQU CYREG_USBDEVv2_MEM_DATA33
USBUART_cy_m0s8_usb__MEM_DATA330 EQU CYREG_USBDEVv2_MEM_DATA330
USBUART_cy_m0s8_usb__MEM_DATA331 EQU CYREG_USBDEVv2_MEM_DATA331
USBUART_cy_m0s8_usb__MEM_DATA332 EQU CYREG_USBDEVv2_MEM_DATA332
USBUART_cy_m0s8_usb__MEM_DATA333 EQU CYREG_USBDEVv2_MEM_DATA333
USBUART_cy_m0s8_usb__MEM_DATA334 EQU CYREG_USBDEVv2_MEM_DATA334
USBUART_cy_m0s8_usb__MEM_DATA335 EQU CYREG_USBDEVv2_MEM_DATA335
USBUART_cy_m0s8_usb__MEM_DATA336 EQU CYREG_USBDEVv2_MEM_DATA336
USBUART_cy_m0s8_usb__MEM_DATA337 EQU CYREG_USBDEVv2_MEM_DATA337
USBUART_cy_m0s8_usb__MEM_DATA338 EQU CYREG_USBDEVv2_MEM_DATA338
USBUART_cy_m0s8_usb__MEM_DATA339 EQU CYREG_USBDEVv2_MEM_DATA339
USBUART_cy_m0s8_usb__MEM_DATA34 EQU CYREG_USBDEVv2_MEM_DATA34
USBUART_cy_m0s8_usb__MEM_DATA340 EQU CYREG_USBDEVv2_MEM_DATA340
USBUART_cy_m0s8_usb__MEM_DATA341 EQU CYREG_USBDEVv2_MEM_DATA341
USBUART_cy_m0s8_usb__MEM_DATA342 EQU CYREG_USBDEVv2_MEM_DATA342
USBUART_cy_m0s8_usb__MEM_DATA343 EQU CYREG_USBDEVv2_MEM_DATA343
USBUART_cy_m0s8_usb__MEM_DATA344 EQU CYREG_USBDEVv2_MEM_DATA344
USBUART_cy_m0s8_usb__MEM_DATA345 EQU CYREG_USBDEVv2_MEM_DATA345
USBUART_cy_m0s8_usb__MEM_DATA346 EQU CYREG_USBDEVv2_MEM_DATA346
USBUART_cy_m0s8_usb__MEM_DATA347 EQU CYREG_USBDEVv2_MEM_DATA347
USBUART_cy_m0s8_usb__MEM_DATA348 EQU CYREG_USBDEVv2_MEM_DATA348
USBUART_cy_m0s8_usb__MEM_DATA349 EQU CYREG_USBDEVv2_MEM_DATA349
USBUART_cy_m0s8_usb__MEM_DATA35 EQU CYREG_USBDEVv2_MEM_DATA35
USBUART_cy_m0s8_usb__MEM_DATA350 EQU CYREG_USBDEVv2_MEM_DATA350
USBUART_cy_m0s8_usb__MEM_DATA351 EQU CYREG_USBDEVv2_MEM_DATA351
USBUART_cy_m0s8_usb__MEM_DATA352 EQU CYREG_USBDEVv2_MEM_DATA352
USBUART_cy_m0s8_usb__MEM_DATA353 EQU CYREG_USBDEVv2_MEM_DATA353
USBUART_cy_m0s8_usb__MEM_DATA354 EQU CYREG_USBDEVv2_MEM_DATA354
USBUART_cy_m0s8_usb__MEM_DATA355 EQU CYREG_USBDEVv2_MEM_DATA355
USBUART_cy_m0s8_usb__MEM_DATA356 EQU CYREG_USBDEVv2_MEM_DATA356
USBUART_cy_m0s8_usb__MEM_DATA357 EQU CYREG_USBDEVv2_MEM_DATA357
USBUART_cy_m0s8_usb__MEM_DATA358 EQU CYREG_USBDEVv2_MEM_DATA358
USBUART_cy_m0s8_usb__MEM_DATA359 EQU CYREG_USBDEVv2_MEM_DATA359
USBUART_cy_m0s8_usb__MEM_DATA36 EQU CYREG_USBDEVv2_MEM_DATA36
USBUART_cy_m0s8_usb__MEM_DATA360 EQU CYREG_USBDEVv2_MEM_DATA360
USBUART_cy_m0s8_usb__MEM_DATA361 EQU CYREG_USBDEVv2_MEM_DATA361
USBUART_cy_m0s8_usb__MEM_DATA362 EQU CYREG_USBDEVv2_MEM_DATA362
USBUART_cy_m0s8_usb__MEM_DATA363 EQU CYREG_USBDEVv2_MEM_DATA363
USBUART_cy_m0s8_usb__MEM_DATA364 EQU CYREG_USBDEVv2_MEM_DATA364
USBUART_cy_m0s8_usb__MEM_DATA365 EQU CYREG_USBDEVv2_MEM_DATA365
USBUART_cy_m0s8_usb__MEM_DATA366 EQU CYREG_USBDEVv2_MEM_DATA366
USBUART_cy_m0s8_usb__MEM_DATA367 EQU CYREG_USBDEVv2_MEM_DATA367
USBUART_cy_m0s8_usb__MEM_DATA368 EQU CYREG_USBDEVv2_MEM_DATA368
USBUART_cy_m0s8_usb__MEM_DATA369 EQU CYREG_USBDEVv2_MEM_DATA369
USBUART_cy_m0s8_usb__MEM_DATA37 EQU CYREG_USBDEVv2_MEM_DATA37
USBUART_cy_m0s8_usb__MEM_DATA370 EQU CYREG_USBDEVv2_MEM_DATA370
USBUART_cy_m0s8_usb__MEM_DATA371 EQU CYREG_USBDEVv2_MEM_DATA371
USBUART_cy_m0s8_usb__MEM_DATA372 EQU CYREG_USBDEVv2_MEM_DATA372
USBUART_cy_m0s8_usb__MEM_DATA373 EQU CYREG_USBDEVv2_MEM_DATA373
USBUART_cy_m0s8_usb__MEM_DATA374 EQU CYREG_USBDEVv2_MEM_DATA374
USBUART_cy_m0s8_usb__MEM_DATA375 EQU CYREG_USBDEVv2_MEM_DATA375
USBUART_cy_m0s8_usb__MEM_DATA376 EQU CYREG_USBDEVv2_MEM_DATA376
USBUART_cy_m0s8_usb__MEM_DATA377 EQU CYREG_USBDEVv2_MEM_DATA377
USBUART_cy_m0s8_usb__MEM_DATA378 EQU CYREG_USBDEVv2_MEM_DATA378
USBUART_cy_m0s8_usb__MEM_DATA379 EQU CYREG_USBDEVv2_MEM_DATA379
USBUART_cy_m0s8_usb__MEM_DATA38 EQU CYREG_USBDEVv2_MEM_DATA38
USBUART_cy_m0s8_usb__MEM_DATA380 EQU CYREG_USBDEVv2_MEM_DATA380
USBUART_cy_m0s8_usb__MEM_DATA381 EQU CYREG_USBDEVv2_MEM_DATA381
USBUART_cy_m0s8_usb__MEM_DATA382 EQU CYREG_USBDEVv2_MEM_DATA382
USBUART_cy_m0s8_usb__MEM_DATA383 EQU CYREG_USBDEVv2_MEM_DATA383
USBUART_cy_m0s8_usb__MEM_DATA384 EQU CYREG_USBDEVv2_MEM_DATA384
USBUART_cy_m0s8_usb__MEM_DATA385 EQU CYREG_USBDEVv2_MEM_DATA385
USBUART_cy_m0s8_usb__MEM_DATA386 EQU CYREG_USBDEVv2_MEM_DATA386
USBUART_cy_m0s8_usb__MEM_DATA387 EQU CYREG_USBDEVv2_MEM_DATA387
USBUART_cy_m0s8_usb__MEM_DATA388 EQU CYREG_USBDEVv2_MEM_DATA388
USBUART_cy_m0s8_usb__MEM_DATA389 EQU CYREG_USBDEVv2_MEM_DATA389
USBUART_cy_m0s8_usb__MEM_DATA39 EQU CYREG_USBDEVv2_MEM_DATA39
USBUART_cy_m0s8_usb__MEM_DATA390 EQU CYREG_USBDEVv2_MEM_DATA390
USBUART_cy_m0s8_usb__MEM_DATA391 EQU CYREG_USBDEVv2_MEM_DATA391
USBUART_cy_m0s8_usb__MEM_DATA392 EQU CYREG_USBDEVv2_MEM_DATA392
USBUART_cy_m0s8_usb__MEM_DATA393 EQU CYREG_USBDEVv2_MEM_DATA393
USBUART_cy_m0s8_usb__MEM_DATA394 EQU CYREG_USBDEVv2_MEM_DATA394
USBUART_cy_m0s8_usb__MEM_DATA395 EQU CYREG_USBDEVv2_MEM_DATA395
USBUART_cy_m0s8_usb__MEM_DATA396 EQU CYREG_USBDEVv2_MEM_DATA396
USBUART_cy_m0s8_usb__MEM_DATA397 EQU CYREG_USBDEVv2_MEM_DATA397
USBUART_cy_m0s8_usb__MEM_DATA398 EQU CYREG_USBDEVv2_MEM_DATA398
USBUART_cy_m0s8_usb__MEM_DATA399 EQU CYREG_USBDEVv2_MEM_DATA399
USBUART_cy_m0s8_usb__MEM_DATA4 EQU CYREG_USBDEVv2_MEM_DATA4
USBUART_cy_m0s8_usb__MEM_DATA40 EQU CYREG_USBDEVv2_MEM_DATA40
USBUART_cy_m0s8_usb__MEM_DATA400 EQU CYREG_USBDEVv2_MEM_DATA400
USBUART_cy_m0s8_usb__MEM_DATA401 EQU CYREG_USBDEVv2_MEM_DATA401
USBUART_cy_m0s8_usb__MEM_DATA402 EQU CYREG_USBDEVv2_MEM_DATA402
USBUART_cy_m0s8_usb__MEM_DATA403 EQU CYREG_USBDEVv2_MEM_DATA403
USBUART_cy_m0s8_usb__MEM_DATA404 EQU CYREG_USBDEVv2_MEM_DATA404
USBUART_cy_m0s8_usb__MEM_DATA405 EQU CYREG_USBDEVv2_MEM_DATA405
USBUART_cy_m0s8_usb__MEM_DATA406 EQU CYREG_USBDEVv2_MEM_DATA406
USBUART_cy_m0s8_usb__MEM_DATA407 EQU CYREG_USBDEVv2_MEM_DATA407
USBUART_cy_m0s8_usb__MEM_DATA408 EQU CYREG_USBDEVv2_MEM_DATA408
USBUART_cy_m0s8_usb__MEM_DATA409 EQU CYREG_USBDEVv2_MEM_DATA409
USBUART_cy_m0s8_usb__MEM_DATA41 EQU CYREG_USBDEVv2_MEM_DATA41
USBUART_cy_m0s8_usb__MEM_DATA410 EQU CYREG_USBDEVv2_MEM_DATA410
USBUART_cy_m0s8_usb__MEM_DATA411 EQU CYREG_USBDEVv2_MEM_DATA411
USBUART_cy_m0s8_usb__MEM_DATA412 EQU CYREG_USBDEVv2_MEM_DATA412
USBUART_cy_m0s8_usb__MEM_DATA413 EQU CYREG_USBDEVv2_MEM_DATA413
USBUART_cy_m0s8_usb__MEM_DATA414 EQU CYREG_USBDEVv2_MEM_DATA414
USBUART_cy_m0s8_usb__MEM_DATA415 EQU CYREG_USBDEVv2_MEM_DATA415
USBUART_cy_m0s8_usb__MEM_DATA416 EQU CYREG_USBDEVv2_MEM_DATA416
USBUART_cy_m0s8_usb__MEM_DATA417 EQU CYREG_USBDEVv2_MEM_DATA417
USBUART_cy_m0s8_usb__MEM_DATA418 EQU CYREG_USBDEVv2_MEM_DATA418
USBUART_cy_m0s8_usb__MEM_DATA419 EQU CYREG_USBDEVv2_MEM_DATA419
USBUART_cy_m0s8_usb__MEM_DATA42 EQU CYREG_USBDEVv2_MEM_DATA42
USBUART_cy_m0s8_usb__MEM_DATA420 EQU CYREG_USBDEVv2_MEM_DATA420
USBUART_cy_m0s8_usb__MEM_DATA421 EQU CYREG_USBDEVv2_MEM_DATA421
USBUART_cy_m0s8_usb__MEM_DATA422 EQU CYREG_USBDEVv2_MEM_DATA422
USBUART_cy_m0s8_usb__MEM_DATA423 EQU CYREG_USBDEVv2_MEM_DATA423
USBUART_cy_m0s8_usb__MEM_DATA424 EQU CYREG_USBDEVv2_MEM_DATA424
USBUART_cy_m0s8_usb__MEM_DATA425 EQU CYREG_USBDEVv2_MEM_DATA425
USBUART_cy_m0s8_usb__MEM_DATA426 EQU CYREG_USBDEVv2_MEM_DATA426
USBUART_cy_m0s8_usb__MEM_DATA427 EQU CYREG_USBDEVv2_MEM_DATA427
USBUART_cy_m0s8_usb__MEM_DATA428 EQU CYREG_USBDEVv2_MEM_DATA428
USBUART_cy_m0s8_usb__MEM_DATA429 EQU CYREG_USBDEVv2_MEM_DATA429
USBUART_cy_m0s8_usb__MEM_DATA43 EQU CYREG_USBDEVv2_MEM_DATA43
USBUART_cy_m0s8_usb__MEM_DATA430 EQU CYREG_USBDEVv2_MEM_DATA430
USBUART_cy_m0s8_usb__MEM_DATA431 EQU CYREG_USBDEVv2_MEM_DATA431
USBUART_cy_m0s8_usb__MEM_DATA432 EQU CYREG_USBDEVv2_MEM_DATA432
USBUART_cy_m0s8_usb__MEM_DATA433 EQU CYREG_USBDEVv2_MEM_DATA433
USBUART_cy_m0s8_usb__MEM_DATA434 EQU CYREG_USBDEVv2_MEM_DATA434
USBUART_cy_m0s8_usb__MEM_DATA435 EQU CYREG_USBDEVv2_MEM_DATA435
USBUART_cy_m0s8_usb__MEM_DATA436 EQU CYREG_USBDEVv2_MEM_DATA436
USBUART_cy_m0s8_usb__MEM_DATA437 EQU CYREG_USBDEVv2_MEM_DATA437
USBUART_cy_m0s8_usb__MEM_DATA438 EQU CYREG_USBDEVv2_MEM_DATA438
USBUART_cy_m0s8_usb__MEM_DATA439 EQU CYREG_USBDEVv2_MEM_DATA439
USBUART_cy_m0s8_usb__MEM_DATA44 EQU CYREG_USBDEVv2_MEM_DATA44
USBUART_cy_m0s8_usb__MEM_DATA440 EQU CYREG_USBDEVv2_MEM_DATA440
USBUART_cy_m0s8_usb__MEM_DATA441 EQU CYREG_USBDEVv2_MEM_DATA441
USBUART_cy_m0s8_usb__MEM_DATA442 EQU CYREG_USBDEVv2_MEM_DATA442
USBUART_cy_m0s8_usb__MEM_DATA443 EQU CYREG_USBDEVv2_MEM_DATA443
USBUART_cy_m0s8_usb__MEM_DATA444 EQU CYREG_USBDEVv2_MEM_DATA444
USBUART_cy_m0s8_usb__MEM_DATA445 EQU CYREG_USBDEVv2_MEM_DATA445
USBUART_cy_m0s8_usb__MEM_DATA446 EQU CYREG_USBDEVv2_MEM_DATA446
USBUART_cy_m0s8_usb__MEM_DATA447 EQU CYREG_USBDEVv2_MEM_DATA447
USBUART_cy_m0s8_usb__MEM_DATA448 EQU CYREG_USBDEVv2_MEM_DATA448
USBUART_cy_m0s8_usb__MEM_DATA449 EQU CYREG_USBDEVv2_MEM_DATA449
USBUART_cy_m0s8_usb__MEM_DATA45 EQU CYREG_USBDEVv2_MEM_DATA45
USBUART_cy_m0s8_usb__MEM_DATA450 EQU CYREG_USBDEVv2_MEM_DATA450
USBUART_cy_m0s8_usb__MEM_DATA451 EQU CYREG_USBDEVv2_MEM_DATA451
USBUART_cy_m0s8_usb__MEM_DATA452 EQU CYREG_USBDEVv2_MEM_DATA452
USBUART_cy_m0s8_usb__MEM_DATA453 EQU CYREG_USBDEVv2_MEM_DATA453
USBUART_cy_m0s8_usb__MEM_DATA454 EQU CYREG_USBDEVv2_MEM_DATA454
USBUART_cy_m0s8_usb__MEM_DATA455 EQU CYREG_USBDEVv2_MEM_DATA455
USBUART_cy_m0s8_usb__MEM_DATA456 EQU CYREG_USBDEVv2_MEM_DATA456
USBUART_cy_m0s8_usb__MEM_DATA457 EQU CYREG_USBDEVv2_MEM_DATA457
USBUART_cy_m0s8_usb__MEM_DATA458 EQU CYREG_USBDEVv2_MEM_DATA458
USBUART_cy_m0s8_usb__MEM_DATA459 EQU CYREG_USBDEVv2_MEM_DATA459
USBUART_cy_m0s8_usb__MEM_DATA46 EQU CYREG_USBDEVv2_MEM_DATA46
USBUART_cy_m0s8_usb__MEM_DATA460 EQU CYREG_USBDEVv2_MEM_DATA460
USBUART_cy_m0s8_usb__MEM_DATA461 EQU CYREG_USBDEVv2_MEM_DATA461
USBUART_cy_m0s8_usb__MEM_DATA462 EQU CYREG_USBDEVv2_MEM_DATA462
USBUART_cy_m0s8_usb__MEM_DATA463 EQU CYREG_USBDEVv2_MEM_DATA463
USBUART_cy_m0s8_usb__MEM_DATA464 EQU CYREG_USBDEVv2_MEM_DATA464
USBUART_cy_m0s8_usb__MEM_DATA465 EQU CYREG_USBDEVv2_MEM_DATA465
USBUART_cy_m0s8_usb__MEM_DATA466 EQU CYREG_USBDEVv2_MEM_DATA466
USBUART_cy_m0s8_usb__MEM_DATA467 EQU CYREG_USBDEVv2_MEM_DATA467
USBUART_cy_m0s8_usb__MEM_DATA468 EQU CYREG_USBDEVv2_MEM_DATA468
USBUART_cy_m0s8_usb__MEM_DATA469 EQU CYREG_USBDEVv2_MEM_DATA469
USBUART_cy_m0s8_usb__MEM_DATA47 EQU CYREG_USBDEVv2_MEM_DATA47
USBUART_cy_m0s8_usb__MEM_DATA470 EQU CYREG_USBDEVv2_MEM_DATA470
USBUART_cy_m0s8_usb__MEM_DATA471 EQU CYREG_USBDEVv2_MEM_DATA471
USBUART_cy_m0s8_usb__MEM_DATA472 EQU CYREG_USBDEVv2_MEM_DATA472
USBUART_cy_m0s8_usb__MEM_DATA473 EQU CYREG_USBDEVv2_MEM_DATA473
USBUART_cy_m0s8_usb__MEM_DATA474 EQU CYREG_USBDEVv2_MEM_DATA474
USBUART_cy_m0s8_usb__MEM_DATA475 EQU CYREG_USBDEVv2_MEM_DATA475
USBUART_cy_m0s8_usb__MEM_DATA476 EQU CYREG_USBDEVv2_MEM_DATA476
USBUART_cy_m0s8_usb__MEM_DATA477 EQU CYREG_USBDEVv2_MEM_DATA477
USBUART_cy_m0s8_usb__MEM_DATA478 EQU CYREG_USBDEVv2_MEM_DATA478
USBUART_cy_m0s8_usb__MEM_DATA479 EQU CYREG_USBDEVv2_MEM_DATA479
USBUART_cy_m0s8_usb__MEM_DATA48 EQU CYREG_USBDEVv2_MEM_DATA48
USBUART_cy_m0s8_usb__MEM_DATA480 EQU CYREG_USBDEVv2_MEM_DATA480
USBUART_cy_m0s8_usb__MEM_DATA481 EQU CYREG_USBDEVv2_MEM_DATA481
USBUART_cy_m0s8_usb__MEM_DATA482 EQU CYREG_USBDEVv2_MEM_DATA482
USBUART_cy_m0s8_usb__MEM_DATA483 EQU CYREG_USBDEVv2_MEM_DATA483
USBUART_cy_m0s8_usb__MEM_DATA484 EQU CYREG_USBDEVv2_MEM_DATA484
USBUART_cy_m0s8_usb__MEM_DATA485 EQU CYREG_USBDEVv2_MEM_DATA485
USBUART_cy_m0s8_usb__MEM_DATA486 EQU CYREG_USBDEVv2_MEM_DATA486
USBUART_cy_m0s8_usb__MEM_DATA487 EQU CYREG_USBDEVv2_MEM_DATA487
USBUART_cy_m0s8_usb__MEM_DATA488 EQU CYREG_USBDEVv2_MEM_DATA488
USBUART_cy_m0s8_usb__MEM_DATA489 EQU CYREG_USBDEVv2_MEM_DATA489
USBUART_cy_m0s8_usb__MEM_DATA49 EQU CYREG_USBDEVv2_MEM_DATA49
USBUART_cy_m0s8_usb__MEM_DATA490 EQU CYREG_USBDEVv2_MEM_DATA490
USBUART_cy_m0s8_usb__MEM_DATA491 EQU CYREG_USBDEVv2_MEM_DATA491
USBUART_cy_m0s8_usb__MEM_DATA492 EQU CYREG_USBDEVv2_MEM_DATA492
USBUART_cy_m0s8_usb__MEM_DATA493 EQU CYREG_USBDEVv2_MEM_DATA493
USBUART_cy_m0s8_usb__MEM_DATA494 EQU CYREG_USBDEVv2_MEM_DATA494
USBUART_cy_m0s8_usb__MEM_DATA495 EQU CYREG_USBDEVv2_MEM_DATA495
USBUART_cy_m0s8_usb__MEM_DATA496 EQU CYREG_USBDEVv2_MEM_DATA496
USBUART_cy_m0s8_usb__MEM_DATA497 EQU CYREG_USBDEVv2_MEM_DATA497
USBUART_cy_m0s8_usb__MEM_DATA498 EQU CYREG_USBDEVv2_MEM_DATA498
USBUART_cy_m0s8_usb__MEM_DATA499 EQU CYREG_USBDEVv2_MEM_DATA499
USBUART_cy_m0s8_usb__MEM_DATA5 EQU CYREG_USBDEVv2_MEM_DATA5
USBUART_cy_m0s8_usb__MEM_DATA50 EQU CYREG_USBDEVv2_MEM_DATA50
USBUART_cy_m0s8_usb__MEM_DATA500 EQU CYREG_USBDEVv2_MEM_DATA500
USBUART_cy_m0s8_usb__MEM_DATA501 EQU CYREG_USBDEVv2_MEM_DATA501
USBUART_cy_m0s8_usb__MEM_DATA502 EQU CYREG_USBDEVv2_MEM_DATA502
USBUART_cy_m0s8_usb__MEM_DATA503 EQU CYREG_USBDEVv2_MEM_DATA503
USBUART_cy_m0s8_usb__MEM_DATA504 EQU CYREG_USBDEVv2_MEM_DATA504
USBUART_cy_m0s8_usb__MEM_DATA505 EQU CYREG_USBDEVv2_MEM_DATA505
USBUART_cy_m0s8_usb__MEM_DATA506 EQU CYREG_USBDEVv2_MEM_DATA506
USBUART_cy_m0s8_usb__MEM_DATA507 EQU CYREG_USBDEVv2_MEM_DATA507
USBUART_cy_m0s8_usb__MEM_DATA508 EQU CYREG_USBDEVv2_MEM_DATA508
USBUART_cy_m0s8_usb__MEM_DATA509 EQU CYREG_USBDEVv2_MEM_DATA509
USBUART_cy_m0s8_usb__MEM_DATA51 EQU CYREG_USBDEVv2_MEM_DATA51
USBUART_cy_m0s8_usb__MEM_DATA510 EQU CYREG_USBDEVv2_MEM_DATA510
USBUART_cy_m0s8_usb__MEM_DATA511 EQU CYREG_USBDEVv2_MEM_DATA511
USBUART_cy_m0s8_usb__MEM_DATA52 EQU CYREG_USBDEVv2_MEM_DATA52
USBUART_cy_m0s8_usb__MEM_DATA53 EQU CYREG_USBDEVv2_MEM_DATA53
USBUART_cy_m0s8_usb__MEM_DATA54 EQU CYREG_USBDEVv2_MEM_DATA54
USBUART_cy_m0s8_usb__MEM_DATA55 EQU CYREG_USBDEVv2_MEM_DATA55
USBUART_cy_m0s8_usb__MEM_DATA56 EQU CYREG_USBDEVv2_MEM_DATA56
USBUART_cy_m0s8_usb__MEM_DATA57 EQU CYREG_USBDEVv2_MEM_DATA57
USBUART_cy_m0s8_usb__MEM_DATA58 EQU CYREG_USBDEVv2_MEM_DATA58
USBUART_cy_m0s8_usb__MEM_DATA59 EQU CYREG_USBDEVv2_MEM_DATA59
USBUART_cy_m0s8_usb__MEM_DATA6 EQU CYREG_USBDEVv2_MEM_DATA6
USBUART_cy_m0s8_usb__MEM_DATA60 EQU CYREG_USBDEVv2_MEM_DATA60
USBUART_cy_m0s8_usb__MEM_DATA61 EQU CYREG_USBDEVv2_MEM_DATA61
USBUART_cy_m0s8_usb__MEM_DATA62 EQU CYREG_USBDEVv2_MEM_DATA62
USBUART_cy_m0s8_usb__MEM_DATA63 EQU CYREG_USBDEVv2_MEM_DATA63
USBUART_cy_m0s8_usb__MEM_DATA64 EQU CYREG_USBDEVv2_MEM_DATA64
USBUART_cy_m0s8_usb__MEM_DATA65 EQU CYREG_USBDEVv2_MEM_DATA65
USBUART_cy_m0s8_usb__MEM_DATA66 EQU CYREG_USBDEVv2_MEM_DATA66
USBUART_cy_m0s8_usb__MEM_DATA67 EQU CYREG_USBDEVv2_MEM_DATA67
USBUART_cy_m0s8_usb__MEM_DATA68 EQU CYREG_USBDEVv2_MEM_DATA68
USBUART_cy_m0s8_usb__MEM_DATA69 EQU CYREG_USBDEVv2_MEM_DATA69
USBUART_cy_m0s8_usb__MEM_DATA7 EQU CYREG_USBDEVv2_MEM_DATA7
USBUART_cy_m0s8_usb__MEM_DATA70 EQU CYREG_USBDEVv2_MEM_DATA70
USBUART_cy_m0s8_usb__MEM_DATA71 EQU CYREG_USBDEVv2_MEM_DATA71
USBUART_cy_m0s8_usb__MEM_DATA72 EQU CYREG_USBDEVv2_MEM_DATA72
USBUART_cy_m0s8_usb__MEM_DATA73 EQU CYREG_USBDEVv2_MEM_DATA73
USBUART_cy_m0s8_usb__MEM_DATA74 EQU CYREG_USBDEVv2_MEM_DATA74
USBUART_cy_m0s8_usb__MEM_DATA75 EQU CYREG_USBDEVv2_MEM_DATA75
USBUART_cy_m0s8_usb__MEM_DATA76 EQU CYREG_USBDEVv2_MEM_DATA76
USBUART_cy_m0s8_usb__MEM_DATA77 EQU CYREG_USBDEVv2_MEM_DATA77
USBUART_cy_m0s8_usb__MEM_DATA78 EQU CYREG_USBDEVv2_MEM_DATA78
USBUART_cy_m0s8_usb__MEM_DATA79 EQU CYREG_USBDEVv2_MEM_DATA79
USBUART_cy_m0s8_usb__MEM_DATA8 EQU CYREG_USBDEVv2_MEM_DATA8
USBUART_cy_m0s8_usb__MEM_DATA80 EQU CYREG_USBDEVv2_MEM_DATA80
USBUART_cy_m0s8_usb__MEM_DATA81 EQU CYREG_USBDEVv2_MEM_DATA81
USBUART_cy_m0s8_usb__MEM_DATA82 EQU CYREG_USBDEVv2_MEM_DATA82
USBUART_cy_m0s8_usb__MEM_DATA83 EQU CYREG_USBDEVv2_MEM_DATA83
USBUART_cy_m0s8_usb__MEM_DATA84 EQU CYREG_USBDEVv2_MEM_DATA84
USBUART_cy_m0s8_usb__MEM_DATA85 EQU CYREG_USBDEVv2_MEM_DATA85
USBUART_cy_m0s8_usb__MEM_DATA86 EQU CYREG_USBDEVv2_MEM_DATA86
USBUART_cy_m0s8_usb__MEM_DATA87 EQU CYREG_USBDEVv2_MEM_DATA87
USBUART_cy_m0s8_usb__MEM_DATA88 EQU CYREG_USBDEVv2_MEM_DATA88
USBUART_cy_m0s8_usb__MEM_DATA89 EQU CYREG_USBDEVv2_MEM_DATA89
USBUART_cy_m0s8_usb__MEM_DATA9 EQU CYREG_USBDEVv2_MEM_DATA9
USBUART_cy_m0s8_usb__MEM_DATA90 EQU CYREG_USBDEVv2_MEM_DATA90
USBUART_cy_m0s8_usb__MEM_DATA91 EQU CYREG_USBDEVv2_MEM_DATA91
USBUART_cy_m0s8_usb__MEM_DATA92 EQU CYREG_USBDEVv2_MEM_DATA92
USBUART_cy_m0s8_usb__MEM_DATA93 EQU CYREG_USBDEVv2_MEM_DATA93
USBUART_cy_m0s8_usb__MEM_DATA94 EQU CYREG_USBDEVv2_MEM_DATA94
USBUART_cy_m0s8_usb__MEM_DATA95 EQU CYREG_USBDEVv2_MEM_DATA95
USBUART_cy_m0s8_usb__MEM_DATA96 EQU CYREG_USBDEVv2_MEM_DATA96
USBUART_cy_m0s8_usb__MEM_DATA97 EQU CYREG_USBDEVv2_MEM_DATA97
USBUART_cy_m0s8_usb__MEM_DATA98 EQU CYREG_USBDEVv2_MEM_DATA98
USBUART_cy_m0s8_usb__MEM_DATA99 EQU CYREG_USBDEVv2_MEM_DATA99
USBUART_cy_m0s8_usb__OSCLK_DR0 EQU CYREG_USBDEVv2_OSCLK_DR0
USBUART_cy_m0s8_usb__OSCLK_DR1 EQU CYREG_USBDEVv2_OSCLK_DR1
USBUART_cy_m0s8_usb__OSCLK_DR16 EQU CYREG_USBDEVv2_OSCLK_DR16
USBUART_cy_m0s8_usb__SIE_EP_INT_EN EQU CYREG_USBDEVv2_SIE_EP_INT_EN
USBUART_cy_m0s8_usb__SIE_EP_INT_SR EQU CYREG_USBDEVv2_SIE_EP_INT_SR
USBUART_cy_m0s8_usb__SIE_EP1_CNT0 EQU CYREG_USBDEVv2_SIE_EP1_CNT0
USBUART_cy_m0s8_usb__SIE_EP1_CNT1 EQU CYREG_USBDEVv2_SIE_EP1_CNT1
USBUART_cy_m0s8_usb__SIE_EP1_CR0 EQU CYREG_USBDEVv2_SIE_EP1_CR0
USBUART_cy_m0s8_usb__SIE_EP2_CNT0 EQU CYREG_USBDEVv2_SIE_EP2_CNT0
USBUART_cy_m0s8_usb__SIE_EP2_CNT1 EQU CYREG_USBDEVv2_SIE_EP2_CNT1
USBUART_cy_m0s8_usb__SIE_EP2_CR0 EQU CYREG_USBDEVv2_SIE_EP2_CR0
USBUART_cy_m0s8_usb__SIE_EP3_CNT0 EQU CYREG_USBDEVv2_SIE_EP3_CNT0
USBUART_cy_m0s8_usb__SIE_EP3_CNT1 EQU CYREG_USBDEVv2_SIE_EP3_CNT1
USBUART_cy_m0s8_usb__SIE_EP3_CR0 EQU CYREG_USBDEVv2_SIE_EP3_CR0
USBUART_cy_m0s8_usb__SIE_EP4_CNT0 EQU CYREG_USBDEVv2_SIE_EP4_CNT0
USBUART_cy_m0s8_usb__SIE_EP4_CNT1 EQU CYREG_USBDEVv2_SIE_EP4_CNT1
USBUART_cy_m0s8_usb__SIE_EP4_CR0 EQU CYREG_USBDEVv2_SIE_EP4_CR0
USBUART_cy_m0s8_usb__SIE_EP5_CNT0 EQU CYREG_USBDEVv2_SIE_EP5_CNT0
USBUART_cy_m0s8_usb__SIE_EP5_CNT1 EQU CYREG_USBDEVv2_SIE_EP5_CNT1
USBUART_cy_m0s8_usb__SIE_EP5_CR0 EQU CYREG_USBDEVv2_SIE_EP5_CR0
USBUART_cy_m0s8_usb__SIE_EP6_CNT0 EQU CYREG_USBDEVv2_SIE_EP6_CNT0
USBUART_cy_m0s8_usb__SIE_EP6_CNT1 EQU CYREG_USBDEVv2_SIE_EP6_CNT1
USBUART_cy_m0s8_usb__SIE_EP6_CR0 EQU CYREG_USBDEVv2_SIE_EP6_CR0
USBUART_cy_m0s8_usb__SIE_EP7_CNT0 EQU CYREG_USBDEVv2_SIE_EP7_CNT0
USBUART_cy_m0s8_usb__SIE_EP7_CNT1 EQU CYREG_USBDEVv2_SIE_EP7_CNT1
USBUART_cy_m0s8_usb__SIE_EP7_CR0 EQU CYREG_USBDEVv2_SIE_EP7_CR0
USBUART_cy_m0s8_usb__SIE_EP8_CNT0 EQU CYREG_USBDEVv2_SIE_EP8_CNT0
USBUART_cy_m0s8_usb__SIE_EP8_CNT1 EQU CYREG_USBDEVv2_SIE_EP8_CNT1
USBUART_cy_m0s8_usb__SIE_EP8_CR0 EQU CYREG_USBDEVv2_SIE_EP8_CR0
USBUART_cy_m0s8_usb__SOF0 EQU CYREG_USBDEVv2_SOF0
USBUART_cy_m0s8_usb__SOF1 EQU CYREG_USBDEVv2_SOF1
USBUART_cy_m0s8_usb__SOF16 EQU CYREG_USBDEVv2_SOF16
USBUART_cy_m0s8_usb__USB_CHGDET_CTRL EQU CYREG_USBDEVv2_USB_CHGDET_CTRL
USBUART_cy_m0s8_usb__USB_CHGDET_TRIM EQU CYREG_USBDEVv2_USB_CHGDET_TRIM
USBUART_cy_m0s8_usb__USB_CLK_EN EQU CYREG_USBDEVv2_USB_CLK_EN
USBUART_cy_m0s8_usb__USB_DFT_CTRL EQU CYREG_USBDEVv2_USB_DFT_CTRL
USBUART_cy_m0s8_usb__USB_FLOW_CTRL EQU CYREG_USBDEVv2_USB_FLOW_CTRL
USBUART_cy_m0s8_usb__USB_INTR_CAUSE_HI EQU CYREG_USBDEVv2_USB_INTR_CAUSE_HI
USBUART_cy_m0s8_usb__USB_INTR_CAUSE_LO EQU CYREG_USBDEVv2_USB_INTR_CAUSE_LO
USBUART_cy_m0s8_usb__USB_INTR_CAUSE_MED EQU CYREG_USBDEVv2_USB_INTR_CAUSE_MED
USBUART_cy_m0s8_usb__USB_INTR_LVL_SEL EQU CYREG_USBDEVv2_USB_INTR_LVL_SEL
USBUART_cy_m0s8_usb__USB_INTR_SIE EQU CYREG_USBDEVv2_USB_INTR_SIE
USBUART_cy_m0s8_usb__USB_INTR_SIE_MASK EQU CYREG_USBDEVv2_USB_INTR_SIE_MASK
USBUART_cy_m0s8_usb__USB_INTR_SIE_MASKED EQU CYREG_USBDEVv2_USB_INTR_SIE_MASKED
USBUART_cy_m0s8_usb__USB_INTR_SIE_SET EQU CYREG_USBDEVv2_USB_INTR_SIE_SET
USBUART_cy_m0s8_usb__USB_LPM_CTRL EQU CYREG_USBDEVv2_USB_LPM_CTRL
USBUART_cy_m0s8_usb__USB_LPM_STAT EQU CYREG_USBDEVv2_USB_LPM_STAT
USBUART_cy_m0s8_usb__USB_PHY_TRIM0 EQU CYREG_USBDEVv2_USB_PHY_TRIM0
USBUART_cy_m0s8_usb__USB_PHY_TRIM1 EQU CYREG_USBDEVv2_USB_PHY_TRIM1
USBUART_cy_m0s8_usb__USB_PHY_TRIM2 EQU CYREG_USBDEVv2_USB_PHY_TRIM2
USBUART_cy_m0s8_usb__USB_PHY_TRIM3 EQU CYREG_USBDEVv2_USB_PHY_TRIM3
USBUART_cy_m0s8_usb__USB_POWER_CTRL EQU CYREG_USBDEVv2_USB_POWER_CTRL
USBUART_cy_m0s8_usb__USB_TRIM EQU CYREG_USBDEVv2_USB_TRIM
USBUART_cy_m0s8_usb__USB_USBIO_CTRL EQU CYREG_USBDEVv2_USB_USBIO_CTRL
USBUART_cy_m0s8_usb__USB_USBIO_TRIM EQU CYREG_USBDEVv2_USB_USBIO_TRIM
USBUART_cy_m0s8_usb__USBIO_CR0 EQU CYREG_USBDEVv2_USBIO_CR0
USBUART_cy_m0s8_usb__USBIO_CR1 EQU CYREG_USBDEVv2_USBIO_CR1
USBUART_cy_m0s8_usb__USBIO_CR2 EQU CYREG_USBDEVv2_USBIO_CR2
USBUART_Dm__0__DR EQU CYREG_GPIO_PRT13_DR
USBUART_Dm__0__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBUART_Dm__0__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBUART_Dm__0__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBUART_Dm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL13
USBUART_Dm__0__HSIOM_MASK EQU 0x000000F0
USBUART_Dm__0__HSIOM_SHIFT EQU 4
USBUART_Dm__0__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dm__0__INTR EQU CYREG_GPIO_PRT13_INTR
USBUART_Dm__0__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dm__0__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBUART_Dm__0__MASK EQU 0x02
USBUART_Dm__0__PORT EQU 13
USBUART_Dm__0__PS EQU CYREG_GPIO_PRT13_PS
USBUART_Dm__0__SHIFT EQU 1
USBUART_Dm__DR EQU CYREG_GPIO_PRT13_DR
USBUART_Dm__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBUART_Dm__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBUART_Dm__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBUART_Dm__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dm__INTR EQU CYREG_GPIO_PRT13_INTR
USBUART_Dm__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dm__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBUART_Dm__MASK EQU 0x02
USBUART_Dm__PORT EQU 13
USBUART_Dm__PS EQU CYREG_GPIO_PRT13_PS
USBUART_Dm__SHIFT EQU 1
USBUART_Dp__0__DR EQU CYREG_GPIO_PRT13_DR
USBUART_Dp__0__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBUART_Dp__0__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBUART_Dp__0__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBUART_Dp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL13
USBUART_Dp__0__HSIOM_MASK EQU 0x0000000F
USBUART_Dp__0__HSIOM_SHIFT EQU 0
USBUART_Dp__0__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dp__0__INTR EQU CYREG_GPIO_PRT13_INTR
USBUART_Dp__0__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dp__0__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBUART_Dp__0__MASK EQU 0x01
USBUART_Dp__0__PORT EQU 13
USBUART_Dp__0__PS EQU CYREG_GPIO_PRT13_PS
USBUART_Dp__0__SHIFT EQU 0
USBUART_Dp__DR EQU CYREG_GPIO_PRT13_DR
USBUART_Dp__DR_CLR EQU CYREG_GPIO_PRT13_DR_CLR
USBUART_Dp__DR_INV EQU CYREG_GPIO_PRT13_DR_INV
USBUART_Dp__DR_SET EQU CYREG_GPIO_PRT13_DR_SET
USBUART_Dp__INTCFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dp__INTR EQU CYREG_GPIO_PRT13_INTR
USBUART_Dp__INTR_CFG EQU CYREG_GPIO_PRT13_INTR_CFG
USBUART_Dp__INTSTAT EQU CYREG_GPIO_PRT13_INTR
USBUART_Dp__MASK EQU 0x01
USBUART_Dp__PORT EQU 13
USBUART_Dp__PS EQU CYREG_GPIO_PRT13_PS
USBUART_Dp__SHIFT EQU 0
USBUART_Dp__SNAP EQU CYREG_GPIO_PRT13_INTR
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBUART_dp_int__INTC_MASK EQU 0x20
USBUART_dp_int__INTC_NUMBER EQU 5
USBUART_dp_int__INTC_PRIOR_MASK EQU 0xC000
USBUART_dp_int__INTC_PRIOR_NUM EQU 3
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
USBUART_high_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBUART_high_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBUART_high_int__INTC_MASK EQU 0x40000000
USBUART_high_int__INTC_NUMBER EQU 30
USBUART_high_int__INTC_PRIOR_MASK EQU 0xC00000
USBUART_high_int__INTC_PRIOR_NUM EQU 3
USBUART_high_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
USBUART_high_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBUART_high_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
USBUART_lo_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBUART_lo_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBUART_lo_int__INTC_MASK EQU 0x80000000
USBUART_lo_int__INTC_NUMBER EQU 31
USBUART_lo_int__INTC_PRIOR_MASK EQU 0xC0000000
USBUART_lo_int__INTC_PRIOR_NUM EQU 3
USBUART_lo_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
USBUART_lo_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBUART_lo_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
USBUART_med_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USBUART_med_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USBUART_med_int__INTC_MASK EQU 0x02
USBUART_med_int__INTC_NUMBER EQU 1
USBUART_med_int__INTC_PRIOR_MASK EQU 0xC000
USBUART_med_int__INTC_PRIOR_NUM EQU 3
USBUART_med_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
USBUART_med_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USBUART_med_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED_BLUE
LED_BLUE__0__DR EQU CYREG_GPIO_PRT11_DR
LED_BLUE__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LED_BLUE__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LED_BLUE__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LED_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LED_BLUE__0__HSIOM_MASK EQU 0x000F0000
LED_BLUE__0__HSIOM_SHIFT EQU 16
LED_BLUE__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_BLUE__0__INTR EQU CYREG_GPIO_PRT11_INTR
LED_BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_BLUE__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LED_BLUE__0__MASK EQU 0x10
LED_BLUE__0__OUT_SEL EQU CYREG_UDB_PA6_CFG10
LED_BLUE__0__OUT_SEL_SHIFT EQU 8
LED_BLUE__0__OUT_SEL_VAL EQU -1
LED_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LED_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LED_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LED_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LED_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LED_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LED_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LED_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LED_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LED_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LED_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LED_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LED_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LED_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LED_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LED_BLUE__0__PC EQU CYREG_GPIO_PRT11_PC
LED_BLUE__0__PC2 EQU CYREG_GPIO_PRT11_PC2
LED_BLUE__0__PORT EQU 11
LED_BLUE__0__PS EQU CYREG_GPIO_PRT11_PS
LED_BLUE__0__SHIFT EQU 4
LED_BLUE__DR EQU CYREG_GPIO_PRT11_DR
LED_BLUE__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LED_BLUE__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LED_BLUE__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LED_BLUE__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_BLUE__INTR EQU CYREG_GPIO_PRT11_INTR
LED_BLUE__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_BLUE__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LED_BLUE__MASK EQU 0x10
LED_BLUE__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LED_BLUE__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LED_BLUE__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LED_BLUE__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LED_BLUE__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LED_BLUE__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LED_BLUE__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LED_BLUE__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LED_BLUE__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LED_BLUE__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LED_BLUE__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LED_BLUE__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LED_BLUE__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LED_BLUE__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LED_BLUE__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LED_BLUE__PC EQU CYREG_GPIO_PRT11_PC
LED_BLUE__PC2 EQU CYREG_GPIO_PRT11_PC2
LED_BLUE__PORT EQU 11
LED_BLUE__PS EQU CYREG_GPIO_PRT11_PS
LED_BLUE__SHIFT EQU 4
LED_BLUE_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT6_CC
LED_BLUE_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT6_CC_BUFF
LED_BLUE_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT6_COUNTER
LED_BLUE_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT6_CTRL
LED_BLUE_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT6_INTR
LED_BLUE_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT6_INTR_MASK
LED_BLUE_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT6_INTR_MASKED
LED_BLUE_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT6_INTR_SET
LED_BLUE_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT6_PERIOD
LED_BLUE_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT6_PERIOD_BUFF
LED_BLUE_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT6_STATUS
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x40
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 6
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x4000
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 14
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x40000000
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 30
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x400000
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 22
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x40
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 6
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x40
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 6
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 6
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT6_TR_CTRL0
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT6_TR_CTRL1
LED_BLUE_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT6_TR_CTRL2
LED_BLUE_PWM_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LED_BLUE_PWM_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LED_BLUE_PWM_ISR__INTC_MASK EQU 0x4000000
LED_BLUE_PWM_ISR__INTC_NUMBER EQU 26
LED_BLUE_PWM_ISR__INTC_PRIOR_MASK EQU 0xC00000
LED_BLUE_PWM_ISR__INTC_PRIOR_NUM EQU 3
LED_BLUE_PWM_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
LED_BLUE_PWM_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LED_BLUE_PWM_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CodecI2CM
CodecI2CM_SCB__CTRL EQU CYREG_SCB0_CTRL
CodecI2CM_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
CodecI2CM_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
CodecI2CM_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
CodecI2CM_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
CodecI2CM_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
CodecI2CM_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
CodecI2CM_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
CodecI2CM_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
CodecI2CM_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
CodecI2CM_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
CodecI2CM_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
CodecI2CM_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
CodecI2CM_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
CodecI2CM_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
CodecI2CM_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
CodecI2CM_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
CodecI2CM_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
CodecI2CM_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
CodecI2CM_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
CodecI2CM_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
CodecI2CM_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
CodecI2CM_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
CodecI2CM_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
CodecI2CM_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
CodecI2CM_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
CodecI2CM_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
CodecI2CM_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
CodecI2CM_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
CodecI2CM_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
CodecI2CM_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
CodecI2CM_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
CodecI2CM_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
CodecI2CM_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
CodecI2CM_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
CodecI2CM_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
CodecI2CM_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
CodecI2CM_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
CodecI2CM_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
CodecI2CM_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
CodecI2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
CodecI2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
CodecI2CM_SCB__INTR_M EQU CYREG_SCB0_INTR_M
CodecI2CM_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
CodecI2CM_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
CodecI2CM_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
CodecI2CM_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
CodecI2CM_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
CodecI2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
CodecI2CM_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
CodecI2CM_SCB__INTR_S EQU CYREG_SCB0_INTR_S
CodecI2CM_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
CodecI2CM_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
CodecI2CM_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
CodecI2CM_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
CodecI2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
CodecI2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
CodecI2CM_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
CodecI2CM_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
CodecI2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
CodecI2CM_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
CodecI2CM_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
CodecI2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
CodecI2CM_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
CodecI2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
CodecI2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
CodecI2CM_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
CodecI2CM_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
CodecI2CM_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
CodecI2CM_SCB__SS0_POSISTION EQU 0
CodecI2CM_SCB__SS1_POSISTION EQU 1
CodecI2CM_SCB__SS2_POSISTION EQU 2
CodecI2CM_SCB__SS3_POSISTION EQU 3
CodecI2CM_SCB__STATUS EQU CYREG_SCB0_STATUS
CodecI2CM_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
CodecI2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
CodecI2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
CodecI2CM_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
CodecI2CM_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
CodecI2CM_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
CodecI2CM_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
CodecI2CM_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
CodecI2CM_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
CodecI2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CodecI2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CodecI2CM_SCB_IRQ__INTC_MASK EQU 0x200
CodecI2CM_SCB_IRQ__INTC_NUMBER EQU 9
CodecI2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
CodecI2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
CodecI2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
CodecI2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CodecI2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CodecI2CM_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CodecI2CM_SCBCLK__DIV_ID EQU 0x00000043
CodecI2CM_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
CodecI2CM_SCBCLK__PA_DIV_ID EQU 0x000000FF
CodecI2CM_scl__0__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CodecI2CM_scl__0__HSIOM_GPIO EQU 0
CodecI2CM_scl__0__HSIOM_I2C EQU 14
CodecI2CM_scl__0__HSIOM_I2C_SCL EQU 14
CodecI2CM_scl__0__HSIOM_MASK EQU 0x0000000F
CodecI2CM_scl__0__HSIOM_SHIFT EQU 0
CodecI2CM_scl__0__HSIOM_SPI EQU 15
CodecI2CM_scl__0__HSIOM_SPI_MOSI EQU 15
CodecI2CM_scl__0__HSIOM_UART EQU 9
CodecI2CM_scl__0__HSIOM_UART_RX EQU 9
CodecI2CM_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__0__MASK EQU 0x01
CodecI2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_scl__0__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_scl__0__PORT EQU 4
CodecI2CM_scl__0__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_scl__0__SHIFT EQU 0
CodecI2CM_scl__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__MASK EQU 0x01
CodecI2CM_scl__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_scl__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_scl__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_scl__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_scl__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_scl__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_scl__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_scl__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_scl__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_scl__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_scl__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_scl__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_scl__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_scl__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_scl__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_scl__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_scl__PORT EQU 4
CodecI2CM_scl__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_scl__SHIFT EQU 0
CodecI2CM_sda__0__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CodecI2CM_sda__0__HSIOM_GPIO EQU 0
CodecI2CM_sda__0__HSIOM_I2C EQU 14
CodecI2CM_sda__0__HSIOM_I2C_SDA EQU 14
CodecI2CM_sda__0__HSIOM_MASK EQU 0x000000F0
CodecI2CM_sda__0__HSIOM_SHIFT EQU 4
CodecI2CM_sda__0__HSIOM_SPI EQU 15
CodecI2CM_sda__0__HSIOM_SPI_MISO EQU 15
CodecI2CM_sda__0__HSIOM_UART EQU 9
CodecI2CM_sda__0__HSIOM_UART_TX EQU 9
CodecI2CM_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__0__MASK EQU 0x02
CodecI2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_sda__0__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_sda__0__PORT EQU 4
CodecI2CM_sda__0__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_sda__0__SHIFT EQU 1
CodecI2CM_sda__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__MASK EQU 0x02
CodecI2CM_sda__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_sda__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_sda__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_sda__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_sda__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_sda__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_sda__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_sda__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_sda__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_sda__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_sda__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_sda__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_sda__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_sda__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_sda__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_sda__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_sda__PORT EQU 4
CodecI2CM_sda__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_sda__SHIFT EQU 1

; Codec_LRC
Codec_LRC__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_LRC__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_LRC__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_LRC__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_LRC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_LRC__0__HSIOM_MASK EQU 0x00F00000
Codec_LRC__0__HSIOM_SHIFT EQU 20
Codec_LRC__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__0__MASK EQU 0x20
Codec_LRC__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
Codec_LRC__0__OUT_SEL_SHIFT EQU 10
Codec_LRC__0__OUT_SEL_VAL EQU 1
Codec_LRC__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_LRC__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_LRC__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_LRC__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_LRC__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_LRC__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_LRC__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_LRC__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_LRC__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_LRC__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_LRC__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_LRC__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_LRC__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_LRC__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_LRC__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_LRC__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_LRC__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_LRC__0__PORT EQU 3
Codec_LRC__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_LRC__0__SHIFT EQU 5
Codec_LRC__DR EQU CYREG_GPIO_PRT3_DR
Codec_LRC__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_LRC__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_LRC__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_LRC__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__MASK EQU 0x20
Codec_LRC__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_LRC__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_LRC__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_LRC__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_LRC__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_LRC__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_LRC__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_LRC__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_LRC__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_LRC__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_LRC__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_LRC__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_LRC__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_LRC__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_LRC__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_LRC__PC EQU CYREG_GPIO_PRT3_PC
Codec_LRC__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_LRC__PORT EQU 3
Codec_LRC__PS EQU CYREG_GPIO_PRT3_PS
Codec_LRC__PSOC_I2S_LRCLK__DR EQU CYREG_GPIO_PRT3_DR
Codec_LRC__PSOC_I2S_LRCLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_LRC__PSOC_I2S_LRCLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_LRC__PSOC_I2S_LRCLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_LRC__PSOC_I2S_LRCLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__PSOC_I2S_LRCLK__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__PSOC_I2S_LRCLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__PSOC_I2S_LRCLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__PSOC_I2S_LRCLK__MASK EQU 0x20
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_LRC__PSOC_I2S_LRCLK__PC EQU CYREG_GPIO_PRT3_PC
Codec_LRC__PSOC_I2S_LRCLK__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_LRC__PSOC_I2S_LRCLK__PORT EQU 3
Codec_LRC__PSOC_I2S_LRCLK__PS EQU CYREG_GPIO_PRT3_PS
Codec_LRC__PSOC_I2S_LRCLK__SHIFT EQU 5
Codec_LRC__SHIFT EQU 5

; LED_GREEN
LED_GREEN__0__DR EQU CYREG_GPIO_PRT11_DR
LED_GREEN__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LED_GREEN__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LED_GREEN__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LED_GREEN__0__HSIOM_MASK EQU 0x00000F00
LED_GREEN__0__HSIOM_SHIFT EQU 8
LED_GREEN__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_GREEN__0__INTR EQU CYREG_GPIO_PRT11_INTR
LED_GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_GREEN__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LED_GREEN__0__MASK EQU 0x04
LED_GREEN__0__OUT_SEL EQU CYREG_UDB_PA6_CFG10
LED_GREEN__0__OUT_SEL_SHIFT EQU 4
LED_GREEN__0__OUT_SEL_VAL EQU -1
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LED_GREEN__0__PC EQU CYREG_GPIO_PRT11_PC
LED_GREEN__0__PC2 EQU CYREG_GPIO_PRT11_PC2
LED_GREEN__0__PORT EQU 11
LED_GREEN__0__PS EQU CYREG_GPIO_PRT11_PS
LED_GREEN__0__SHIFT EQU 2
LED_GREEN__DR EQU CYREG_GPIO_PRT11_DR
LED_GREEN__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LED_GREEN__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LED_GREEN__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LED_GREEN__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_GREEN__INTR EQU CYREG_GPIO_PRT11_INTR
LED_GREEN__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LED_GREEN__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LED_GREEN__MASK EQU 0x04
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LED_GREEN__PC EQU CYREG_GPIO_PRT11_PC
LED_GREEN__PC2 EQU CYREG_GPIO_PRT11_PC2
LED_GREEN__PORT EQU 11
LED_GREEN__PS EQU CYREG_GPIO_PRT11_PS
LED_GREEN__SHIFT EQU 2
LED_GREEN_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
LED_GREEN_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
LED_GREEN_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
LED_GREEN_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
LED_GREEN_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
LED_GREEN_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
LED_GREEN_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
LED_GREEN_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
LED_GREEN_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
LED_GREEN_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
LED_GREEN_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
LED_GREEN_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2
LED_GREEN_PWM_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LED_GREEN_PWM_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LED_GREEN_PWM_ISR__INTC_MASK EQU 0x2000000
LED_GREEN_PWM_ISR__INTC_NUMBER EQU 25
LED_GREEN_PWM_ISR__INTC_PRIOR_MASK EQU 0xC000
LED_GREEN_PWM_ISR__INTC_PRIOR_NUM EQU 3
LED_GREEN_PWM_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
LED_GREEN_PWM_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LED_GREEN_PWM_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Codec_BCLK
Codec_BCLK__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_BCLK__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_BCLK__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_BCLK__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_BCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_BCLK__0__HSIOM_MASK EQU 0x000F0000
Codec_BCLK__0__HSIOM_SHIFT EQU 16
Codec_BCLK__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__0__MASK EQU 0x10
Codec_BCLK__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__0__OUT_SEL_SHIFT EQU 8
Codec_BCLK__0__OUT_SEL_VAL EQU 0
Codec_BCLK__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_BCLK__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_BCLK__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_BCLK__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_BCLK__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_BCLK__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_BCLK__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_BCLK__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_BCLK__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_BCLK__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_BCLK__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_BCLK__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_BCLK__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_BCLK__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_BCLK__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_BCLK__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_BCLK__0__PORT EQU 3
Codec_BCLK__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_BCLK__0__SHIFT EQU 4
Codec_BCLK__DR EQU CYREG_GPIO_PRT3_DR
Codec_BCLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_BCLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_BCLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_BCLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__MASK EQU 0x10
Codec_BCLK__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_BCLK__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_BCLK__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_BCLK__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_BCLK__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_BCLK__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_BCLK__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_BCLK__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_BCLK__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_BCLK__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_BCLK__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_BCLK__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_BCLK__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_BCLK__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_BCLK__PC EQU CYREG_GPIO_PRT3_PC
Codec_BCLK__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_BCLK__PORT EQU 3
Codec_BCLK__PS EQU CYREG_GPIO_PRT3_PS
Codec_BCLK__PSOC_I2S_BCLK__DR EQU CYREG_GPIO_PRT3_DR
Codec_BCLK__PSOC_I2S_BCLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_BCLK__PSOC_I2S_BCLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_BCLK__PSOC_I2S_BCLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_BCLK__PSOC_I2S_BCLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__PSOC_I2S_BCLK__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__PSOC_I2S_BCLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__PSOC_I2S_BCLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__PSOC_I2S_BCLK__MASK EQU 0x10
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_BCLK__PSOC_I2S_BCLK__PC EQU CYREG_GPIO_PRT3_PC
Codec_BCLK__PSOC_I2S_BCLK__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_BCLK__PSOC_I2S_BCLK__PORT EQU 3
Codec_BCLK__PSOC_I2S_BCLK__PS EQU CYREG_GPIO_PRT3_PS
Codec_BCLK__PSOC_I2S_BCLK__SHIFT EQU 4
Codec_BCLK__SHIFT EQU 4

; Codec_MCLK
Codec_MCLK__0__DR EQU CYREG_GPIO_PRT5_DR
Codec_MCLK__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Codec_MCLK__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Codec_MCLK__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Codec_MCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Codec_MCLK__0__HSIOM_MASK EQU 0xF0000000
Codec_MCLK__0__HSIOM_SHIFT EQU 28
Codec_MCLK__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__0__INTR EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__0__MASK EQU 0x80
Codec_MCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__0__OUT_SEL_SHIFT EQU 14
Codec_MCLK__0__OUT_SEL_VAL EQU 2
Codec_MCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Codec_MCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Codec_MCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Codec_MCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Codec_MCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Codec_MCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Codec_MCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Codec_MCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Codec_MCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Codec_MCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Codec_MCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Codec_MCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Codec_MCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Codec_MCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Codec_MCLK__0__PC EQU CYREG_GPIO_PRT5_PC
Codec_MCLK__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Codec_MCLK__0__PORT EQU 5
Codec_MCLK__0__PS EQU CYREG_GPIO_PRT5_PS
Codec_MCLK__0__SHIFT EQU 7
Codec_MCLK__DR EQU CYREG_GPIO_PRT5_DR
Codec_MCLK__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Codec_MCLK__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Codec_MCLK__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Codec_MCLK__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__INTR EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__MASK EQU 0x80
Codec_MCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Codec_MCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Codec_MCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Codec_MCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Codec_MCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Codec_MCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Codec_MCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Codec_MCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Codec_MCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Codec_MCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Codec_MCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Codec_MCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Codec_MCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Codec_MCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Codec_MCLK__PC EQU CYREG_GPIO_PRT5_PC
Codec_MCLK__PC2 EQU CYREG_GPIO_PRT5_PC2
Codec_MCLK__PORT EQU 5
Codec_MCLK__PS EQU CYREG_GPIO_PRT5_PS
Codec_MCLK__PSOC_I2S_MCLK__DR EQU CYREG_GPIO_PRT5_DR
Codec_MCLK__PSOC_I2S_MCLK__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Codec_MCLK__PSOC_I2S_MCLK__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Codec_MCLK__PSOC_I2S_MCLK__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Codec_MCLK__PSOC_I2S_MCLK__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__PSOC_I2S_MCLK__INTR EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__PSOC_I2S_MCLK__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__PSOC_I2S_MCLK__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__PSOC_I2S_MCLK__MASK EQU 0x80
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Codec_MCLK__PSOC_I2S_MCLK__PC EQU CYREG_GPIO_PRT5_PC
Codec_MCLK__PSOC_I2S_MCLK__PC2 EQU CYREG_GPIO_PRT5_PC2
Codec_MCLK__PSOC_I2S_MCLK__PORT EQU 5
Codec_MCLK__PSOC_I2S_MCLK__PS EQU CYREG_GPIO_PRT5_PS
Codec_MCLK__PSOC_I2S_MCLK__SHIFT EQU 7
Codec_MCLK__SHIFT EQU 7

; isr_Button
isr_Button__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Button__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Button__INTC_MASK EQU 0x01
isr_Button__INTC_NUMBER EQU 0
isr_Button__INTC_PRIOR_MASK EQU 0xC0
isr_Button__INTC_PRIOR_NUM EQU 3
isr_Button__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Button__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Button__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; AudioClkSel
AudioClkSel_Sync_ctrl_reg__0__MASK EQU 0x01
AudioClkSel_Sync_ctrl_reg__0__POS EQU 0
AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL1
AudioClkSel_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL1
AudioClkSel_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK1
AudioClkSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
AudioClkSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
AudioClkSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
AudioClkSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
AudioClkSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
AudioClkSel_Sync_ctrl_reg__MASK EQU 0x01
AudioClkSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
AudioClkSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
AudioClkSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

; Clk_Counter
Clk_Counter__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clk_Counter__DIV_ID EQU 0x00000040
Clk_Counter__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clk_Counter__PA_DIV_ID EQU 0x000000FF

; Codec_ADCDAT
Codec_ADCDAT__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_ADCDAT__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_ADCDAT__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_ADCDAT__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_ADCDAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_ADCDAT__0__HSIOM_MASK EQU 0xF0000000
Codec_ADCDAT__0__HSIOM_SHIFT EQU 28
Codec_ADCDAT__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_ADCDAT__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_ADCDAT__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_ADCDAT__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_ADCDAT__0__MASK EQU 0x80
Codec_ADCDAT__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_ADCDAT__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_ADCDAT__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_ADCDAT__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_ADCDAT__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_ADCDAT__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_ADCDAT__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_ADCDAT__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_ADCDAT__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_ADCDAT__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_ADCDAT__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_ADCDAT__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_ADCDAT__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_ADCDAT__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_ADCDAT__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_ADCDAT__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_ADCDAT__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_ADCDAT__0__PORT EQU 3
Codec_ADCDAT__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_ADCDAT__0__SHIFT EQU 7
Codec_ADCDAT__DR EQU CYREG_GPIO_PRT3_DR
Codec_ADCDAT__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_ADCDAT__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_ADCDAT__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_ADCDAT__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_ADCDAT__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_ADCDAT__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_ADCDAT__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_ADCDAT__MASK EQU 0x80
Codec_ADCDAT__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_ADCDAT__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_ADCDAT__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_ADCDAT__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_ADCDAT__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_ADCDAT__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_ADCDAT__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_ADCDAT__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_ADCDAT__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_ADCDAT__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_ADCDAT__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_ADCDAT__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_ADCDAT__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_ADCDAT__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_ADCDAT__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_ADCDAT__PC EQU CYREG_GPIO_PRT3_PC
Codec_ADCDAT__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_ADCDAT__PORT EQU 3
Codec_ADCDAT__PS EQU CYREG_GPIO_PRT3_PS
Codec_ADCDAT__PSOC_I2S_SDTI__DR EQU CYREG_GPIO_PRT3_DR
Codec_ADCDAT__PSOC_I2S_SDTI__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_ADCDAT__PSOC_I2S_SDTI__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_ADCDAT__PSOC_I2S_SDTI__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_ADCDAT__PSOC_I2S_SDTI__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_ADCDAT__PSOC_I2S_SDTI__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_ADCDAT__PSOC_I2S_SDTI__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_ADCDAT__PSOC_I2S_SDTI__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_ADCDAT__PSOC_I2S_SDTI__MASK EQU 0x80
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_ADCDAT__PSOC_I2S_SDTI__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_ADCDAT__PSOC_I2S_SDTI__PC EQU CYREG_GPIO_PRT3_PC
Codec_ADCDAT__PSOC_I2S_SDTI__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_ADCDAT__PSOC_I2S_SDTI__PORT EQU 3
Codec_ADCDAT__PSOC_I2S_SDTI__PS EQU CYREG_GPIO_PRT3_PS
Codec_ADCDAT__PSOC_I2S_SDTI__SHIFT EQU 7
Codec_ADCDAT__SHIFT EQU 7

; Codec_DACDAT
Codec_DACDAT__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_DACDAT__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_DACDAT__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_DACDAT__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_DACDAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_DACDAT__0__HSIOM_MASK EQU 0x0F000000
Codec_DACDAT__0__HSIOM_SHIFT EQU 24
Codec_DACDAT__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__0__MASK EQU 0x40
Codec_DACDAT__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__0__OUT_SEL_SHIFT EQU 12
Codec_DACDAT__0__OUT_SEL_VAL EQU 3
Codec_DACDAT__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_DACDAT__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_DACDAT__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_DACDAT__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_DACDAT__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_DACDAT__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_DACDAT__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_DACDAT__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_DACDAT__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_DACDAT__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_DACDAT__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_DACDAT__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_DACDAT__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_DACDAT__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_DACDAT__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_DACDAT__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_DACDAT__0__PORT EQU 3
Codec_DACDAT__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_DACDAT__0__SHIFT EQU 6
Codec_DACDAT__DR EQU CYREG_GPIO_PRT3_DR
Codec_DACDAT__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_DACDAT__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_DACDAT__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_DACDAT__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__MASK EQU 0x40
Codec_DACDAT__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_DACDAT__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_DACDAT__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_DACDAT__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_DACDAT__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_DACDAT__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_DACDAT__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_DACDAT__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_DACDAT__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_DACDAT__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_DACDAT__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_DACDAT__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_DACDAT__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_DACDAT__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_DACDAT__PC EQU CYREG_GPIO_PRT3_PC
Codec_DACDAT__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_DACDAT__PORT EQU 3
Codec_DACDAT__PS EQU CYREG_GPIO_PRT3_PS
Codec_DACDAT__PSOC_I2S_SDTO__DR EQU CYREG_GPIO_PRT3_DR
Codec_DACDAT__PSOC_I2S_SDTO__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_DACDAT__PSOC_I2S_SDTO__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_DACDAT__PSOC_I2S_SDTO__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_DACDAT__PSOC_I2S_SDTO__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__PSOC_I2S_SDTO__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__PSOC_I2S_SDTO__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__PSOC_I2S_SDTO__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__PSOC_I2S_SDTO__MASK EQU 0x40
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_DACDAT__PSOC_I2S_SDTO__PC EQU CYREG_GPIO_PRT3_PC
Codec_DACDAT__PSOC_I2S_SDTO__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_DACDAT__PSOC_I2S_SDTO__PORT EQU 3
Codec_DACDAT__PSOC_I2S_SDTO__PS EQU CYREG_GPIO_PRT3_PS
Codec_DACDAT__PSOC_I2S_SDTO__SHIFT EQU 6
Codec_DACDAT__SHIFT EQU 6

; isr_RxDMADone
isr_RxDMADone__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_RxDMADone__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_RxDMADone__INTC_MASK EQU 0x04
isr_RxDMADone__INTC_NUMBER EQU 2
isr_RxDMADone__INTC_PRIOR_MASK EQU 0xC00000
isr_RxDMADone__INTC_PRIOR_NUM EQU 0
isr_RxDMADone__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_RxDMADone__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_RxDMADone__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_TxDMADone
isr_TxDMADone__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_TxDMADone__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_TxDMADone__INTC_MASK EQU 0x08
isr_TxDMADone__INTC_NUMBER EQU 3
isr_TxDMADone__INTC_PRIOR_MASK EQU 0xC0000000
isr_TxDMADone__INTC_PRIOR_NUM EQU 0
isr_TxDMADone__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_TxDMADone__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_TxDMADone__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ByteCounter_Rx
ByteCounter_Rx_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
ByteCounter_Rx_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
ByteCounter_Rx_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
ByteCounter_Rx_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
ByteCounter_Rx_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
ByteCounter_Rx_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
ByteCounter_Rx_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
ByteCounter_Rx_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
ByteCounter_Rx_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
ByteCounter_Rx_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
ByteCounter_Rx_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
ByteCounter_Rx_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
ByteCounter_Rx_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
ByteCounter_Rx_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
ByteCounter_Rx_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; ByteCounter_Tx
ByteCounter_Tx_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
ByteCounter_Tx_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
ByteCounter_Tx_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
ByteCounter_Tx_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
ByteCounter_Tx_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
ByteCounter_Tx_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
ByteCounter_Tx_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
ByteCounter_Tx_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
ByteCounter_Tx_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
ByteCounter_Tx_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
ByteCounter_Tx_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
ByteCounter_Tx_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
ByteCounter_Tx_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
ByteCounter_Tx_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
ByteCounter_Tx_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Async_Feedback_Counter
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__0__POS EQU 0
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__2__POS EQU 2
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__3__POS EQU 3
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
Async_Feedback_Counter_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Async_Feedback_Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F01
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F11
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Async_Feedback_Counter_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 1
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT1_DIV EQU 65536
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
