# FIFO-
The FIFO Verilog project involves designing and simulating a basic First-In-First-Out buffer module in Verilog, enabling efficient data transfer between modules.
