

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 0bb28b57b5b846393c4c7e6c84b6ff57  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55e778b1e49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_128/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b26270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b26500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b26790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b26a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b26cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b26f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b271d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b27460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b276e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b27960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b27be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b27e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b280e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b28360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b285e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55e778b28860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b28a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b28ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b28ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b290e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b29fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b2a1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b2a400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b2a620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b2a840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55e778b2aa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc2100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc2140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc2180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc21c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc1380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc20e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778b2d900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778b2d920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc20e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778b2d904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e778dc20f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffd2a06dac0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e778b1e49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 39081
gpu_sim_insn = 31133184
gpu_ipc =     796.6322
gpu_tot_sim_cycle = 39081
gpu_tot_sim_insn = 31133184
gpu_tot_ipc =     796.6322
gpu_tot_issued_cta = 100
gpu_occupancy = 12.3825% 
gpu_tot_occupancy = 12.3825% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.2974
partiton_level_parallism_total  =      10.2974
partiton_level_parallism_util =      21.2052
partiton_level_parallism_util_total  =      21.2052
L2_BW  =     373.0124 GB/Sec
L2_BW_total  =     373.0124 GB/Sec
gpu_total_sim_rate=132481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[1]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 587
	L1D_cache_core[2]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 588
	L1D_cache_core[3]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[4]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[5]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 399
	L1D_cache_core[6]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 541
	L1D_cache_core[7]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[8]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[9]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1315
	L1D_cache_core[10]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[11]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[12]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 340
	L1D_cache_core[13]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1045
	L1D_cache_core[14]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[15]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 994
	L1D_cache_core[16]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[17]: Access = 8192, Miss = 7168, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[18]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[19]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[20]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618
	L1D_cache_core[22]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 754
	L1D_cache_core[23]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[24]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[26]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[27]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[28]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 772
	L1D_cache_core[29]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 817
	L1D_cache_core[30]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 963
	L1D_cache_core[31]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 916
	L1D_cache_core[32]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 684
	L1D_cache_core[33]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[34]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 846
	L1D_cache_core[35]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1034
	L1D_cache_core[36]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[37]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[38]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1095
	L1D_cache_core[39]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1259
	L1D_cache_core[40]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1252
	L1D_cache_core[41]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 668
	L1D_cache_core[42]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[43]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[44]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[45]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[46]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[47]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 792
	L1D_cache_core[48]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 385
	L1D_cache_core[49]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1119
	L1D_cache_core[51]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1173
	L1D_cache_core[52]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[53]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 862
	L1D_cache_core[54]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[55]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1064
	L1D_cache_core[56]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[57]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189
	L1D_cache_core[58]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[59]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1089
	L1D_cache_core[60]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1263
	L1D_cache_core[61]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[62]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[63]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[64]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1087
	L1D_cache_core[65]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1158
	L1D_cache_core[66]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[67]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[68]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 940
	L1D_cache_core[69]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 496
	L1D_cache_core[70]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 505
	L1D_cache_core[71]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 594
	L1D_cache_core[72]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1011
	L1D_cache_core[73]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 505
	L1D_cache_core[74]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[75]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1003
	L1D_cache_core[76]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1315
	L1D_cache_core[77]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 835
	L1D_cache_core[78]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876
	L1D_cache_core[79]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1219
	L1D_total_cache_accesses = 403456
	L1D_total_cache_misses = 402432
	L1D_total_cache_miss_rate = 0.9975
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 54952
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.113
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 202752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36385
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1255, 1255, 1255, 1255, 1255, 1255, 1255, 1255, 
gpgpu_n_tot_thrd_icount = 32130048
gpgpu_n_tot_w_icount = 1004064
gpgpu_n_stall_shd_mem = 562250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 201728
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 405504
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 2251776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 134272
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 427978
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3035843	W0_Idle:863095	W0_Scoreboard:2267014	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1001600
single_issue_nums: WS0:250968	WS1:250968	WS2:250968	WS3:250968	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1613824 {8:201728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8069120 {40:201728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 2202 
max_icnt2mem_latency = 2004 
maxmrqlatency = 132 
max_icnt2sh_latency = 575 
averagemflatency = 756 
avg_icnt2mem_latency = 547 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 31 
mrq_lat_table:16313 	8790 	5218 	2248 	2468 	1161 	130 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47112 	101211 	142892 	109031 	2186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	23671 	28534 	42737 	50047 	66255 	123616 	67572 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	209333 	37904 	26126 	27932 	34385 	37670 	24017 	4888 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	12 	12 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        68        64        68        76        68        64        64        72        72        64        68        64         8         8 
dram[1]:        64        64        64        64        68        84        64        64        64        80        64        64        68        64         8         8 
dram[2]:        64        64        64        64        64        76        64        72        64        76        64        72        64        64         8         8 
dram[3]:        64        64        64        64        64        72        64        64        64        72        64        64        64        64         8         8 
dram[4]:        64        64        64        64        68        80        64        64        64        72        64        64        64        64         8         0 
dram[5]:        64        64        64        64        68        80        64        64        64        76        64        64        68        64         8         8 
dram[6]:        64        64        68        64        68        72        68        64        64        72        72        64        68        64         8         0 
dram[7]:        64        64        68        64        68        76        72        64        64        72        72        64        68        64         0         0 
dram[8]:        64        64        64        64        68        72        72        64        68        68        72        64        64        64         8         8 
dram[9]:        64        64        64        64        76        72        72        64        68        72        72        64        68        64         8         0 
dram[10]:        64        64        64        64        76        76        64        68        68        76        64        72        64        64         8         8 
dram[11]:        64        64        64        64        76        72        64        72        68        68        64        72        64        64         8         8 
dram[12]:        64        64        64        64        64        72        64        72        64        68        64        72        64        64         0         8 
dram[13]:        64        64        64        64        72        64        64        72        68        64        64        72        64        64         8         8 
dram[14]:        64        64        64        64        64        68        64        64        64        64        64        64        64        64         8         8 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64         8         8 
dram[16]:        64        64        64        64        64        76        64        64        64        64        64        64        64        72         8         8 
dram[17]:        64        64        64        64        64        72        68        64        64        64        68        64        64        72         8         8 
dram[18]:        64        64        64        64        64        68        64        64        64        64        64        64        64        68         8         8 
dram[19]:        64        64        64        64        64        72        64        64        64        64        64        64        64        72         0         8 
dram[20]:        64        64        64        64        64        76        64        64        64        68        64        64        64        68         0         8 
dram[21]:        64        64        64        64        64        76        69        64        64        72        72        64        64        68         8         8 
dram[22]:        64        64        64        64        64        76        72        64        64        72        72        64        64        68         8         8 
dram[23]:        64        64        64        64        64        76        72        64        64        72        72        64        64        68         0         8 
dram[24]:        64        64        68        64        64        72        68        72        64        64        68        68        64        68         8         8 
dram[25]:        64        64        64        64        64        68        68        64        64        64        72        64        64        68         8         8 
dram[26]:        64        64        64        64        72        68        76        64        72        68        68        64        64        64         8         8 
dram[27]:        64        64        68        64        68        68        76        76        72        64        76        69        64        64         8         8 
dram[28]:        64        64        64        64        68        80        76        72        64        72        72        72        64        64         8         8 
dram[29]:        64        64        64        68        64        68        73        72        64        72        72        72        64        64         8         8 
dram[30]:        64        64        64        64        64        72        76        72        64        72        80        64        64        68         8         8 
dram[31]:        64        64        64        64        72        72        68        72        64        72        72        64        64        68         0         8 
maximum service time to same row:
dram[0]:     29256     30231     29345     28722     31038     31200     30842     30645     19837     30190     31984     30776     30857     29565     30087     29994 
dram[1]:     29275     30219     28532     30314     30757     30888     32231     30648     31662     30335     31007     30861     30444     28242     27243     29830 
dram[2]:     29277     29799     29331     28906     31562     30455     30308     30424     31691     30359     30511     30500     30575     19855     30112     30178 
dram[3]:     29293     30535     29319     28702     30496     30837     31088     30438     30837     30355     31374     30551     30556     28916     30461     30167 
dram[4]:     30278     19638     30993     30950     29283     29204     29539     30260     30147     30351     31293     30910     30725     30614     28340      8196 
dram[5]:     30275     29950     30016     28970     31484     30090     29536     30693     29238     30525     31526     31221     29931     30706     29352     28153 
dram[6]:     30372     30640     29440     28717     30540     30259     31038     31989     19880     30375     30592     30058     30773     30653     28616      8212 
dram[7]:     30324     31302     29426     19610     30291     28946     31166     30221     19868     30941     31149     31841     30797     30913      8027      8213 
dram[8]:     30881     30251     30289     29604     20007     30291     32090     32524     30267     30280     30766     30455     29987     31025     29335     29268 
dram[9]:     29106     31330     31062     29598     20020     30371     30861     32191     30203     31105     30871     30066     30057     31827     28889      8248 
dram[10]:     30972     30953     30151     30280     29196     30932     32153     30070     30074     31012     20171     29987     29953     31090     30222     29077 
dram[11]:     31089     30465     30685     30331     29179     31126     31177     30604     30090     30994     20171     30001     30058     30697     29461     27730 
dram[12]:     30914     29193     29847     19920     29805     31063     30957     30190     29017     30880     30855     30707     31162     30669      7902     29892 
dram[13]:     30978     29815     30457     19916     31748     31582     30548     28901     29086     30901     30967     30480     30488     30704     27666     29532 
dram[14]:     30977     29198     28841     29565     29930     30374     31471     31293     30382     30832     30639     30949     28899     30476     29901     27834 
dram[15]:     30500     31150     30193     29554     29998     30936     32076     32362     30295     30893     31230     29400     30087     30027     28836     29684 
dram[16]:     30909     30135     30342     18132     30390     30227     32322     31685     28761     31202     31296     30809     31222     30425     30046     28271 
dram[17]:     30960     29091     29421     18127     28677     30211     31330     31252     31125     30818     30155     31033     20231     30709     30236     29713 
dram[18]:     30868     29300     30440     29179     30530     31366     30585     29903     31870     30770     31003     31659     30973     30408     30621     29349 
dram[19]:     30811     30343     30440     29131     30537     31635     30822     30962     31619     30218     30405     31720     29182     30651      7790     15945 
dram[20]:     30980     30121     30296     30379     30953     30336     30874     29171     31294     29455     31881     28948     30994     28569      7818     30026 
dram[21]:     30988     30033     30716     30363     30942     30691     20027     30175     31394     31247     31115     19638     30994     29206     30970     30029 
dram[22]:     30969     29625     30569     29281     30984     30157     31009     31244     31308     30744     32351     19639     29283     30421     30025     30085 
dram[23]:     30980     29640     20147     30251     30972     30052     31308     31395     31411     30348     31095     19638     30858     30398      7878     30170 
dram[24]:     30476     30640     29962     30447     28847     29908     30021     31101     30776     29625     20148     19714     18326     30950     29225     30047 
dram[25]:     30861     30588     30927     28826     19988     29845     32107     31217     30202     30010     29850     30958     31765     30533     28858     29177 
dram[26]:     30432     30615     31775     29856     19979     31884     30906     31251     30207     29990     20007     28926     31604     28833     28878     28444 
dram[27]:     30412     31028     20086     29747     18195     31063     30086     30405     30744     19458     31150     19869     20079     29222     28861     28656 
dram[28]:     31583     19581     31142     19868     28833     29879     31336     30353     31038     30063     20028     30489     20036     31153     30610     28938 
dram[29]:     31558     19585     20109     30440     28853     17732     20010     30614     31631     30074     20067     29916     31889     31067     30226     28462 
dram[30]:     30736     30335     30252     29846     19962     19818     30775     30030     30738     30015     30983     19425     30413     30495     30667     28468 
dram[31]:     30876     30288     31050     19867     20021     30331     31480     30560     30777     30003     31014     19431     30071     30500      7662     30455 
average row accesses per activate:
dram[0]: 11.571428 13.333333 10.000000  8.800000 15.400000 22.000000 19.000000 19.000000 12.333333 20.000000 26.666666 12.666667 39.000000 18.500000  5.000000  4.000000 
dram[1]: 13.000000 13.333333 13.666667  7.666667 26.666666 30.666666 36.000000 19.500000 24.000000 43.000000 18.000000 11.142858 40.000000 18.500000  3.500000  5.000000 
dram[2]: 16.000000 13.333333 19.500000 13.333333  9.111111 29.333334 18.500000 40.000000 12.333333 43.000000 18.500000 10.000000 36.500000 19.500000  5.000000  5.000000 
dram[3]: 11.571428 19.000000 16.200001 13.333333 15.600000 20.500000 13.000000 19.500000 35.000000 40.000000 16.000000 13.000000 38.000000 25.333334  4.500000  5.000000 
dram[4]: 11.142858 11.285714 13.000000 14.000000 14.000000 23.000000 38.000000 19.000000 36.000000 26.666666 11.428572  8.400000 36.000000 36.000000  4.000000  8.000000 
dram[5]:  9.750000 16.000000 11.000000 13.666667 15.800000 18.400000 17.500000 12.833333 18.750000 42.000000 15.600000 10.000000 19.500000 36.000000  4.000000  5.500000 
dram[6]: 12.333333 13.666667  9.400000 12.000000 20.000000 12.857142 39.000000 35.000000 15.600000 40.000000 20.000000 12.666667 40.000000 38.000000  5.000000  8.000000 
dram[7]: 27.333334 13.666667 10.750000 12.285714 16.799999 15.166667 39.000000 18.500000 18.750000 39.000000 16.400000 12.666667 20.500000 36.000000  8.000000  8.000000 
dram[8]:  8.800000 12.000000 11.714286 16.400000 11.714286 14.000000 16.400000 23.333334 19.500000 20.000000 21.000000 10.857142 36.000000 36.000000  5.000000  5.000000 
dram[9]: 10.750000 16.000000 13.333333 13.666667 21.500000 17.200001 20.500000 22.333334 27.333334 28.000000 12.000000 11.714286 37.000000 18.500000  5.000000  8.000000 
dram[10]: 16.000000 12.833333 16.000000 13.666667 21.000000 13.000000 35.000000 38.000000 14.000000 18.000000 11.714286 10.750000 36.000000 36.000000  5.000000  7.000000 
dram[11]: 11.285714 38.000000 11.714286 13.666667 40.500000 14.000000 24.000000 21.000000 11.714286 19.500000 16.000000 14.000000 25.333334 19.500000  6.000000  4.666667 
dram[12]: 25.333334 15.600000 10.500000 13.166667  9.111111 16.799999 37.000000 42.000000 18.500000 26.666666 15.600000 14.333333 35.000000 37.000000  8.000000  3.000000 
dram[13]: 38.000000 26.666666 16.799999 13.333333 20.000000 12.666667 36.000000 40.000000 11.714286 13.000000 18.500000 14.333333 25.333334 37.000000  6.000000  4.000000 
dram[14]: 18.000000 16.000000 14.333333 10.000000 18.500000 25.333334 19.500000 24.000000 18.500000 14.800000 13.333333 12.666667 24.666666 10.857142  5.000000  4.000000 
dram[15]: 25.333334 19.500000 16.799999 10.500000  9.333333 19.000000 36.000000 34.000000 37.000000 37.000000 15.600000 10.125000 35.000000 36.000000  3.200000  3.250000 
dram[16]: 11.142858 15.600000 10.000000 16.400000 19.500000 15.333333 24.000000 36.000000 11.142858 24.666666 18.000000 24.666666 36.000000 41.000000  6.000000  6.000000 
dram[17]: 12.833333 11.428572 14.333333 12.000000 13.666667 28.000000 19.500000 18.250000 24.666666 15.200000 13.000000 14.600000 36.000000 40.000000  6.000000  4.333333 
dram[18]: 19.500000 15.200000 16.799999 20.500000 16.799999 15.600000 17.750000 18.000000 24.000000 15.000000 15.000000 11.142858 36.000000 40.000000  6.000000  2.285714 
dram[19]: 13.333333 15.600000 13.666667 26.666666 15.600000 14.166667 19.500000 36.000000 18.750000 24.000000 18.500000 18.500000 38.000000 22.000000  8.000000  6.000000 
dram[20]: 19.500000 18.500000 12.285714  9.777778 11.428572 42.000000 35.000000 19.500000 37.000000 39.000000 15.600000  9.875000 24.666666 26.666666  8.000000  5.000000 
dram[21]: 20.000000 16.000000 12.285714 13.500000 12.666667 22.250000 19.250000 26.000000 19.000000 41.000000 12.285714 15.200000 37.000000 39.000000  5.000000  5.000000 
dram[22]: 20.000000 16.000000 14.166667  9.444445 11.714286 15.000000 21.000000 12.500000 24.666666 26.666666 20.000000 10.857142 34.000000 40.000000  5.000000  5.000000 
dram[23]: 11.714286 18.500000 12.571428 16.799999 13.166667 13.000000 40.000000 18.500000 37.000000 28.333334 20.500000 15.200000 24.666666 39.000000  8.000000  5.000000 
dram[24]: 16.400000 14.000000 10.222222 11.714286 18.500000 12.285714 38.000000 26.000000 15.600000 18.500000  9.333333 16.000000 19.000000 19.500000  5.000000  5.000000 
dram[25]: 27.333334 20.250000 16.799999  9.444445 18.500000 25.333334 38.000000 18.500000 15.200000 14.800000 14.666667 15.200000 36.000000 20.000000  6.000000  5.000000 
dram[26]: 26.000000 13.333333 20.000000 10.125000 26.666666 19.000000 43.000000 18.500000 17.200001 21.000000  9.600000 14.800000 36.000000 38.000000  4.000000  5.000000 
dram[27]: 15.600000 20.000000 40.000000 11.714286 12.000000 11.428572 15.333333 43.000000 17.200001 13.000000 17.600000  9.000000 36.000000 37.000000  4.000000  5.000000 
dram[28]: 25.333334 18.500000 10.500000 12.285714 14.000000 18.799999 42.000000 21.000000 19.000000 16.799999 13.142858 16.799999 38.000000 36.000000  5.000000  4.000000 
dram[29]: 13.000000 18.500000 14.000000 10.500000 18.500000 12.285714 14.666667 20.500000 19.000000 16.799999 15.666667 14.333333 35.000000 38.000000  6.000000  3.500000 
dram[30]: 25.333334 12.666667 12.428572 14.000000 16.000000 14.000000 12.714286 21.000000 24.666666 40.000000 22.500000 11.714286 35.000000 26.000000  5.000000  3.500000 
dram[31]: 38.000000 16.000000  9.777778  9.777778 21.500000 21.000000 36.000000 14.000000 25.333334 41.000000 11.250000 16.000000 12.666667 36.000000  8.000000  5.000000 
average row locality = 36329/2233 = 16.269144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        68        64        68        76        68        64        64        72        72        64        68        64         8         8 
dram[1]:        64        64        64        64        68        84        64        64        64        80        64        64        68        64         8         8 
dram[2]:        64        64        64        64        64        76        64        72        64        76        64        72        64        64         8         8 
dram[3]:        64        64        64        64        64        72        64        64        64        72        64        64        64        64         8         8 
dram[4]:        64        64        64        64        68        80        64        64        64        72        64        64        64        64         8         8 
dram[5]:        64        64        64        64        68        80        64        64        64        76        64        64        68        64         8         8 
dram[6]:        64        64        68        64        68        72        68        64        64        72        72        64        68        64         8         8 
dram[7]:        64        64        68        64        68        76        72        64        64        72        72        64        68        64         8         8 
dram[8]:        64        64        64        64        68        72        72        64        68        68        72        64        64        64         8         8 
dram[9]:        64        64        64        64        76        72        72        64        68        72        72        64        68        64         8         8 
dram[10]:        64        64        64        64        76        76        64        68        68        76        64        72        64        64         8         8 
dram[11]:        64        64        64        64        76        72        64        72        68        68        64        72        64        64         8         8 
dram[12]:        64        64        64        64        64        72        64        72        64        68        64        72        64        64         8         8 
dram[13]:        64        64        64        64        72        64        64        72        68        64        64        72        64        64         8         8 
dram[14]:        64        64        64        64        64        68        64        64        64        64        64        64        64        64         8         8 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64         8         8 
dram[16]:        64        64        64        64        64        76        64        64        64        64        64        64        64        72         8         8 
dram[17]:        64        64        64        64        64        72        68        64        64        64        68        64        64        72         8         8 
dram[18]:        64        64        64        64        64        68        64        64        64        64        64        64        64        68         8         8 
dram[19]:        64        64        64        64        64        72        64        64        64        64        64        64        64        72         8         8 
dram[20]:        64        64        64        64        64        76        64        64        64        68        64        64        64        68         8         8 
dram[21]:        64        64        64        64        64        76        72        64        64        72        72        64        64        68         8         8 
dram[22]:        64        64        64        64        64        76        72        64        64        72        72        64        64        68         8         8 
dram[23]:        64        64        64        64        64        76        72        64        64        72        72        64        64        68         8         8 
dram[24]:        64        64        68        64        64        72        68        72        64        64        72        72        64        68         8         8 
dram[25]:        64        64        64        64        64        68        68        64        64        64        72        64        64        68         8         8 
dram[26]:        64        64        64        64        72        68        76        64        72        68        76        64        64        64         8         8 
dram[27]:        64        64        68        64        72        68        76        76        72        64        76        76        64        64         8         8 
dram[28]:        64        64        64        64        68        80        76        72        64        72        80        72        64        64         8         8 
dram[29]:        64        64        64        68        64        72        76        72        64        72        80        72        64        64         8         8 
dram[30]:        64        64        64        64        64        72        76        72        64        72        80        68        64        68         8         8 
dram[31]:        64        64        64        64        72        72        68        72        64        72        72        68        64        68         8         8 
total dram reads = 30364
bank skew: 84/8 = 10.50
chip skew: 984/912 = 1.08
number of total write accesses:
dram[0]:        68        64        88        96        36        48        32        48        40        32        32        48        40        40         8        16 
dram[1]:        56        64        72       112        48        32        32        56        32        24        32        56        48        40        24         8 
dram[2]:        64        64        56        64        72        48        40        32        40        40        40        72        40        56         8         8 
dram[3]:        68        48        72        64        56        40        56        56        24        32        64        56        48        48         4         8 
dram[4]:        56        64        56        80        64        48        48        48        32        32        64        80        32        32        16         0 
dram[5]:        56        64        96        72        44        48        24        52        44        32        56        64        40        32        16        12 
dram[6]:        40        72       104        80        48        72        40        24        56        32        32        48        48        48         8         0 
dram[7]:        72        72        72        88        64        64        24        40        48        24        40        48        56        32         0         0 
dram[8]:        96        80        72        72        56        48        40        24        40        48        48        48        32        32         8         8 
dram[9]:        88        64        64        72        40        56        40        12        56        48        48        72        24        40        28         0 
dram[10]:        64        52        64        72        32        60        24        32        64        56        72        56        36        32         8        24 
dram[11]:        60        48        72        72        20        48        32        48        56        40        64        48        48        56        16        24 
dram[12]:        48        56        80        60        72        48        40        48        40        48        56        56        24        40         0        28 
dram[13]:        48        64        80        64        32        48        32        32        56        56        40        56        48        40        16        16 
dram[14]:        32        64        88       104        40        32        56        32        40        40        64        48        40        48         8        16 
dram[15]:        48        56        80        80        80        48        32        16        40        40        56        68        24        32        32        20 
dram[16]:        56        56       104        72        56        64        32        32        56        40        32        40        32        40        16        16 
dram[17]:        52        64        88        80        72        48        40        36        40        48        40        36        32        32        16        20 
dram[18]:        56        48        80        72        80        40        28        32        32        48        44        56        32        48        16        32 
dram[19]:        64        56        72        64        56        56        56        32        48        32        40        40        48        64         0        16 
dram[20]:        56        40        88        96        64        32        24        56        40        40        56        64        40        48         0         8 
dram[21]:        64        64        88        68        48        56        20        56        48        40        56        48        40        40         8         8 
dram[22]:        64        64        88        84        72        56        48        44        40        32        32        48        16        48         8         8 
dram[23]:        72        40        96        80        64        60        32        40        40        52        40        48        40        40         0         8 
dram[24]:        72        80        96        72        40        56        32        24        56        40        48        32        48        40         8         8 
dram[25]:        72        68        80        84        40        32        32        40        48        40        64        48        32        48        16         8 
dram[26]:        56        64        64        72        32        32        40        40        56        64        80        40        36        48        16         8 
dram[27]:        56        64        48        72        48        48        64        40        56        56        48        56        32        40        16         8 
dram[28]:        48        40        80        88        64        56        32        48        48        48        48        48        48        32         8        16 
dram[29]:        56        40        80        64        40        56        48        40        48        48        56        56        24        48        16        24 
dram[30]:        48        48        92        80        64        48        52        48        40        32        40        56        24        40         8        24 
dram[31]:        48        64        96        96        56        48        16        48        48        40        72        48        48        16         0         8 
total dram writes = 23920
min_bank_accesses = 0!
chip skew: 752/728 = 1.03
average mf latency per bank:
dram[0]:       3134      3506      2570      2637      3876      3578      4394      3998      3644      4078      3415      3429     16010     17980     26357     17521
dram[1]:       3638      3830      2969      2500      3533      3835      4661      3848      3962      4177      3664      3024     15166     18079     12605     26968
dram[2]:       3252      3851      3360      3423      2973      3518      4263      4505      3830      3733      3224      2384     16620     15652     25749     25027
dram[3]:       3135      4151      2878      3368      3439      3832      3555      3841      4405      4108      2685      3012     15321     16617     34927     25567
dram[4]:       3687      3648      3170      3011      3017      3459      3708      4074      4191      4012      2746      2589     19262     20603     17898     53026
dram[5]:       3734      3754      2473      3373      3758      3528      4824      4046      3573      4064      3055      2990     16851     20643     16904     21345
dram[6]:       4241      3414      2331      3077      3524      2992      3998      5282      3128      4118      3437      3455     14948     16954     26122     51952
dram[7]:       3261      3523      2790      2979      2957      3108      4461      4271      3536      4583      3133      3348     14038     19723     51606     52289
dram[8]:       2811      3424      2954      3269      3213      3824      3846      5230      3481      3589      2894      3273     18665     20239     25667     27043
dram[9]:       2930      3845      3168      3243      3472      3531      3768      5940      3064      3324      2883      2568     19010     18299     11702     52800
dram[10]:       3577      4184      3133      3218      3871      3242      4968      4480      2800      3147      2585      2833     17505     19608     25296     13587
dram[11]:       3549      4243      2915      3154      4406      3771      4630      3758      3040      3948      2809      3098     15742     15920     17259     13427
dram[12]:       3820      3782      2822      3560      2847      3630      4107      3936      3693      3581      2980      2941     19392     17950     50500     10967
dram[13]:       3985      3720      2755      3401      3972      3930      4416      4502      3090      3419      3444      2980     15421     18174     16740     16510
dram[14]:       4621      3732      2645      2675      3979      4488      3473      4778      3841      3988      2793      3456     16966     17082     25312     17339
dram[15]:       3886      4072      2878      3181      2784      3849      4573      5813      3921      3993      2973      2844     19766     20014     10087     14226
dram[16]:       3490      3846      2271      3266      3411      3259      4512      5026      3276      3947      3693      3647     17848     16565     17200     17279
dram[17]:       3571      3558      2565      3005      3029      3752      4008      4777      3783      3827      3147      3963     17525     18048     17892     13935
dram[18]:       3495      4242      2645      3229      2801      4167      4657      5011      4001      3771      3057      3153     18040     16468     17832      9901
dram[19]:       3218      3970      2851      3549      3406      3514      3567      5016      3516      4293      3354      3686     15300     13832     51737     17485
dram[20]:       3495      4943      2625      2880      3337      4209      5011      4038      3894      3966      3041      3079     18046     16600     51516     26082
dram[21]:       3250      3848      2573      3353      3678      3411      4564      3834      3656      3874      2798      3288     16601     17605     25019     26498
dram[22]:       3408      3776      2694      3035      3096      3431      3478      4386      3766      4081      3346      3299     22161     16701     26947     26144
dram[23]:       3149      4700      2450      3167      3286      3258      4017      4709      3807      3352      3227      3442     16941     17735     55265     26327
dram[24]:       3144      3330      2414      3201      3963      3520      4221      5013      3260      3998      2879      3703     15428     17706     27144     26031
dram[25]:       3169      3621      2753      2919      4100      4506      4277      4392      3398      3869      2536      3408     17620     15864     17441     26410
dram[26]:       3632      3758      3167      3152      4091      4544      3701      4509      3011      3136      2183      3667     16659     16526     17572     26788
dram[27]:       3643      3744      3389      3236      3513      3810      3092      4097      3042      3426      2739      2810     17970     18205     18112     26815
dram[28]:       3687      4601      2734      2877      3216      3318      4089      3891      3670      3619      2752      3399     15011     19684     26069     16513
dram[29]:       3446      4513      2714      3376      3998      3456      3419      4103      3489      3468      2720      3113     18731     16639     16938     12681
dram[30]:       3827      4263      2601      3232      3200      3792      3265      3911      3894      4020      2995      3046     19612     17587     26177     12828
dram[31]:       3789      3783      2522      2873      3291      3893      5102      3925      3661      3873      2371      3375     15476     22882     50664     26611
maximum mf latency per bank:
dram[0]:       1412      1442      1367      1367      1309      1386      1440      1415      1382      1437      1437      1380      2111      2171      1775      1714
dram[1]:       1406      1426      1387      1350      1445      1409      1497      1621      1370      1381      1444      1538      2109      2164      1772      1714
dram[2]:       1380      1415      1491      1410      1446      1432      1479      1439      1365      1446      1281      1366      2105      2145      1783      1694
dram[3]:       1377      1404      1493      1375      1416      1377      1436      1419      1351      1451      1428      1483      2102      2130      1821      1705
dram[4]:       1483      1447      1573      1381      1435      1547      1457      1386      1385      1379      1306      1474      2202      2178      1965      1721
dram[5]:       1469      1454      1430      1433      1589      1453      1458      1426      1394      1535      1489      1422      2079      2174      1924      1743
dram[6]:       1459      1495      1429      1398      1599      1420      1429      1604      1375      1458      1491      1344      2074      2168      1773      1723
dram[7]:       1479      1494      1375      1395      1433      1466      1423      1384      1357      1455      1256      1488      2074      2179      1770      1713
dram[8]:       1471      1451      1402      1442      1362      1467      1398      1425      1395      1508      1442      1479      2180      2170      1939      1685
dram[9]:       1429      1414      1502      1498      1406      1432      1440      1400      1395      1370      1434      1239      2096      2169      1756      1673
dram[10]:       1445      1403      1383      1493      1465      1649      1443      1421      1386      1530      1286      1523      2076      2156      1759      1664
dram[11]:       1374      1449      1545      1442      1465      1612      1439      1421      1335      1461      1386      1473      2194      2162      1956      1643
dram[12]:       1413      1394      1361      1438      1479      1410      1419      1503      1468      1444      1396      1299      2094      2145      1778      1676
dram[13]:       1361      1381      1357      1641      1473      1415      1493      1519      1485      1422      1514      1530      2097      2131      1777      1664
dram[14]:       1397      1424      1502      1652      1389      1431      1496      1353      1432      1376      1526      1494      2181      2177      1936      1636
dram[15]:       1423      1337      1433      1418      1451      1439      1429      1346      1423      1406      1514      1476      2091      2158      1761      1642
dram[16]:       1373      1437      1366      1466      1386      1405      1641      1438      1432      1383      1515      1398      2024      2135      1840      1791
dram[17]:       1374      1311      1358      1470      1380      1380      1641      1430      1335      1425      1270      1471      2031      2143      1825      1781
dram[18]:       1494      1386      1388      1392      1414      1374      1440      1451      1351      1506      1502      1432      2028      2161      1813      1778
dram[19]:       1489      1419      1389      1396      1406      1404      1421      1450      1424      1432      1500      1366      2017      2158      1806      1766
dram[20]:       1453      1804      1630      1581      1424      1549      1486      1785      1426      1410      1355      1475      2041      2120      1880      1920
dram[21]:       1451      1393      1621      1581      1374      1442      1437      1394      1427      1506      1415      1454      2040      2126      1881      1820
dram[22]:       1478      1439      1383      1453      1438      1501      1420      1418      1369      1347      1323      1472      2040      2113      1875      1816
dram[23]:       1474      1590      1378      1494      1445      1516      1471      1579      1512      1382      1335      1381      2041      2118      1854      1888
dram[24]:       1401      1462      1541      1395      1395      1385      1358      1431      1427      1597      1401      1339      2036      2118      1839      1831
dram[25]:       1413      1459      1535      1466      1402      1387      1382      1444      1424      1368      1428      1445      2030      2113      1845      1832
dram[26]:       1350      1470      1434      1395      1518      1469      1420      1395      1414      1535      1512      1445      2045      2136      1848      1822
dram[27]:       1344      1523      1438      1436      1545      1469      1405      1376      1378      1516      1515      1302      2038      2124      1846      1807
dram[28]:       1443      1398      1318      1559      1401      1427      1431      1454      1373      1406      1426      1541      2048      2123      1814      1716
dram[29]:       1438      1397      1345      1580      1414      1415      1503      1420      1432      1373      1393      1519      2044      2121      1824      1719
dram[30]:       1381      1360      1409      1493      1364      1509      1498      1454      1433      1418      1529      1431      2049      2122      1796      1716
dram[31]:       1365      1353      1418      1499      1401      1509      1419      1438      1428      1599      1404      1550      2047      2122      1775      1715
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 39097 -   mf: uid=1346291, sid4294967295:w4294967295, part=0, addr=0xc0a27200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38997), 
Ready @ 39099 -   mf: uid=1346293, sid4294967295:w4294967295, part=0, addr=0xc0898e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38999), 
Ready @ 39104 -   mf: uid=1346297, sid4294967295:w4294967295, part=0, addr=0xc0a27280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39004), 
Ready @ 39107 -   mf: uid=1346300, sid4294967295:w4294967295, part=0, addr=0xc0898e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39007), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27558 n_act=79 n_pre=63 n_ref_event=0 n_req=1140 n_rd=956 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.05766
n_activity=4453 dram_eff=0.38
bk0: 64a 29051i bk1: 64a 29047i bk2: 68a 28953i bk3: 64a 28916i bk4: 68a 29086i bk5: 76a 29105i bk6: 68a 29156i bk7: 64a 29084i bk8: 64a 29087i bk9: 72a 29150i bk10: 72a 29163i bk11: 64a 29095i bk12: 68a 29182i bk13: 64a 29160i bk14: 8a 29294i bk15: 8a 29261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930702
Row_Buffer_Locality_read = 0.983264
Row_Buffer_Locality_write = 0.657609
Bank_Level_Parallism = 1.515246
Bank_Level_Parallism_Col = 1.406360
Bank_Level_Parallism_Ready = 1.178487
write_to_read_ratio_blp_rw_average = 0.489929
GrpLevelPara = 1.289399 

BW Util details:
bwutil = 0.057659 
total_CMD = 29345 
util_bw = 1692 
Wasted_Col = 1174 
Wasted_Row = 348 
Idle = 26131 

BW Util Bottlenecks: 
RCDc_limit = 147 
RCDWRc_limit = 412 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 859 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27558 
Read = 956 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 1140 
total_req = 1692 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 1692 
Row_Bus_Util =  0.004839 
CoL_Bus_Util = 0.057659 
Either_Row_CoL_Bus_Util = 0.060896 
Issued_on_Two_Bus_Simul_Util = 0.001602 
issued_two_Eff = 0.026301 
queue_avg = 0.110104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.110104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 39081 -   mf: uid=1346279, sid4294967295:w4294967295, part=1, addr=0xc0898f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38981), 
Ready @ 39088 -   mf: uid=1346284, sid4294967295:w4294967295, part=1, addr=0xc0898f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38988), 
Ready @ 39095 -   mf: uid=1346289, sid4294967295:w4294967295, part=1, addr=0xc0730800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38995), 
Ready @ 39103 -   mf: uid=1346294, sid4294967295:w4294967295, part=1, addr=0xc0730880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39003), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27569 n_act=70 n_pre=54 n_ref_event=0 n_req=1140 n_rd=956 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.05766
n_activity=4331 dram_eff=0.3907
bk0: 64a 29075i bk1: 64a 29022i bk2: 64a 29063i bk3: 64a 28784i bk4: 68a 29155i bk5: 84a 29171i bk6: 64a 29176i bk7: 64a 29112i bk8: 64a 29162i bk9: 80a 29203i bk10: 64a 29143i bk11: 64a 29062i bk12: 68a 29178i bk13: 64a 29131i bk14: 8a 29223i bk15: 8a 29283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938596
Row_Buffer_Locality_read = 0.983264
Row_Buffer_Locality_write = 0.706522
Bank_Level_Parallism = 1.533485
Bank_Level_Parallism_Col = 1.429764
Bank_Level_Parallism_Ready = 1.200355
write_to_read_ratio_blp_rw_average = 0.473321
GrpLevelPara = 1.290381 

BW Util details:
bwutil = 0.057659 
total_CMD = 29345 
util_bw = 1692 
Wasted_Col = 1094 
Wasted_Row = 290 
Idle = 26269 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 326 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 895 
rwq = 0 
CCDLc_limit_alone = 895 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27569 
Read = 956 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1140 
total_req = 1692 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1692 
Row_Bus_Util =  0.004226 
CoL_Bus_Util = 0.057659 
Either_Row_CoL_Bus_Util = 0.060521 
Issued_on_Two_Bus_Simul_Util = 0.001363 
issued_two_Eff = 0.022523 
queue_avg = 0.116783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.116783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39127 -   mf: uid=1346312, sid4294967295:w4294967295, part=2, addr=0xc07bb980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39027), 
Ready @ 39135 -   mf: uid=1346314, sid4294967295:w4294967295, part=2, addr=0xc07bb900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39035), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27566 n_act=70 n_pre=54 n_ref_event=0 n_req=1138 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=739 bw_util=0.05762
n_activity=4416 dram_eff=0.3829
bk0: 64a 29066i bk1: 64a 29066i bk2: 64a 29117i bk3: 64a 29043i bk4: 64a 28988i bk5: 76a 29137i bk6: 64a 29148i bk7: 72a 29185i bk8: 64a 29056i bk9: 76a 29167i bk10: 64a 29144i bk11: 72a 28941i bk12: 64a 29188i bk13: 64a 29100i bk14: 8a 29293i bk15: 8a 29279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938434
Row_Buffer_Locality_read = 0.983193
Row_Buffer_Locality_write = 0.708108
Bank_Level_Parallism = 1.478315
Bank_Level_Parallism_Col = 1.363731
Bank_Level_Parallism_Ready = 1.169722
write_to_read_ratio_blp_rw_average = 0.491019
GrpLevelPara = 1.254231 

BW Util details:
bwutil = 0.057625 
total_CMD = 29345 
util_bw = 1691 
Wasted_Col = 1241 
Wasted_Row = 273 
Idle = 26140 

BW Util Bottlenecks: 
RCDc_limit = 151 
RCDWRc_limit = 359 
WTRc_limit = 4 
RTWc_limit = 21 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 923 
WTRc_limit_alone = 4 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27566 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 739 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1138 
total_req = 1691 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1691 
Row_Bus_Util =  0.004226 
CoL_Bus_Util = 0.057625 
Either_Row_CoL_Bus_Util = 0.060624 
Issued_on_Two_Bus_Simul_Util = 0.001227 
issued_two_Eff = 0.020236 
queue_avg = 0.111944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.111944
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39104 -   mf: uid=1346298, sid4294967295:w4294967295, part=3, addr=0xc08aa780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39004), 
Ready @ 39111 -   mf: uid=1346302, sid4294967295:w4294967295, part=3, addr=0xc08aa700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39011), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27605 n_act=65 n_pre=49 n_ref_event=0 n_req=1114 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=737 bw_util=0.05674
n_activity=4226 dram_eff=0.394
bk0: 64a 28932i bk1: 64a 29124i bk2: 64a 29081i bk3: 64a 29006i bk4: 64a 29071i bk5: 72a 29115i bk6: 64a 29021i bk7: 64a 29103i bk8: 64a 29182i bk9: 72a 29184i bk10: 64a 29023i bk11: 64a 29026i bk12: 64a 29142i bk13: 64a 29145i bk14: 8a 29303i bk15: 8a 29268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941599
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.735135
Bank_Level_Parallism = 1.613285
Bank_Level_Parallism_Col = 1.521771
Bank_Level_Parallism_Ready = 1.293694
write_to_read_ratio_blp_rw_average = 0.483718
GrpLevelPara = 1.321625 

BW Util details:
bwutil = 0.056739 
total_CMD = 29345 
util_bw = 1665 
Wasted_Col = 1098 
Wasted_Row = 278 
Idle = 26304 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 311 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27605 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 737 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1114 
total_req = 1665 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1665 
Row_Bus_Util =  0.003885 
CoL_Bus_Util = 0.056739 
Either_Row_CoL_Bus_Util = 0.059295 
Issued_on_Two_Bus_Simul_Util = 0.001329 
issued_two_Eff = 0.022414 
queue_avg = 0.119271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.119271
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27571 n_act=71 n_pre=56 n_ref_event=0 n_req=1128 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05739
n_activity=4381 dram_eff=0.3844
bk0: 64a 29056i bk1: 64a 29065i bk2: 64a 29092i bk3: 64a 29023i bk4: 68a 29035i bk5: 80a 29126i bk6: 64a 29194i bk7: 64a 29143i bk8: 64a 29191i bk9: 72a 29167i bk10: 64a 29003i bk11: 64a 28860i bk12: 64a 29213i bk13: 64a 29212i bk14: 8a 29261i bk15: 8a 29327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936114
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = 0.700535
Bank_Level_Parallism = 1.458229
Bank_Level_Parallism_Col = 1.349614
Bank_Level_Parallism_Ready = 1.144299
write_to_read_ratio_blp_rw_average = 0.500878
GrpLevelPara = 1.246311 

BW Util details:
bwutil = 0.057386 
total_CMD = 29345 
util_bw = 1684 
Wasted_Col = 1197 
Wasted_Row = 327 
Idle = 26137 

BW Util Bottlenecks: 
RCDc_limit = 141 
RCDWRc_limit = 359 
WTRc_limit = 0 
RTWc_limit = 16 
CCDLc_limit = 890 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 29345 
n_nop = 27571 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 71 
n_pre = 56 
n_ref = 0 
n_req = 1128 
total_req = 1684 

Dual Bus Interface Util: 
issued_total_row = 127 
issued_total_col = 1684 
Row_Bus_Util =  0.004328 
CoL_Bus_Util = 0.057386 
Either_Row_CoL_Bus_Util = 0.060453 
Issued_on_Two_Bus_Simul_Util = 0.001261 
issued_two_Eff = 0.020857 
queue_avg = 0.119271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.119271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27552 n_act=77 n_pre=61 n_ref_event=0 n_req=1136 n_rd=948 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.0578
n_activity=4400 dram_eff=0.3855
bk0: 64a 29033i bk1: 64a 29101i bk2: 64a 28974i bk3: 64a 29027i bk4: 68a 29125i bk5: 80a 29123i bk6: 64a 29195i bk7: 64a 29101i bk8: 64a 29132i bk9: 76a 29198i bk10: 64a 29068i bk11: 64a 28983i bk12: 68a 29152i bk13: 64a 29229i bk14: 8a 29260i bk15: 8a 29286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932218
Row_Buffer_Locality_read = 0.983122
Row_Buffer_Locality_write = 0.675532
Bank_Level_Parallism = 1.467463
Bank_Level_Parallism_Col = 1.350036
Bank_Level_Parallism_Ready = 1.152123
write_to_read_ratio_blp_rw_average = 0.504264
GrpLevelPara = 1.272921 

BW Util details:
bwutil = 0.057795 
total_CMD = 29345 
util_bw = 1696 
Wasted_Col = 1157 
Wasted_Row = 328 
Idle = 26164 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 411 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 829 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27552 
Read = 948 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1136 
total_req = 1696 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1696 
Row_Bus_Util =  0.004703 
CoL_Bus_Util = 0.057795 
Either_Row_CoL_Bus_Util = 0.061101 
Issued_on_Two_Bus_Simul_Util = 0.001397 
issued_two_Eff = 0.022867 
queue_avg = 0.104004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.104004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27561 n_act=68 n_pre=52 n_ref_event=0 n_req=1140 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=749 bw_util=0.05797
n_activity=4330 dram_eff=0.3928
bk0: 64a 29068i bk1: 64a 29014i bk2: 68a 28855i bk3: 64a 28967i bk4: 68a 29040i bk5: 72a 28976i bk6: 68a 29187i bk7: 64a 29223i bk8: 64a 29070i bk9: 72a 29180i bk10: 72a 29137i bk11: 64a 29081i bk12: 68a 29165i bk13: 64a 29167i bk14: 8a 29294i bk15: 8a 29329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940351
Row_Buffer_Locality_read = 0.983193
Row_Buffer_Locality_write = 0.723404
Bank_Level_Parallism = 1.545684
Bank_Level_Parallism_Col = 1.453931
Bank_Level_Parallism_Ready = 1.231628
write_to_read_ratio_blp_rw_average = 0.490395
GrpLevelPara = 1.302739 

BW Util details:
bwutil = 0.057966 
total_CMD = 29345 
util_bw = 1701 
Wasted_Col = 1142 
Wasted_Row = 331 
Idle = 26171 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 298 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 913 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27561 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 749 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1140 
total_req = 1701 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1701 
Row_Bus_Util =  0.004089 
CoL_Bus_Util = 0.057966 
Either_Row_CoL_Bus_Util = 0.060794 
Issued_on_Two_Bus_Simul_Util = 0.001261 
issued_two_Eff = 0.020740 
queue_avg = 0.126291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.126291
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39107 -   mf: uid=1346301, sid4294967295:w4294967295, part=7, addr=0xc0a15f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39007), 
Ready @ 39113 -   mf: uid=1346305, sid4294967295:w4294967295, part=7, addr=0xc0a15f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39013), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27577 n_act=65 n_pre=50 n_ref_event=0 n_req=1146 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=731 bw_util=0.05762
n_activity=4311 dram_eff=0.3923
bk0: 64a 29116i bk1: 64a 29021i bk2: 68a 28997i bk3: 64a 28931i bk4: 68a 29095i bk5: 76a 29087i bk6: 72a 29227i bk7: 64a 29119i bk8: 64a 29102i bk9: 72a 29207i bk10: 72a 29126i bk11: 64a 29087i bk12: 68a 29091i bk13: 64a 29203i bk14: 8a 29327i bk15: 8a 29327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = 0.728261
Bank_Level_Parallism = 1.485465
Bank_Level_Parallism_Col = 1.375710
Bank_Level_Parallism_Ready = 1.158486
write_to_read_ratio_blp_rw_average = 0.493253
GrpLevelPara = 1.255682 

BW Util details:
bwutil = 0.057625 
total_CMD = 29345 
util_bw = 1691 
Wasted_Col = 1159 
Wasted_Row = 246 
Idle = 26249 

BW Util Bottlenecks: 
RCDc_limit = 152 
RCDWRc_limit = 310 
WTRc_limit = 0 
RTWc_limit = 42 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 0 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 29345 
n_nop = 27577 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 731 
n_act = 65 
n_pre = 50 
n_ref = 0 
n_req = 1146 
total_req = 1691 

Dual Bus Interface Util: 
issued_total_row = 115 
issued_total_col = 1691 
Row_Bus_Util =  0.003919 
CoL_Bus_Util = 0.057625 
Either_Row_CoL_Bus_Util = 0.060249 
Issued_on_Two_Bus_Simul_Util = 0.001295 
issued_two_Eff = 0.021493 
queue_avg = 0.110717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.110717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27556 n_act=77 n_pre=61 n_ref_event=0 n_req=1136 n_rd=948 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.05793
n_activity=4368 dram_eff=0.3892
bk0: 64a 28828i bk1: 64a 28979i bk2: 64a 29002i bk3: 64a 29078i bk4: 68a 28970i bk5: 72a 29086i bk6: 72a 29055i bk7: 64a 29202i bk8: 68a 29114i bk9: 68a 29110i bk10: 72a 29103i bk11: 64a 29039i bk12: 64a 29213i bk13: 64a 29198i bk14: 8a 29292i bk15: 8a 29296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932218
Row_Buffer_Locality_read = 0.983122
Row_Buffer_Locality_write = 0.675532
Bank_Level_Parallism = 1.600440
Bank_Level_Parallism_Col = 1.482698
Bank_Level_Parallism_Ready = 1.233529
write_to_read_ratio_blp_rw_average = 0.501236
GrpLevelPara = 1.302260 

BW Util details:
bwutil = 0.057932 
total_CMD = 29345 
util_bw = 1700 
Wasted_Col = 1169 
Wasted_Row = 312 
Idle = 26164 

BW Util Bottlenecks: 
RCDc_limit = 147 
RCDWRc_limit = 381 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27556 
Read = 948 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1136 
total_req = 1700 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1700 
Row_Bus_Util =  0.004703 
CoL_Bus_Util = 0.057932 
Either_Row_CoL_Bus_Util = 0.060964 
Issued_on_Two_Bus_Simul_Util = 0.001670 
issued_two_Eff = 0.027390 
queue_avg = 0.138422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.138422
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27538 n_act=71 n_pre=55 n_ref_event=0 n_req=1152 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.05848
n_activity=4334 dram_eff=0.3959
bk0: 64a 28963i bk1: 64a 29038i bk2: 64a 29015i bk3: 64a 29050i bk4: 76a 29115i bk5: 72a 29070i bk6: 72a 29080i bk7: 64a 29199i bk8: 68a 29104i bk9: 72a 29146i bk10: 72a 29044i bk11: 64a 28989i bk12: 68a 29232i bk13: 64a 29091i bk14: 8a 29238i bk15: 8a 29330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938368
Row_Buffer_Locality_read = 0.983402
Row_Buffer_Locality_write = 0.707447
Bank_Level_Parallism = 1.584689
Bank_Level_Parallism_Col = 1.481429
Bank_Level_Parallism_Ready = 1.221445
write_to_read_ratio_blp_rw_average = 0.495536
GrpLevelPara = 1.310714 

BW Util details:
bwutil = 0.058477 
total_CMD = 29345 
util_bw = 1716 
Wasted_Col = 1120 
Wasted_Row = 299 
Idle = 26210 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 336 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27538 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 1152 
total_req = 1716 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 1716 
Row_Bus_Util =  0.004294 
CoL_Bus_Util = 0.058477 
Either_Row_CoL_Bus_Util = 0.061578 
Issued_on_Two_Bus_Simul_Util = 0.001193 
issued_two_Eff = 0.019369 
queue_avg = 0.135594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.135594
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 39087 -   mf: uid=1346281, sid4294967295:w4294967295, part=10, addr=0xc08ddd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38987), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27551 n_act=71 n_pre=55 n_ref_event=0 n_req=1151 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.0582
n_activity=4311 dram_eff=0.3962
bk0: 64a 29038i bk1: 64a 29043i bk2: 64a 29091i bk3: 64a 29024i bk4: 76a 29150i bk5: 76a 29015i bk6: 64a 29237i bk7: 68a 29191i bk8: 68a 29030i bk9: 76a 29079i bk10: 64a 28954i bk11: 72a 29015i bk12: 64a 29210i bk13: 64a 29206i bk14: 8a 29291i bk15: 8a 29267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938261
Row_Buffer_Locality_read = 0.983402
Row_Buffer_Locality_write = 0.704301
Bank_Level_Parallism = 1.570407
Bank_Level_Parallism_Col = 1.452035
Bank_Level_Parallism_Ready = 1.213700
write_to_read_ratio_blp_rw_average = 0.476926
GrpLevelPara = 1.331032 

BW Util details:
bwutil = 0.058204 
total_CMD = 29345 
util_bw = 1708 
Wasted_Col = 1076 
Wasted_Row = 291 
Idle = 26270 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 319 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 829 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27551 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 1151 
total_req = 1708 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 1708 
Row_Bus_Util =  0.004294 
CoL_Bus_Util = 0.058204 
Either_Row_CoL_Bus_Util = 0.061135 
Issued_on_Two_Bus_Simul_Util = 0.001363 
issued_two_Eff = 0.022297 
queue_avg = 0.121111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.121111
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27543 n_act=71 n_pre=55 n_ref_event=0 n_req=1144 n_rd=956 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.0582
n_activity=4266 dram_eff=0.4004
bk0: 64a 28994i bk1: 64a 29143i bk2: 64a 28952i bk3: 64a 29047i bk4: 76a 29231i bk5: 72a 29062i bk6: 64a 29172i bk7: 72a 29142i bk8: 68a 29032i bk9: 68a 29115i bk10: 64a 28993i bk11: 72a 29082i bk12: 64a 29153i bk13: 64a 29106i bk14: 8a 29269i bk15: 8a 29223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937937
Row_Buffer_Locality_read = 0.983264
Row_Buffer_Locality_write = 0.707447
Bank_Level_Parallism = 1.609629
Bank_Level_Parallism_Col = 1.513326
Bank_Level_Parallism_Ready = 1.262881
write_to_read_ratio_blp_rw_average = 0.472983
GrpLevelPara = 1.381891 

BW Util details:
bwutil = 0.058204 
total_CMD = 29345 
util_bw = 1708 
Wasted_Col = 1065 
Wasted_Row = 301 
Idle = 26271 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 331 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27543 
Read = 956 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 1144 
total_req = 1708 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 1708 
Row_Bus_Util =  0.004294 
CoL_Bus_Util = 0.058204 
Either_Row_CoL_Bus_Util = 0.061407 
Issued_on_Two_Bus_Simul_Util = 0.001090 
issued_two_Eff = 0.017758 
queue_avg = 0.128131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.128131
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39091 -   mf: uid=1346286, sid4294967295:w4294967295, part=12, addr=0xc08cdd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38991), 
Ready @ 39099 -   mf: uid=1346292, sid4294967295:w4294967295, part=12, addr=0xc08cdd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38999), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27577 n_act=68 n_pre=52 n_ref_event=0 n_req=1126 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05739
n_activity=4267 dram_eff=0.3947
bk0: 64a 29147i bk1: 64a 29109i bk2: 64a 28979i bk3: 64a 29028i bk4: 64a 28978i bk5: 72a 29077i bk6: 64a 29200i bk7: 72a 29168i bk8: 64a 29118i bk9: 68a 29125i bk10: 64a 29061i bk11: 72a 29028i bk12: 64a 29203i bk13: 64a 29159i bk14: 8a 29327i bk15: 8a 29166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939609
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = 0.720430
Bank_Level_Parallism = 1.539677
Bank_Level_Parallism_Col = 1.441187
Bank_Level_Parallism_Ready = 1.207839
write_to_read_ratio_blp_rw_average = 0.489274
GrpLevelPara = 1.269932 

BW Util details:
bwutil = 0.057386 
total_CMD = 29345 
util_bw = 1684 
Wasted_Col = 1145 
Wasted_Row = 271 
Idle = 26245 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 324 
WTRc_limit = 0 
RTWc_limit = 15 
CCDLc_limit = 916 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 11 

Commands details: 
total_CMD = 29345 
n_nop = 27577 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1126 
total_req = 1684 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1684 
Row_Bus_Util =  0.004089 
CoL_Bus_Util = 0.057386 
Either_Row_CoL_Bus_Util = 0.060249 
Issued_on_Two_Bus_Simul_Util = 0.001227 
issued_two_Eff = 0.020362 
queue_avg = 0.109525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.109525
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 39081 -   mf: uid=1346280, sid4294967295:w4294967295, part=13, addr=0xc0a40a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38981), 
Ready @ 39088 -   mf: uid=1346285, sid4294967295:w4294967295, part=13, addr=0xc0a40a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38988), 
Ready @ 39093 -   mf: uid=1346287, sid4294967295:w4294967295, part=13, addr=0xc0a19700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38993), 
Ready @ 39103 -   mf: uid=1346295, sid4294967295:w4294967295, part=13, addr=0xc0a19780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39003), 
Ready @ 39119 -   mf: uid=1346308, sid4294967295:w4294967295, part=13, addr=0xc08d7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39019), 
Ready @ 39127 -   mf: uid=1346311, sid4294967295:w4294967295, part=13, addr=0xc08d7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39027), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27597 n_act=63 n_pre=47 n_ref_event=0 n_req=1122 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.05684
n_activity=4245 dram_eff=0.3929
bk0: 64a 29166i bk1: 64a 29117i bk2: 64a 29036i bk3: 64a 29027i bk4: 72a 29139i bk5: 64a 29065i bk6: 64a 29229i bk7: 72a 29171i bk8: 68a 29016i bk9: 64a 29061i bk10: 64a 29123i bk11: 72a 29058i bk12: 64a 29136i bk13: 64a 29178i bk14: 8a 29283i bk15: 8a 29258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943850
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = 0.741758
Bank_Level_Parallism = 1.522780
Bank_Level_Parallism_Col = 1.447485
Bank_Level_Parallism_Ready = 1.215228
write_to_read_ratio_blp_rw_average = 0.485762
GrpLevelPara = 1.309541 

BW Util details:
bwutil = 0.056841 
total_CMD = 29345 
util_bw = 1668 
Wasted_Col = 1068 
Wasted_Row = 271 
Idle = 26338 

BW Util Bottlenecks: 
RCDc_limit = 149 
RCDWRc_limit = 304 
WTRc_limit = 0 
RTWc_limit = 15 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 11 

Commands details: 
total_CMD = 29345 
n_nop = 27597 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1122 
total_req = 1668 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1668 
Row_Bus_Util =  0.003749 
CoL_Bus_Util = 0.056841 
Either_Row_CoL_Bus_Util = 0.059567 
Issued_on_Two_Bus_Simul_Util = 0.001022 
issued_two_Eff = 0.017162 
queue_avg = 0.107241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.107241
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27581 n_act=74 n_pre=58 n_ref_event=0 n_req=1104 n_rd=916 n_rd_L2_A=0 n_write=0 n_wr_bk=751 bw_util=0.05681
n_activity=4217 dram_eff=0.3953
bk0: 64a 29136i bk1: 64a 29086i bk2: 64a 29007i bk3: 64a 28902i bk4: 64a 29125i bk5: 68a 29184i bk6: 64a 29139i bk7: 64a 29186i bk8: 64a 29122i bk9: 64a 29139i bk10: 64a 29033i bk11: 64a 29093i bk12: 64a 29162i bk13: 64a 29058i bk14: 8a 29292i bk15: 8a 29262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932971
Row_Buffer_Locality_read = 0.982533
Row_Buffer_Locality_write = 0.691489
Bank_Level_Parallism = 1.550677
Bank_Level_Parallism_Col = 1.435688
Bank_Level_Parallism_Ready = 1.165567
write_to_read_ratio_blp_rw_average = 0.502974
GrpLevelPara = 1.317844 

BW Util details:
bwutil = 0.056807 
total_CMD = 29345 
util_bw = 1667 
Wasted_Col = 1061 
Wasted_Row = 301 
Idle = 26316 

BW Util Bottlenecks: 
RCDc_limit = 151 
RCDWRc_limit = 373 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 766 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27581 
Read = 916 
Write = 0 
L2_Alloc = 0 
L2_WB = 751 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 1104 
total_req = 1667 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 1667 
Row_Bus_Util =  0.004498 
CoL_Bus_Util = 0.056807 
Either_Row_CoL_Bus_Util = 0.060112 
Issued_on_Two_Bus_Simul_Util = 0.001193 
issued_two_Eff = 0.019841 
queue_avg = 0.103902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.103902
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27593 n_act=67 n_pre=51 n_ref_event=0 n_req=1100 n_rd=912 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.0567
n_activity=4122 dram_eff=0.4037
bk0: 64a 29170i bk1: 64a 29100i bk2: 64a 28991i bk3: 64a 28986i bk4: 64a 28934i bk5: 64a 29128i bk6: 64a 29204i bk7: 64a 29221i bk8: 64a 29185i bk9: 64a 29187i bk10: 64a 29083i bk11: 64a 28963i bk12: 64a 29189i bk13: 64a 29210i bk14: 8a 29145i bk15: 8a 29234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939091
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.728723
Bank_Level_Parallism = 1.528185
Bank_Level_Parallism_Col = 1.428309
Bank_Level_Parallism_Ready = 1.187500
write_to_read_ratio_blp_rw_average = 0.507517
GrpLevelPara = 1.280528 

BW Util details:
bwutil = 0.056705 
total_CMD = 29345 
util_bw = 1664 
Wasted_Col = 1094 
Wasted_Row = 311 
Idle = 26276 

BW Util Bottlenecks: 
RCDc_limit = 137 
RCDWRc_limit = 321 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27593 
Read = 912 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1100 
total_req = 1664 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1664 
Row_Bus_Util =  0.004021 
CoL_Bus_Util = 0.056705 
Either_Row_CoL_Bus_Util = 0.059704 
Issued_on_Two_Bus_Simul_Util = 0.001022 
issued_two_Eff = 0.017123 
queue_avg = 0.120395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.120395
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39113 -   mf: uid=1346306, sid4294967295:w4294967295, part=16, addr=0xc0a59280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39013), 
Ready @ 39120 -   mf: uid=1346309, sid4294967295:w4294967295, part=16, addr=0xc0a59200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39020), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27580 n_act=66 n_pre=50 n_ref_event=0 n_req=1118 n_rd=932 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05711
n_activity=4210 dram_eff=0.3981
bk0: 64a 29038i bk1: 64a 29075i bk2: 64a 28897i bk3: 64a 29070i bk4: 64a 29124i bk5: 76a 29006i bk6: 64a 29157i bk7: 64a 29174i bk8: 64a 29047i bk9: 64a 29117i bk10: 64a 29139i bk11: 64a 29132i bk12: 64a 29207i bk13: 72a 29146i bk14: 8a 29283i bk15: 8a 29284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940966
Row_Buffer_Locality_read = 0.982833
Row_Buffer_Locality_write = 0.731183
Bank_Level_Parallism = 1.559355
Bank_Level_Parallism_Col = 1.463921
Bank_Level_Parallism_Ready = 1.228520
write_to_read_ratio_blp_rw_average = 0.480867
GrpLevelPara = 1.305029 

BW Util details:
bwutil = 0.057114 
total_CMD = 29345 
util_bw = 1676 
Wasted_Col = 1100 
Wasted_Row = 265 
Idle = 26304 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 343 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 841 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27580 
Read = 932 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1118 
total_req = 1676 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1676 
Row_Bus_Util =  0.003953 
CoL_Bus_Util = 0.057114 
Either_Row_CoL_Bus_Util = 0.060147 
Issued_on_Two_Bus_Simul_Util = 0.000920 
issued_two_Eff = 0.015297 
queue_avg = 0.122167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.122167
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39120 -   mf: uid=1346310, sid4294967295:w4294967295, part=17, addr=0xc072dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39020), 
Ready @ 39127 -   mf: uid=1346313, sid4294967295:w4294967295, part=17, addr=0xc072dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39027), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27583 n_act=71 n_pre=55 n_ref_event=0 n_req=1122 n_rd=936 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05725
n_activity=4212 dram_eff=0.3989
bk0: 64a 29084i bk1: 64a 28980i bk2: 64a 28991i bk3: 64a 28998i bk4: 64a 29040i bk5: 72a 29105i bk6: 68a 29134i bk7: 64a 29173i bk8: 64a 29130i bk9: 64a 29077i bk10: 68a 29089i bk11: 64a 29129i bk12: 64a 29183i bk13: 72a 29182i bk14: 8a 29269i bk15: 8a 29256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936720
Row_Buffer_Locality_read = 0.982906
Row_Buffer_Locality_write = 0.704301
Bank_Level_Parallism = 1.601461
Bank_Level_Parallism_Col = 1.461286
Bank_Level_Parallism_Ready = 1.213095
write_to_read_ratio_blp_rw_average = 0.482104
GrpLevelPara = 1.319942 

BW Util details:
bwutil = 0.057250 
total_CMD = 29345 
util_bw = 1680 
Wasted_Col = 1090 
Wasted_Row = 241 
Idle = 26334 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 313 
WTRc_limit = 0 
RTWc_limit = 42 
CCDLc_limit = 853 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 29345 
n_nop = 27583 
Read = 936 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 1122 
total_req = 1680 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 1680 
Row_Bus_Util =  0.004294 
CoL_Bus_Util = 0.057250 
Either_Row_CoL_Bus_Util = 0.060044 
Issued_on_Two_Bus_Simul_Util = 0.001499 
issued_two_Eff = 0.024972 
queue_avg = 0.103561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.103561
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39104 -   mf: uid=1346299, sid4294967295:w4294967295, part=18, addr=0xc07b8980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39004), 
Ready @ 39111 -   mf: uid=1346303, sid4294967295:w4294967295, part=18, addr=0xc07b8900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39011), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27598 n_act=68 n_pre=53 n_ref_event=0 n_req=1106 n_rd=920 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.05643
n_activity=4108 dram_eff=0.4031
bk0: 64a 29101i bk1: 64a 29111i bk2: 64a 29053i bk3: 64a 29089i bk4: 64a 29048i bk5: 68a 29112i bk6: 64a 29157i bk7: 64a 29176i bk8: 64a 29175i bk9: 64a 29096i bk10: 64a 29104i bk11: 64a 29012i bk12: 64a 29183i bk13: 68a 29174i bk14: 8a 29281i bk15: 8a 29115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937557
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = 0.713513
Bank_Level_Parallism = 1.541044
Bank_Level_Parallism_Col = 1.405207
Bank_Level_Parallism_Ready = 1.165459
write_to_read_ratio_blp_rw_average = 0.489916
GrpLevelPara = 1.273194 

BW Util details:
bwutil = 0.056432 
total_CMD = 29345 
util_bw = 1656 
Wasted_Col = 1105 
Wasted_Row = 248 
Idle = 26336 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 339 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 868 
rwq = 0 
CCDLc_limit_alone = 868 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27598 
Read = 920 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 68 
n_pre = 53 
n_ref = 0 
n_req = 1106 
total_req = 1656 

Dual Bus Interface Util: 
issued_total_row = 121 
issued_total_col = 1656 
Row_Bus_Util =  0.004123 
CoL_Bus_Util = 0.056432 
Either_Row_CoL_Bus_Util = 0.059533 
Issued_on_Two_Bus_Simul_Util = 0.001022 
issued_two_Eff = 0.017172 
queue_avg = 0.122201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.122201
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39111 -   mf: uid=1346304, sid4294967295:w4294967295, part=19, addr=0xc072de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39011), 
Ready @ 39119 -   mf: uid=1346307, sid4294967295:w4294967295, part=19, addr=0xc072de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39019), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27616 n_act=60 n_pre=45 n_ref_event=0 n_req=1114 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=729 bw_util=0.05647
n_activity=4273 dram_eff=0.3878
bk0: 64a 29026i bk1: 64a 29048i bk2: 64a 29066i bk3: 64a 29119i bk4: 64a 29098i bk5: 72a 29092i bk6: 64a 29119i bk7: 64a 29208i bk8: 64a 29125i bk9: 64a 29146i bk10: 64a 29130i bk11: 64a 29143i bk12: 64a 29176i bk13: 72a 29105i bk14: 8a 29328i bk15: 8a 29263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945144
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.755435
Bank_Level_Parallism = 1.436246
Bank_Level_Parallism_Col = 1.360100
Bank_Level_Parallism_Ready = 1.167773
write_to_read_ratio_blp_rw_average = 0.485546
GrpLevelPara = 1.235903 

BW Util details:
bwutil = 0.056466 
total_CMD = 29345 
util_bw = 1657 
Wasted_Col = 1175 
Wasted_Row = 258 
Idle = 26255 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 294 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 941 
rwq = 0 
CCDLc_limit_alone = 941 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27616 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 729 
n_act = 60 
n_pre = 45 
n_ref = 0 
n_req = 1114 
total_req = 1657 

Dual Bus Interface Util: 
issued_total_row = 105 
issued_total_col = 1657 
Row_Bus_Util =  0.003578 
CoL_Bus_Util = 0.056466 
Either_Row_CoL_Bus_Util = 0.058920 
Issued_on_Two_Bus_Simul_Util = 0.001125 
issued_two_Eff = 0.019086 
queue_avg = 0.098313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0983132
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27585 n_act=64 n_pre=49 n_ref_event=0 n_req=1120 n_rd=932 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05711
n_activity=4152 dram_eff=0.4037
bk0: 64a 29106i bk1: 64a 29149i bk2: 64a 29003i bk3: 64a 28930i bk4: 64a 29009i bk5: 76a 29205i bk6: 64a 29217i bk7: 64a 29109i bk8: 64a 29176i bk9: 68a 29174i bk10: 64a 29021i bk11: 64a 28975i bk12: 64a 29187i bk13: 68a 29163i bk14: 8a 29328i bk15: 8a 29294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941912
Row_Buffer_Locality_read = 0.982833
Row_Buffer_Locality_write = 0.737968
Bank_Level_Parallism = 1.516513
Bank_Level_Parallism_Col = 1.415143
Bank_Level_Parallism_Ready = 1.177208
write_to_read_ratio_blp_rw_average = 0.477323
GrpLevelPara = 1.279444 

BW Util details:
bwutil = 0.057114 
total_CMD = 29345 
util_bw = 1676 
Wasted_Col = 1088 
Wasted_Row = 264 
Idle = 26317 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 298 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 850 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29345 
n_nop = 27585 
Read = 932 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 64 
n_pre = 49 
n_ref = 0 
n_req = 1120 
total_req = 1676 

Dual Bus Interface Util: 
issued_total_row = 113 
issued_total_col = 1676 
Row_Bus_Util =  0.003851 
CoL_Bus_Util = 0.057114 
Either_Row_CoL_Bus_Util = 0.059976 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016477 
queue_avg = 0.120804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.120804
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27564 n_act=65 n_pre=49 n_ref_event=0 n_req=1140 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.0578
n_activity=4426 dram_eff=0.3832
bk0: 64a 29074i bk1: 64a 29088i bk2: 64a 28994i bk3: 64a 29049i bk4: 64a 29064i bk5: 76a 29148i bk6: 72a 29157i bk7: 64a 29128i bk8: 64a 29104i bk9: 72a 29168i bk10: 72a 29052i bk11: 64a 29092i bk12: 64a 29193i bk13: 68a 29175i bk14: 8a 29295i bk15: 8a 29294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942932
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.743316
Bank_Level_Parallism = 1.430400
Bank_Level_Parallism_Col = 1.369781
Bank_Level_Parallism_Ready = 1.174528
write_to_read_ratio_blp_rw_average = 0.486200
GrpLevelPara = 1.268224 

BW Util details:
bwutil = 0.057795 
total_CMD = 29345 
util_bw = 1696 
Wasted_Col = 1166 
Wasted_Row = 342 
Idle = 26141 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 320 
WTRc_limit = 0 
RTWc_limit = 22 
CCDLc_limit = 851 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 0 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 29345 
n_nop = 27564 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1140 
total_req = 1696 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1696 
Row_Bus_Util =  0.003885 
CoL_Bus_Util = 0.057795 
Either_Row_CoL_Bus_Util = 0.060692 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016283 
queue_avg = 0.112285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.112285
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27552 n_act=72 n_pre=56 n_ref_event=0 n_req=1140 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.05793
n_activity=4291 dram_eff=0.3962
bk0: 64a 29096i bk1: 64a 29080i bk2: 64a 29031i bk3: 64a 28944i bk4: 64a 29023i bk5: 76a 29055i bk6: 72a 29102i bk7: 64a 29049i bk8: 64a 29141i bk9: 72a 29162i bk10: 72a 29133i bk11: 64a 29042i bk12: 64a 29235i bk13: 68a 29175i bk14: 8a 29280i bk15: 8a 29290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936787
Row_Buffer_Locality_read = 0.983193
Row_Buffer_Locality_write = 0.700535
Bank_Level_Parallism = 1.564244
Bank_Level_Parallism_Col = 1.455235
Bank_Level_Parallism_Ready = 1.227059
write_to_read_ratio_blp_rw_average = 0.489711
GrpLevelPara = 1.326354 

BW Util details:
bwutil = 0.057932 
total_CMD = 29345 
util_bw = 1700 
Wasted_Col = 1104 
Wasted_Row = 278 
Idle = 26263 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 349 
WTRc_limit = 0 
RTWc_limit = 33 
CCDLc_limit = 839 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 0 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 29345 
n_nop = 27552 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 1140 
total_req = 1700 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 1700 
Row_Bus_Util =  0.004362 
CoL_Bus_Util = 0.057932 
Either_Row_CoL_Bus_Util = 0.061101 
Issued_on_Two_Bus_Simul_Util = 0.001193 
issued_two_Eff = 0.019520 
queue_avg = 0.105367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.105367
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27571 n_act=64 n_pre=48 n_ref_event=0 n_req=1140 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=746 bw_util=0.05786
n_activity=4217 dram_eff=0.4027
bk0: 64a 29018i bk1: 64a 29133i bk2: 64a 28952i bk3: 64a 29057i bk4: 64a 29042i bk5: 76a 29061i bk6: 72a 29209i bk7: 64a 29140i bk8: 64a 29190i bk9: 72a 29130i bk10: 72a 29134i bk11: 64a 29080i bk12: 64a 29168i bk13: 68a 29203i bk14: 8a 29328i bk15: 8a 29289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943810
Row_Buffer_Locality_read = 0.983193
Row_Buffer_Locality_write = 0.743316
Bank_Level_Parallism = 1.477948
Bank_Level_Parallism_Col = 1.395600
Bank_Level_Parallism_Ready = 1.190224
write_to_read_ratio_blp_rw_average = 0.486116
GrpLevelPara = 1.297872 

BW Util details:
bwutil = 0.057863 
total_CMD = 29345 
util_bw = 1698 
Wasted_Col = 1108 
Wasted_Row = 255 
Idle = 26284 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 301 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 842 
WTRc_limit_alone = 0 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 29345 
n_nop = 27571 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 746 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 1140 
total_req = 1698 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 1698 
Row_Bus_Util =  0.003817 
CoL_Bus_Util = 0.057863 
Either_Row_CoL_Bus_Util = 0.060453 
Issued_on_Two_Bus_Simul_Util = 0.001227 
issued_two_Eff = 0.020293 
queue_avg = 0.102607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.102607
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27533 n_act=78 n_pre=62 n_ref_event=0 n_req=1144 n_rd=956 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.0582
n_activity=4487 dram_eff=0.3807
bk0: 64a 29018i bk1: 64a 28996i bk2: 68a 28915i bk3: 64a 29003i bk4: 64a 29132i bk5: 72a 29024i bk6: 68a 29189i bk7: 72a 29191i bk8: 64a 29032i bk9: 64a 29125i bk10: 72a 28938i bk11: 72a 29099i bk12: 64a 29111i bk13: 68a 29131i bk14: 8a 29295i bk15: 8a 29292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931818
Row_Buffer_Locality_read = 0.981172
Row_Buffer_Locality_write = 0.680851
Bank_Level_Parallism = 1.584865
Bank_Level_Parallism_Col = 1.467909
Bank_Level_Parallism_Ready = 1.220726
write_to_read_ratio_blp_rw_average = 0.502761
GrpLevelPara = 1.290890 

BW Util details:
bwutil = 0.058204 
total_CMD = 29345 
util_bw = 1708 
Wasted_Col = 1234 
Wasted_Row = 322 
Idle = 26081 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 381 
WTRc_limit = 11 
RTWc_limit = 67 
CCDLc_limit = 956 
rwq = 0 
CCDLc_limit_alone = 956 
WTRc_limit_alone = 11 
RTWc_limit_alone = 67 

Commands details: 
total_CMD = 29345 
n_nop = 27533 
Read = 956 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 1144 
total_req = 1708 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 1708 
Row_Bus_Util =  0.004771 
CoL_Bus_Util = 0.058204 
Either_Row_CoL_Bus_Util = 0.061748 
Issued_on_Two_Bus_Simul_Util = 0.001227 
issued_two_Eff = 0.019868 
queue_avg = 0.124110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.12411
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27576 n_act=65 n_pre=49 n_ref_event=0 n_req=1120 n_rd=932 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.05739
n_activity=4122 dram_eff=0.4085
bk0: 64a 29088i bk1: 64a 29041i bk2: 64a 28986i bk3: 64a 28938i bk4: 64a 29151i bk5: 68a 29128i bk6: 68a 29154i bk7: 64a 29126i bk8: 64a 29103i bk9: 64a 29123i bk10: 72a 28991i bk11: 64a 29053i bk12: 64a 29213i bk13: 68a 29147i bk14: 8a 29277i bk15: 8a 29294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941964
Row_Buffer_Locality_read = 0.982833
Row_Buffer_Locality_write = 0.739362
Bank_Level_Parallism = 1.610611
Bank_Level_Parallism_Col = 1.530864
Bank_Level_Parallism_Ready = 1.297506
write_to_read_ratio_blp_rw_average = 0.484661
GrpLevelPara = 1.374486 

BW Util details:
bwutil = 0.057386 
total_CMD = 29345 
util_bw = 1684 
Wasted_Col = 1021 
Wasted_Row = 292 
Idle = 26348 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 292 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 792 
rwq = 0 
CCDLc_limit_alone = 792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 29345 
n_nop = 27576 
Read = 932 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1120 
total_req = 1684 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1684 
Row_Bus_Util =  0.003885 
CoL_Bus_Util = 0.057386 
Either_Row_CoL_Bus_Util = 0.060283 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016393 
queue_avg = 0.112728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.112728
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 39087 -   mf: uid=1346282, sid4294967295:w4294967295, part=26, addr=0xc0bd0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38987), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27562 n_act=67 n_pre=51 n_ref_event=0 n_req=1147 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.05793
n_activity=4449 dram_eff=0.3821
bk0: 64a 29139i bk1: 64a 29055i bk2: 64a 29063i bk3: 64a 28965i bk4: 72a 29190i bk5: 68a 29135i bk6: 76a 29169i bk7: 64a 29151i bk8: 72a 29060i bk9: 68a 29081i bk10: 76a 28852i bk11: 64a 29099i bk12: 64a 29220i bk13: 64a 29160i bk14: 8a 29258i bk15: 8a 29292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941485
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.735135
Bank_Level_Parallism = 1.503305
Bank_Level_Parallism_Col = 1.427963
Bank_Level_Parallism_Ready = 1.215294
write_to_read_ratio_blp_rw_average = 0.482257
GrpLevelPara = 1.294890 

BW Util details:
bwutil = 0.057932 
total_CMD = 29345 
util_bw = 1700 
Wasted_Col = 1155 
Wasted_Row = 322 
Idle = 26168 

BW Util Bottlenecks: 
RCDc_limit = 154 
RCDWRc_limit = 325 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 849 
rwq = 0 
CCDLc_limit_alone = 849 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 29345 
n_nop = 27562 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1147 
total_req = 1700 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1700 
Row_Bus_Util =  0.004021 
CoL_Bus_Util = 0.057932 
Either_Row_CoL_Bus_Util = 0.060760 
Issued_on_Two_Bus_Simul_Util = 0.001193 
issued_two_Eff = 0.019630 
queue_avg = 0.108639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.108639
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27516 n_act=75 n_pre=59 n_ref_event=0 n_req=1172 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.05916
n_activity=4567 dram_eff=0.3801
bk0: 64a 29089i bk1: 64a 29118i bk2: 68a 29157i bk3: 64a 29033i bk4: 72a 29059i bk5: 68a 29066i bk6: 76a 29043i bk7: 76a 29188i bk8: 72a 29050i bk9: 64a 29043i bk10: 76a 29087i bk11: 76a 28908i bk12: 64a 29180i bk13: 64a 29194i bk14: 8a 29259i bk15: 8a 29296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936007
Row_Buffer_Locality_read = 0.980691
Row_Buffer_Locality_write = 0.702128
Bank_Level_Parallism = 1.539087
Bank_Level_Parallism_Col = 1.417770
Bank_Level_Parallism_Ready = 1.174539
write_to_read_ratio_blp_rw_average = 0.474216
GrpLevelPara = 1.305226 

BW Util details:
bwutil = 0.059158 
total_CMD = 29345 
util_bw = 1736 
Wasted_Col = 1171 
Wasted_Row = 291 
Idle = 26147 

BW Util Bottlenecks: 
RCDc_limit = 162 
RCDWRc_limit = 346 
WTRc_limit = 9 
RTWc_limit = 62 
CCDLc_limit = 853 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 9 
RTWc_limit_alone = 59 

Commands details: 
total_CMD = 29345 
n_nop = 27516 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 1172 
total_req = 1736 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 1736 
Row_Bus_Util =  0.004566 
CoL_Bus_Util = 0.059158 
Either_Row_CoL_Bus_Util = 0.062327 
Issued_on_Two_Bus_Simul_Util = 0.001397 
issued_two_Eff = 0.022417 
queue_avg = 0.123599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.123599
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27524 n_act=69 n_pre=53 n_ref_event=0 n_req=1172 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.05916
n_activity=4603 dram_eff=0.3771
bk0: 64a 29152i bk1: 64a 29123i bk2: 64a 28993i bk3: 64a 28994i bk4: 68a 29006i bk5: 80a 29076i bk6: 76a 29200i bk7: 72a 29144i bk8: 64a 29100i bk9: 72a 29071i bk10: 80a 29012i bk11: 72a 29098i bk12: 64a 29141i bk13: 64a 29219i bk14: 8a 29292i bk15: 8a 29262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941126
Row_Buffer_Locality_read = 0.981707
Row_Buffer_Locality_write = 0.728723
Bank_Level_Parallism = 1.439820
Bank_Level_Parallism_Col = 1.350419
Bank_Level_Parallism_Ready = 1.176267
write_to_read_ratio_blp_rw_average = 0.485092
GrpLevelPara = 1.241541 

BW Util details:
bwutil = 0.059158 
total_CMD = 29345 
util_bw = 1736 
Wasted_Col = 1284 
Wasted_Row = 320 
Idle = 26005 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 343 
WTRc_limit = 14 
RTWc_limit = 67 
CCDLc_limit = 926 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 14 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 29345 
n_nop = 27524 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1172 
total_req = 1736 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1736 
Row_Bus_Util =  0.004157 
CoL_Bus_Util = 0.059158 
Either_Row_CoL_Bus_Util = 0.062055 
Issued_on_Two_Bus_Simul_Util = 0.001261 
issued_two_Eff = 0.020319 
queue_avg = 0.112660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.11266
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39087 -   mf: uid=1346283, sid4294967295:w4294967295, part=29, addr=0xc08ab980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38987), 
Ready @ 39095 -   mf: uid=1346288, sid4294967295:w4294967295, part=29, addr=0xc08ab900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38995), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27524 n_act=76 n_pre=60 n_ref_event=0 n_req=1162 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05861
n_activity=4564 dram_eff=0.3769
bk0: 64a 29060i bk1: 64a 29073i bk2: 64a 28981i bk3: 68a 29016i bk4: 64a 29163i bk5: 72a 29029i bk6: 76a 29023i bk7: 72a 29156i bk8: 64a 29090i bk9: 72a 29089i bk10: 80a 29013i bk11: 72a 29063i bk12: 64a 29193i bk13: 64a 29204i bk14: 8a 29272i bk15: 8a 29225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934596
Row_Buffer_Locality_read = 0.980533
Row_Buffer_Locality_write = 0.693548
Bank_Level_Parallism = 1.514750
Bank_Level_Parallism_Col = 1.397470
Bank_Level_Parallism_Ready = 1.183140
write_to_read_ratio_blp_rw_average = 0.511596
GrpLevelPara = 1.228362 

BW Util details:
bwutil = 0.058613 
total_CMD = 29345 
util_bw = 1720 
Wasted_Col = 1317 
Wasted_Row = 285 
Idle = 26023 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 396 
WTRc_limit = 24 
RTWc_limit = 121 
CCDLc_limit = 1014 
rwq = 0 
CCDLc_limit_alone = 990 
WTRc_limit_alone = 20 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 29345 
n_nop = 27524 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 1162 
total_req = 1720 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 1720 
Row_Bus_Util =  0.004635 
CoL_Bus_Util = 0.058613 
Either_Row_CoL_Bus_Util = 0.062055 
Issued_on_Two_Bus_Simul_Util = 0.001193 
issued_two_Eff = 0.019220 
queue_avg = 0.115624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.115624
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 39096 -   mf: uid=1346290, sid4294967295:w4294967295, part=30, addr=0xc0a45800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (38996), 
Ready @ 39103 -   mf: uid=1346296, sid4294967295:w4294967295, part=30, addr=0xc0a45880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (39003), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27542 n_act=71 n_pre=55 n_ref_event=0 n_req=1158 n_rd=972 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.05848
n_activity=4395 dram_eff=0.3904
bk0: 64a 29127i bk1: 64a 29034i bk2: 64a 28930i bk3: 64a 29035i bk4: 64a 29063i bk5: 72a 29044i bk6: 76a 29043i bk7: 72a 29134i bk8: 64a 29155i bk9: 72a 29180i bk10: 80a 29106i bk11: 68a 29021i bk12: 64a 29209i bk13: 68a 29174i bk14: 8a 29289i bk15: 8a 29201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938687
Row_Buffer_Locality_read = 0.982510
Row_Buffer_Locality_write = 0.709677
Bank_Level_Parallism = 1.548823
Bank_Level_Parallism_Col = 1.453015
Bank_Level_Parallism_Ready = 1.195221
write_to_read_ratio_blp_rw_average = 0.497662
GrpLevelPara = 1.278401 

BW Util details:
bwutil = 0.058477 
total_CMD = 29345 
util_bw = 1716 
Wasted_Col = 1176 
Wasted_Row = 293 
Idle = 26160 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 355 
WTRc_limit = 8 
RTWc_limit = 79 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 8 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 29345 
n_nop = 27542 
Read = 972 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 1158 
total_req = 1716 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 1716 
Row_Bus_Util =  0.004294 
CoL_Bus_Util = 0.058477 
Either_Row_CoL_Bus_Util = 0.061441 
Issued_on_Two_Bus_Simul_Util = 0.001329 
issued_two_Eff = 0.021631 
queue_avg = 0.128506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.128506
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29345 n_nop=27544 n_act=70 n_pre=54 n_ref_event=0 n_req=1152 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.05848
n_activity=4392 dram_eff=0.3907
bk0: 64a 29159i bk1: 64a 29016i bk2: 64a 28890i bk3: 64a 28892i bk4: 72a 29111i bk5: 72a 29125i bk6: 68a 29213i bk7: 72a 29088i bk8: 64a 29123i bk9: 72a 29157i bk10: 72a 28974i bk11: 68a 29095i bk12: 64a 29072i bk13: 68a 29234i bk14: 8a 29330i bk15: 8a 29293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939236
Row_Buffer_Locality_read = 0.982365
Row_Buffer_Locality_write = 0.718085
Bank_Level_Parallism = 1.586788
Bank_Level_Parallism_Col = 1.485374
Bank_Level_Parallism_Ready = 1.208625
write_to_read_ratio_blp_rw_average = 0.486457
GrpLevelPara = 1.306970 

BW Util details:
bwutil = 0.058477 
total_CMD = 29345 
util_bw = 1716 
Wasted_Col = 1086 
Wasted_Row = 286 
Idle = 26257 

BW Util Bottlenecks: 
RCDc_limit = 154 
RCDWRc_limit = 318 
WTRc_limit = 8 
RTWc_limit = 48 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 810 
WTRc_limit_alone = 8 
RTWc_limit_alone = 41 

Commands details: 
total_CMD = 29345 
n_nop = 27544 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1152 
total_req = 1716 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1716 
Row_Bus_Util =  0.004226 
CoL_Bus_Util = 0.058477 
Either_Row_CoL_Bus_Util = 0.061373 
Issued_on_Two_Bus_Simul_Util = 0.001329 
issued_two_Eff = 0.021655 
queue_avg = 0.140774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.140774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6288, Miss = 3628, Miss_rate = 0.577, Pending_hits = 454, Reservation_fails = 0
L2_cache_bank[1]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 425, Reservation_fails = 0
L2_cache_bank[2]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 456, Reservation_fails = 0
L2_cache_bank[3]: Access = 6288, Miss = 3604, Miss_rate = 0.573, Pending_hits = 431, Reservation_fails = 0
L2_cache_bank[4]: Access = 6288, Miss = 3616, Miss_rate = 0.575, Pending_hits = 454, Reservation_fails = 0
L2_cache_bank[5]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 429, Reservation_fails = 0
L2_cache_bank[6]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 460, Reservation_fails = 0
L2_cache_bank[7]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 433, Reservation_fails = 0
L2_cache_bank[8]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[9]: Access = 6288, Miss = 3604, Miss_rate = 0.573, Pending_hits = 446, Reservation_fails = 0
L2_cache_bank[10]: Access = 6288, Miss = 3616, Miss_rate = 0.575, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[11]: Access = 6288, Miss = 3604, Miss_rate = 0.573, Pending_hits = 448, Reservation_fails = 0
L2_cache_bank[12]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 471, Reservation_fails = 1
L2_cache_bank[13]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 441, Reservation_fails = 0
L2_cache_bank[14]: Access = 6288, Miss = 3628, Miss_rate = 0.577, Pending_hits = 473, Reservation_fails = 3
L2_cache_bank[15]: Access = 6288, Miss = 3604, Miss_rate = 0.573, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[16]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[17]: Access = 6288, Miss = 3612, Miss_rate = 0.574, Pending_hits = 473, Reservation_fails = 0
L2_cache_bank[18]: Access = 6288, Miss = 3620, Miss_rate = 0.576, Pending_hits = 473, Reservation_fails = 0
L2_cache_bank[19]: Access = 6288, Miss = 3616, Miss_rate = 0.575, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[20]: Access = 6288, Miss = 3628, Miss_rate = 0.577, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[21]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[22]: Access = 6288, Miss = 3616, Miss_rate = 0.575, Pending_hits = 466, Reservation_fails = 0
L2_cache_bank[23]: Access = 6288, Miss = 3612, Miss_rate = 0.574, Pending_hits = 469, Reservation_fails = 0
L2_cache_bank[24]: Access = 6288, Miss = 3620, Miss_rate = 0.576, Pending_hits = 450, Reservation_fails = 0
L2_cache_bank[25]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 440, Reservation_fails = 0
L2_cache_bank[26]: Access = 6288, Miss = 3620, Miss_rate = 0.576, Pending_hits = 441, Reservation_fails = 0
L2_cache_bank[27]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 437, Reservation_fails = 0
L2_cache_bank[28]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 456, Reservation_fails = 0
L2_cache_bank[29]: Access = 6288, Miss = 3596, Miss_rate = 0.572, Pending_hits = 436, Reservation_fails = 0
L2_cache_bank[30]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 450, Reservation_fails = 0
L2_cache_bank[31]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 435, Reservation_fails = 0
L2_cache_bank[32]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 488, Reservation_fails = 0
L2_cache_bank[33]: Access = 6288, Miss = 3596, Miss_rate = 0.572, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[34]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 487, Reservation_fails = 0
L2_cache_bank[35]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 475, Reservation_fails = 0
L2_cache_bank[36]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 485, Reservation_fails = 0
L2_cache_bank[37]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 454, Reservation_fails = 0
L2_cache_bank[38]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 485, Reservation_fails = 0
L2_cache_bank[39]: Access = 6288, Miss = 3592, Miss_rate = 0.571, Pending_hits = 456, Reservation_fails = 0
L2_cache_bank[40]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 486, Reservation_fails = 69
L2_cache_bank[41]: Access = 6288, Miss = 3604, Miss_rate = 0.573, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[42]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 484, Reservation_fails = 62
L2_cache_bank[43]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[44]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 483, Reservation_fails = 49
L2_cache_bank[45]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[46]: Access = 6288, Miss = 3600, Miss_rate = 0.573, Pending_hits = 476, Reservation_fails = 50
L2_cache_bank[47]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[48]: Access = 6288, Miss = 3632, Miss_rate = 0.578, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[49]: Access = 6288, Miss = 3596, Miss_rate = 0.572, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[50]: Access = 6288, Miss = 3608, Miss_rate = 0.574, Pending_hits = 466, Reservation_fails = 0
L2_cache_bank[51]: Access = 6288, Miss = 3596, Miss_rate = 0.572, Pending_hits = 481, Reservation_fails = 0
L2_cache_bank[52]: Access = 6288, Miss = 3628, Miss_rate = 0.577, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[53]: Access = 6288, Miss = 3604, Miss_rate = 0.573, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[54]: Access = 6288, Miss = 3632, Miss_rate = 0.578, Pending_hits = 464, Reservation_fails = 0
L2_cache_bank[55]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[56]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 464, Reservation_fails = 0
L2_cache_bank[57]: Access = 6288, Miss = 3632, Miss_rate = 0.578, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[58]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[59]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[60]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[61]: Access = 6288, Miss = 3620, Miss_rate = 0.576, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[62]: Access = 6288, Miss = 3624, Miss_rate = 0.576, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[63]: Access = 6288, Miss = 3612, Miss_rate = 0.574, Pending_hits = 479, Reservation_fails = 0
L2_total_cache_accesses = 402432
L2_total_cache_misses = 231068
L2_total_cache_miss_rate = 0.5742
L2_total_cache_pending_hits = 29722
L2_total_cache_reservation_fails = 234
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22773
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 201728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 234
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.012
average_pipeline_duty_cycle=1568.852051
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562976
	Total NON REG=92928
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562944
	Total NON REG=92928
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564832
	Total NON REG=92928
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562432
	Total NON REG=92928
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1123168
	Total NON REG=185856
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563680
	Total NON REG=92928
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563552
	Total NON REG=92928
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562624
	Total NON REG=92928
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1122912
	Total NON REG=185856
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564320
	Total NON REG=92928
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564160
	Total NON REG=92928
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1123488
	Total NON REG=185856
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1125120
	Total NON REG=185856
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563808
	Total NON REG=92928
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564096
	Total NON REG=92928
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563584
	Total NON REG=92928
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=561856
	Total NON REG=92928
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2464
	Total REG Reads=1576960
	Total REG Writes=997408
	Total NON REG=185856
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564288
	Total NON REG=92928
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1122848
	Total NON REG=185856
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1124672
	Total NON REG=185856
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=561408
	Total NON REG=92928
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563584
	Total NON REG=92928
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1123872
	Total NON REG=185856
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20368
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15808
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11816960
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=71680
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2240
	Total REG Reads=1575936
	Total REG Writes=1062208
	Total NON REG=184832
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1121376
	Total NON REG=185856
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563840
	Total NON REG=92928
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563680
	Total NON REG=92928
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563424
	Total NON REG=92928
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563296
	Total NON REG=92928
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563136
	Total NON REG=92928
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564896
	Total NON REG=92928
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=561984
	Total NON REG=92928
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1124032
	Total NON REG=185856
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=561792
	Total NON REG=92928
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562720
	Total NON REG=92928
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1123456
	Total NON REG=185856
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562560
	Total NON REG=92928
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563840
	Total NON REG=92928
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562144
	Total NON REG=92928
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563616
	Total NON REG=92928
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562304
	Total NON REG=92928
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563072
	Total NON REG=92928
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=561952
	Total NON REG=92928
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1127072
	Total NON REG=185856
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1125376
	Total NON REG=185856
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1123808
	Total NON REG=185856
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564704
	Total NON REG=92928
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563808
	Total NON REG=92928
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20368
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15808
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11816960
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=71680
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2240
	Total REG Reads=1575936
	Total REG Writes=1058880
	Total NON REG=184832
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564480
	Total NON REG=92928
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564064
	Total NON REG=92928
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563776
	Total NON REG=92928
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564544
	Total NON REG=92928
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=565088
	Total NON REG=92928
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563296
	Total NON REG=92928
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564800
	Total NON REG=92928
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564928
	Total NON REG=92928
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563168
	Total NON REG=92928
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=565184
	Total NON REG=92928
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563520
	Total NON REG=92928
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563072
	Total NON REG=92928
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562304
	Total NON REG=92928
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563520
	Total NON REG=92928
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563840
	Total NON REG=92928
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564160
	Total NON REG=92928
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563552
	Total NON REG=92928
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563008
	Total NON REG=92928
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=561952
	Total NON REG=92928
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563008
	Total NON REG=92928
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1126880
	Total NON REG=185856
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=1125440
	Total NON REG=185856
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562816
	Total NON REG=92928
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20368
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15808
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11816960
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=71680
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2240
	Total REG Reads=1575936
	Total REG Writes=1058528
	Total NON REG=184832
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20368
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15808
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11816960
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=71680
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2240
	Total REG Reads=1575936
	Total REG Writes=1058912
	Total NON REG=184832
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563584
	Total NON REG=92928
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=563584
	Total NON REG=92928
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=564640
	Total NON REG=92928
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562752
	Total NON REG=92928
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=562816
	Total NON REG=92928


==========Power Metrics -- Memory==========
Total memory controller accesses: 30364
Total memory controller reads: 30364
Total memory controller writes: 0
!!!Total Shared memory access: 85984
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1024
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 201728
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 18567
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 36385
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 202752
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 141642
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 29722
	Cache_stats[GLOBAL_ACC_R][MISS] = 7591
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 234
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 22773
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 201728
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=402432
icnt_total_pkts_simt_to_mem=402432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 402432
Req_Network_cycles = 39081
Req_Network_injected_packets_per_cycle =      10.2974 
Req_Network_conflicts_per_cycle =       9.9188
Req_Network_conflicts_per_cycle_util =      20.4255
Req_Bank_Level_Parallism =      21.2052
Req_Network_in_buffer_full_per_cycle =       1.5721
Req_Network_in_buffer_avg_util =      66.5884
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1609

Reply_Network_injected_packets_num = 402432
Reply_Network_cycles = 39081
Reply_Network_injected_packets_per_cycle =       10.2974
Reply_Network_conflicts_per_cycle =       10.1204
Reply_Network_conflicts_per_cycle_util =      20.4284
Reply_Bank_Level_Parallism =      20.7857
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.6699
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1287
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 55 sec (235 sec)
gpgpu_simulation_rate = 132481 (inst/sec)
gpgpu_simulation_rate = 166 (cycle/sec)
gpgpu_silicon_slowdown = 6819277x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
