\hypertarget{struct_u_a_r_t___init_type_def}{}\section{U\+A\+R\+T\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_u_a_r_t___init_type_def}\index{UART\_InitTypeDef@{UART\_InitTypeDef}}


U\+A\+RT Init Structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+uart.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_ae460c2e4d7ddc67bca9f5756f45b1d83}{Baud\+Rate}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a0f1cd85e62aa4fd4b36ee9e610e7789f}{Word\+Length}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a6717dfe595617c7b2d57139d9cd306ef}{Stop\+Bits}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_adc92243425cb18cb8b5f03692841db48}{Parity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_ab2ee6ea5a5d4ca5ee6b759be197bcfcb}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}{Hw\+Flow\+Ctl}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a77c2c86a2186e09cbf022e27c0c82324}{Over\+Sampling}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a1662b82dc43d9137c3a4485794c94388}{One\+Bit\+Sampling}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+A\+RT Init Structure definition. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_u_a_r_t___init_type_def_ae460c2e4d7ddc67bca9f5756f45b1d83}\label{struct_u_a_r_t___init_type_def_ae460c2e4d7ddc67bca9f5756f45b1d83}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{BaudRate}{BaudRate}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Baud\+Rate}

This member configures the U\+A\+RT communication baud rate. The baud rate register is computed using the following formula\+:
\begin{DoxyItemize}
\item If oversampling is 16 or in L\+IN mode, Baud Rate Register = ((uart\+\_\+ker\+\_\+ck) / ((huart-\/$>$Init.\+Baud\+Rate)))
\item If oversampling is 8, Baud Rate Register\mbox{[}15\+:4\mbox{]} = ((2 $\ast$ uart\+\_\+ker\+\_\+ck) / ((huart-\/$>$Init.\+Baud\+Rate)))\mbox{[}15\+:4\mbox{]} Baud Rate Register\mbox{[}3\mbox{]} = 0 Baud Rate Register\mbox{[}2\+:0\mbox{]} = (((2 $\ast$ uart\+\_\+ker\+\_\+ck) / ((huart-\/$>$Init.\+Baud\+Rate)))\mbox{[}3\+:0\mbox{]}) $>$$>$ 1 where uart\+\_\+ker\+\_\+ck is the U\+A\+RT input clock 
\end{DoxyItemize}\mbox{\Hypertarget{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}\label{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!HwFlowCtl@{HwFlowCtl}}
\index{HwFlowCtl@{HwFlowCtl}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{HwFlowCtl}{HwFlowCtl}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Hw\+Flow\+Ctl}

Specifies whether the hardware flow control mode is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___hardware___flow___control}{U\+A\+RT Hardware Flow Control}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_ab2ee6ea5a5d4ca5ee6b759be197bcfcb}\label{struct_u_a_r_t___init_type_def_ab2ee6ea5a5d4ca5ee6b759be197bcfcb}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___mode}{U\+A\+RT Transfer Mode}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a1662b82dc43d9137c3a4485794c94388}\label{struct_u_a_r_t___init_type_def_a1662b82dc43d9137c3a4485794c94388}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!OneBitSampling@{OneBitSampling}}
\index{OneBitSampling@{OneBitSampling}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{OneBitSampling}{OneBitSampling}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+One\+Bit\+Sampling}

Specifies whether a single sample or three samples\textquotesingle{} majority vote is selected. Selecting the single sample method increases the receiver tolerance to clock deviations. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___one_bit___sampling}{U\+A\+RT One Bit Sampling Method}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a77c2c86a2186e09cbf022e27c0c82324}\label{struct_u_a_r_t___init_type_def_a77c2c86a2186e09cbf022e27c0c82324}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!OverSampling@{OverSampling}}
\index{OverSampling@{OverSampling}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{OverSampling}{OverSampling}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Over\+Sampling}

Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to f\+\_\+\+P\+C\+L\+K/8). This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___over___sampling}{U\+A\+RT Over Sampling}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_adc92243425cb18cb8b5f03692841db48}\label{struct_u_a_r_t___init_type_def_adc92243425cb18cb8b5f03692841db48}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{Parity}{Parity}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Parity}

Specifies the parity mode. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___parity}{U\+A\+RT Parity}} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the M\+SB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}
\mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a6717dfe595617c7b2d57139d9cd306ef}\label{struct_u_a_r_t___init_type_def_a6717dfe595617c7b2d57139d9cd306ef}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{StopBits}{StopBits}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___stop___bits}{U\+A\+RT Number of Stop Bits}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a0f1cd85e62aa4fd4b36ee9e610e7789f}\label{struct_u_a_r_t___init_type_def_a0f1cd85e62aa4fd4b36ee9e610e7789f}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\subsubsection{\texorpdfstring{WordLength}{WordLength}}
{\footnotesize\ttfamily uint32\+\_\+t U\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t_ex___word___length}{U\+A\+R\+T\+Ex Word Length}}. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__uart_8h}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}\end{DoxyCompactItemize}
