# Counter timing diagrams and configurations

**Source**: Page 92, Chunk 654  
**Category**: Counter timing diagrams and configurations  
**Chunk Index**: 654

---

Figure 420. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36 . . . . . . . . . . . . . 1643
Figure 421. Counter timing diagram, internal clock divided by N. . . . . . . . . . . . . . . . . . . . . . . . . . . . 1644
Figure 422. Counter timing diagram, Update event with ARPE=1 (counter underflow). . . . . . . . . . . 1644

---

**AI Reasoning**: The content focuses on counter timing diagrams with different configurations, which is a feature of the microcontroller. Placing it under 'features' makes it easy to find for those looking into the functional aspects of the microcontroller. The filename captures the essence of the diagrams discussed in the content.
