#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 12 10:37:59 2026
# Process ID: 18008
# Current directory: C:/Users/28220/Documents/GitHub/FPGA_UART/USART_RX_MAX/USART_RX_MAX.runs/synth_1
# Command line: vivado.exe -log uart_rx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_rx.tcl
# Log file: C:/Users/28220/Documents/GitHub/FPGA_UART/USART_RX_MAX/USART_RX_MAX.runs/synth_1/uart_rx.vds
# Journal file: C:/Users/28220/Documents/GitHub/FPGA_UART/USART_RX_MAX/USART_RX_MAX.runs/synth_1\vivado.jou
# Running On: RZY, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 16, Host memory: 33820 MB
#-----------------------------------------------------------
source uart_rx.tcl -notrace
