{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542406939363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542406939363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 14:22:19 2018 " "Processing started: Fri Nov 16 14:22:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542406939363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542406939363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tally_matrix -c tally_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off tally_matrix -c tally_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542406939363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542406940592 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tally_matrix.v(184) " "Verilog HDL information at tally_matrix.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542406940691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tally_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file tally_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 tally_matrix " "Found entity 1: tally_matrix" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542406940693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542406940693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542406940712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542406940712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.v 1 1 " "Found 1 design units, including 1 entities, in source file array.v" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.v" "" { Text "C:/altera/13.1/projects/tally_matrix/array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542406940727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542406940727 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sevenseg.v " "Can't analyze file -- file sevenseg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542406940737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542406940741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542406940741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542406940745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542406940745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tally_matrix " "Elaborating entity \"tally_matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542406940802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 9 tally_matrix.v(203) " "Verilog HDL assignment warning at tally_matrix.v(203): truncated value with size 17 to match size of target (9)" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542406940808 "|tally_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:m1 " "Elaborating entity \"matrix\" for hierarchy \"matrix:m1\"" {  } { { "tally_matrix.v" "m1" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406940899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finish matrix.v(10) " "Verilog HDL or VHDL warning at matrix.v(10): object \"finish\" assigned a value but never read" {  } { { "matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/matrix.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542406940902 "|tally_matrix|matrix:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start matrix.v(11) " "Verilog HDL or VHDL warning at matrix.v(11): object \"start\" assigned a value but never read" {  } { { "matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/matrix.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542406940903 "|tally_matrix|matrix:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:a1 " "Elaborating entity \"add\" for hierarchy \"add:a1\"" {  } { { "tally_matrix.v" "a1" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406941020 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(24) " "Verilog HDL warning at add.v(24): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 24 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941031 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(29) " "Verilog HDL warning at add.v(29): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 29 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941031 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(30) " "Verilog HDL warning at add.v(30): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 30 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941031 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(37) " "Verilog HDL warning at add.v(37): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 37 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941031 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(45) " "Verilog HDL warning at add.v(45): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 45 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941032 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(50) " "Verilog HDL warning at add.v(50): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 50 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941032 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(51) " "Verilog HDL warning at add.v(51): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 51 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941032 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(59) " "Verilog HDL warning at add.v(59): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 59 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941032 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(65) " "Verilog HDL warning at add.v(65): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 65 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941032 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "add.v(71) " "Verilog HDL warning at add.v(71): converting signed shift amount to unsigned" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 71 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941032 "|tally_matrix|add:a1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "squish.v(11) " "Verilog HDL information at squish.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542406941058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "squish.v 1 1 " "Using design file squish.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 squish " "Found entity 1: squish" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542406941058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542406941058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squish squish:sq1 " "Elaborating entity \"squish\" for hierarchy \"squish:sq1\"" {  } { { "tally_matrix.v" "sq1" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406941060 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slope squish.v(19) " "Verilog HDL Always Construct warning at squish.v(19): variable \"slope\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941064 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(20) " "Verilog HDL Always Construct warning at squish.v(20): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(20) " "Verilog HDL warning at squish.v(20): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(21) " "Verilog HDL Always Construct warning at squish.v(21): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(21) " "Verilog HDL warning at squish.v(21): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 21 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(22) " "Verilog HDL Always Construct warning at squish.v(22): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(22) " "Verilog HDL warning at squish.v(22): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 22 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(23) " "Verilog HDL Always Construct warning at squish.v(23): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(23) " "Verilog HDL warning at squish.v(23): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 23 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(24) " "Verilog HDL Always Construct warning at squish.v(24): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(24) " "Verilog HDL warning at squish.v(24): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 24 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(25) " "Verilog HDL Always Construct warning at squish.v(25): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941065 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(25) " "Verilog HDL warning at squish.v(25): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 25 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941069 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(26) " "Verilog HDL Always Construct warning at squish.v(26): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941069 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(26) " "Verilog HDL warning at squish.v(26): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 26 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941069 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(27) " "Verilog HDL Always Construct warning at squish.v(27): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941069 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(27) " "Verilog HDL warning at squish.v(27): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(28) " "Verilog HDL Always Construct warning at squish.v(28): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(28) " "Verilog HDL warning at squish.v(28): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 28 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(29) " "Verilog HDL Always Construct warning at squish.v(29): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(29) " "Verilog HDL warning at squish.v(29): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 29 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(30) " "Verilog HDL Always Construct warning at squish.v(30): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(30) " "Verilog HDL warning at squish.v(30): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 30 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(31) " "Verilog HDL Always Construct warning at squish.v(31): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(31) " "Verilog HDL warning at squish.v(31): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 31 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941070 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(32) " "Verilog HDL Always Construct warning at squish.v(32): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941071 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(32) " "Verilog HDL warning at squish.v(32): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 32 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941071 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(33) " "Verilog HDL Always Construct warning at squish.v(33): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941071 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(33) " "Verilog HDL warning at squish.v(33): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 33 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941071 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift squish.v(34) " "Verilog HDL Always Construct warning at squish.v(34): variable \"shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1542406941071 "|tally_matrix|squish:sq1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "squish.v(34) " "Verilog HDL warning at squish.v(34): converting signed shift amount to unsigned" {  } { { "squish.v" "" { Text "C:/altera/13.1/projects/tally_matrix/squish.v" 34 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1542406941071 "|tally_matrix|squish:sq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid sigmoid:sig1 " "Elaborating entity \"sigmoid\" for hierarchy \"sigmoid:sig1\"" {  } { { "tally_matrix.v" "sig1" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406941072 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sigmoid.v(9) " "Verilog HDL Case Statement warning at sigmoid.v(9): incomplete case statement has no default case item" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out sigmoid.v(8) " "Verilog HDL Always Construct warning at sigmoid.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] sigmoid.v(8) " "Inferred latch for \"out\[0\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] sigmoid.v(8) " "Inferred latch for \"out\[1\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] sigmoid.v(8) " "Inferred latch for \"out\[2\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] sigmoid.v(8) " "Inferred latch for \"out\[3\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] sigmoid.v(8) " "Inferred latch for \"out\[4\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] sigmoid.v(8) " "Inferred latch for \"out\[5\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] sigmoid.v(8) " "Inferred latch for \"out\[6\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941077 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] sigmoid.v(8) " "Inferred latch for \"out\[7\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] sigmoid.v(8) " "Inferred latch for \"out\[8\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] sigmoid.v(8) " "Inferred latch for \"out\[9\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] sigmoid.v(8) " "Inferred latch for \"out\[10\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] sigmoid.v(8) " "Inferred latch for \"out\[11\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] sigmoid.v(8) " "Inferred latch for \"out\[12\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] sigmoid.v(8) " "Inferred latch for \"out\[13\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] sigmoid.v(8) " "Inferred latch for \"out\[14\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] sigmoid.v(8) " "Inferred latch for \"out\[15\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941078 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] sigmoid.v(8) " "Inferred latch for \"out\[16\]\" at sigmoid.v(8)" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542406941079 "|tally_matrix|sigmoid:sig1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig3\|out\[3\] sigmoid:sig3\|out\[2\] " "Duplicate LATCH primitive \"sigmoid:sig3\|out\[3\]\" merged with LATCH primitive \"sigmoid:sig3\|out\[2\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig3\|out\[7\] sigmoid:sig3\|out\[4\] " "Duplicate LATCH primitive \"sigmoid:sig3\|out\[7\]\" merged with LATCH primitive \"sigmoid:sig3\|out\[4\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig3\|out\[6\] sigmoid:sig3\|out\[4\] " "Duplicate LATCH primitive \"sigmoid:sig3\|out\[6\]\" merged with LATCH primitive \"sigmoid:sig3\|out\[4\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig3\|out\[5\] sigmoid:sig3\|out\[4\] " "Duplicate LATCH primitive \"sigmoid:sig3\|out\[5\]\" merged with LATCH primitive \"sigmoid:sig3\|out\[4\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[11\] sigmoid:sig2\|out\[9\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[11\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[9\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[10\] sigmoid:sig2\|out\[9\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[10\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[9\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[8\] sigmoid:sig2\|out\[9\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[8\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[9\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[7\] sigmoid:sig2\|out\[5\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[7\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[5\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[6\] sigmoid:sig2\|out\[5\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[6\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[5\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[4\] sigmoid:sig2\|out\[5\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[4\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[5\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[2\] sigmoid:sig2\|out\[3\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[2\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[3\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig2\|out\[12\] sigmoid:sig2\|out\[13\] " "Duplicate LATCH primitive \"sigmoid:sig2\|out\[12\]\" merged with LATCH primitive \"sigmoid:sig2\|out\[13\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[12\] sigmoid:sig1\|out\[13\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[12\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[13\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[10\] sigmoid:sig1\|out\[11\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[10\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[11\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[9\] sigmoid:sig1\|out\[11\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[9\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[11\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[8\] sigmoid:sig1\|out\[11\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[8\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[11\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[3\] sigmoid:sig1\|out\[2\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[3\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[2\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[7\] sigmoid:sig1\|out\[5\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[7\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[5\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[6\] sigmoid:sig1\|out\[5\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[6\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[5\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sigmoid:sig1\|out\[4\] sigmoid:sig1\|out\[5\] " "Duplicate LATCH primitive \"sigmoid:sig1\|out\[4\]\" merged with LATCH primitive \"sigmoid:sig1\|out\[5\]\"" {  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542406945637 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1542406945637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig3\|out\[0\] " "Latch sigmoid:sig3\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a9\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a9\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945640 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig3\|out\[1\] " "Latch sigmoid:sig3\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a9\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a9\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945641 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig3\|out\[2\] " "Latch sigmoid:sig3\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a9\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a9\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945641 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig3\|out\[4\] " "Latch sigmoid:sig3\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a9\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a9\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945641 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig3\|out\[8\] " "Latch sigmoid:sig3\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a9\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a9\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945641 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[9\] " "Latch sigmoid:sig2\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945641 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[5\] " "Latch sigmoid:sig2\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945642 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[3\] " "Latch sigmoid:sig2\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945642 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[1\] " "Latch sigmoid:sig2\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945642 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[0\] " "Latch sigmoid:sig2\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945642 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[13\] " "Latch sigmoid:sig2\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945642 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[15\] " "Latch sigmoid:sig2\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945644 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig2\|out\[14\] " "Latch sigmoid:sig2\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a6\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a6\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945644 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[15\] " "Latch sigmoid:sig1\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945644 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[14\] " "Latch sigmoid:sig1\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945645 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[13\] " "Latch sigmoid:sig1\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945645 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[11\] " "Latch sigmoid:sig1\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945646 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[2\] " "Latch sigmoid:sig1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945646 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[1\] " "Latch sigmoid:sig1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945646 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[0\] " "Latch sigmoid:sig1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945646 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigmoid:sig1\|out\[5\] " "Latch sigmoid:sig1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add:a3\|out\[32\] " "Ports D and ENA on the latch are fed by the same signal add:a3\|out\[32\]" {  } { { "add.v" "" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542406945646 ""}  } { { "sigmoid.v" "" { Text "C:/altera/13.1/projects/tally_matrix/sigmoid.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542406945646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542406947011 "|tally_matrix|led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542406947011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542406947307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542406949114 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "add:a6\|Add31~0 " "Logic cell \"add:a6\|Add31~0\"" {  } { { "add.v" "Add31~0" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949139 ""} { "Info" "ISCL_SCL_CELL_NAME" "add:a6\|Add31~2 " "Logic cell \"add:a6\|Add31~2\"" {  } { { "add.v" "Add31~2" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949139 ""} { "Info" "ISCL_SCL_CELL_NAME" "add:a6\|Add31~4 " "Logic cell \"add:a6\|Add31~4\"" {  } { { "add.v" "Add31~4" { Text "C:/altera/13.1/projects/tally_matrix/add.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949139 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1542406949139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/projects/tally_matrix/output_files/tally_matrix.map.smsg " "Generated suppressed messages file C:/altera/13.1/projects/tally_matrix/output_files/tally_matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542406949255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542406949508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949508 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "No output dependent on input pin \"button\[2\]\"" {  } { { "tally_matrix.v" "" { Text "C:/altera/13.1/projects/tally_matrix/tally_matrix.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542406949777 "|tally_matrix|button[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542406949777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1320 " "Implemented 1320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542406949779 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542406949779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1296 " "Implemented 1296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542406949779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542406949779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542406949857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 14:22:29 2018 " "Processing ended: Fri Nov 16 14:22:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542406949857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542406949857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542406949857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542406949857 ""}
