Implementing Precise Interrupts in Pipelined Processors