
---------- Begin Simulation Statistics ----------
final_tick                               544524605000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                    84229                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7307.02                       # Real time elapsed on the host
host_tick_rate                               74520752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613421853                       # Number of instructions simulated
sim_ops                                     615460623                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.544525                       # Number of seconds simulated
sim_ticks                                544524605000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.137695                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77382266                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87797016                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9495517                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120006566                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10032500                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10187232                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          154732                       # Number of indirect misses.
system.cpu0.branchPred.lookups              153458933                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1056025                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509390                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6114314                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138976656                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17148077                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532361                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43464840                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561806701                       # Number of instructions committed
system.cpu0.commit.committedOps             562317371                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    984616954                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571103                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    719215034     73.05%     73.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    152895281     15.53%     88.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41648910      4.23%     92.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37441603      3.80%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10151038      1.03%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2889177      0.29%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1030030      0.10%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2197804      0.22%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17148077      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    984616954                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672260                       # Number of function calls committed.
system.cpu0.commit.int_insts                543447957                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174761412                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311057366     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175270794     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815519     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562317371                       # Class of committed instruction
system.cpu0.commit.refs                     245086341                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561806701                       # Number of Instructions Simulated
system.cpu0.committedOps                    562317371                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.917497                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.917497                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            109603039                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3388106                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76563181                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             619473991                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               449454631                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426969187                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6122132                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8531845                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2203885                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  153458933                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                112698415                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    546506586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3020247                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     638209021                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          180                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19006730                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142453                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         438342619                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87414766                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.592436                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         994352874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643505                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922010                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               547337937     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331558180     33.34%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60405049      6.07%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42257059      4.25%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7631706      0.77%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2818750      0.28%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  300793      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040749      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2651      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           994352874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       82909778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6172470                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143721966                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547282                       # Inst execution rate
system.cpu0.iew.exec_refs                   259749599                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72392516                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               77948630                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            191186551                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1115144                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2019900                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75198010                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          605763764                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187357083                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4545914                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            589566441                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                551135                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8838482                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6122132                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9888616                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       137099                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10286170                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27060                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8337                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2301341                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16425139                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4873081                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8337                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       888366                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5284104                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                248246402                       # num instructions consuming a value
system.cpu0.iew.wb_count                    582892584                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.871130                       # average fanout of values written-back
system.cpu0.iew.wb_producers                216254875                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541087                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     582947686                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               718496995                       # number of integer regfile reads
system.cpu0.int_regfile_writes              371717879                       # number of integer regfile writes
system.cpu0.ipc                              0.521513                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521513                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020993      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325541192     54.79%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4143421      0.70%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018107      0.17%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189493583     31.90%     87.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72895010     12.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594112356                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     996217                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001677                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171987     17.26%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                711582     71.43%     88.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112646     11.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594087528                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2183651921                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    582892534                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        649217569                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 602418928                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594112356                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3344836                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43446389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78221                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1812475                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24278769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    994352874                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597486                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.821547                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          564058297     56.73%     56.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          305269116     30.70%     87.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95937081      9.65%     97.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21723399      2.18%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5996618      0.60%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             694912      0.07%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             450252      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             149255      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73944      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      994352874                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.551502                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12584796                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2560284                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           191186551                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75198010                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1077262652                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11787692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               90898302                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357824467                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2976339                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               456496369                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7348054                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6820                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            748801948                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             613811433                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          393285010                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421459400                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8670053                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6122132                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19283341                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35460538                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       748801904                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93330                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3151                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7708122                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3102                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1573238153                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1221311341                       # The number of ROB writes
system.cpu0.timesIdled                       14486166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.054695                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2987036                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3731244                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           392544                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4959162                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137455                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141100                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3645                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5600319                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8976                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509157                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           291807                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420424                       # Number of branches committed
system.cpu1.commit.bw_lim_events               541254                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2728582                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248211                       # Number of instructions committed
system.cpu1.commit.committedOps              19757568                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115611383                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170896                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.826605                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107512215     92.99%     92.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4002103      3.46%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1373232      1.19%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1260718      1.09%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       290303      0.25%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       103438      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478427      0.41%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        49693      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       541254      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115611383                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227618                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556903                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320827                       # Number of loads committed
system.cpu1.commit.membars                    1018402                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018402      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648950     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829984     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260094      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757568                       # Class of committed instruction
system.cpu1.commit.refs                       7090090                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248211                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757568                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.055964                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.055964                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102531667                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               106721                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2846900                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23547785                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3665527                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8451657                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                292280                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               258168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1205316                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5600319                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3360846                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    112068060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                37317                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      24107304                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 786034                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048044                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3685369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3124491                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206812                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116146447                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643177                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               101070540     87.02%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9026786      7.77%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3548482      3.06%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1793529      1.54%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  434847      0.37%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260519      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11198      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     417      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     129      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116146447                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         420033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              314473                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4804442                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185842                       # Inst execution rate
system.cpu1.iew.exec_refs                     7793783                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851400                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86747926                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6023701                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509986                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           249267                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1924629                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22478767                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5942383                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           306328                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21662894                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                429084                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1965348                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                292280                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2975712                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          141270                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4239                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1384                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       702874                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       155366                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           462                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95585                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        218888                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12365249                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21385948                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846548                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10467777                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183466                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21394450                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26991834                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14357841                       # number of integer regfile writes
system.cpu1.ipc                              0.165126                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165126                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018607      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13060156     59.45%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6532798     29.74%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357517      6.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21969222                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     620156                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028228                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138259     22.29%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                423879     68.35%     90.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58016      9.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21570757                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160742822                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21385936                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25200273                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20950250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21969222                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528517                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2721198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37801                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1175975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116146447                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649894                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102862280     88.56%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8501021      7.32%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2727687      2.35%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             928522      0.80%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             747672      0.64%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             138944      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             168384      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43947      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27990      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116146447                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188469                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3262273                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          334229                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6023701                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1924629                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       116566480                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   972475443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               93417861                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168388                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3382456                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4232159                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                636228                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4046                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28895083                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23108693                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15479531                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8804122                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5201120                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                292280                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9376369                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2311143                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28895071                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23656                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               785                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6708126                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   137555187                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45508763                       # The number of ROB writes
system.cpu1.timesIdled                           5115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.033064                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2337260                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2920368                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           257310                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4125811                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98996                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101778                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2782                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4541492                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2537                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171627                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647337                       # Number of branches committed
system.cpu2.commit.bw_lim_events               463418                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2064185                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505828                       # Number of instructions committed
system.cpu2.commit.committedOps              17015218                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113364138                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150093                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.784662                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106562535     94.00%     94.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3311558      2.92%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1096264      0.97%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1078755      0.95%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253107      0.22%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        79204      0.07%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       476004      0.42%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43293      0.04%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       463418      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113364138                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174085                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893588                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697298                       # Number of loads committed
system.cpu2.commit.membars                    1018441                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018441      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797016     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206477     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993146      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015218                       # Class of committed instruction
system.cpu2.commit.refs                       6199635                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505828                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015218                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.901704                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.901704                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103935358                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                88389                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2221958                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19762449                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2471180                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6053587                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171928                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               220581                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1104797                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4541492                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2464634                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110829275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11839                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      20129537                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 515222                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039866                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2649952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2436256                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.176701                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113736850                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.181471                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.606850                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101333139     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7262253      6.39%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2957393      2.60%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1523470      1.34%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  413680      0.36%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  244055      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2647      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      79      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113736850                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         181489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              191408                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3959507                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.162296                       # Inst execution rate
system.cpu2.iew.exec_refs                     6717749                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525640                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88280378                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5195456                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510011                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           140243                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1552002                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19073348                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5192109                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179989                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18488455                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                494617                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1908775                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171928                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2967536                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           97652                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3223                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          658                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       498158                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        49665                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50750                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        140658                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10860658                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18291224                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.855562                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9291964                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160564                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18296394                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22817116                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12403362                       # number of integer regfile writes
system.cpu2.ipc                              0.144892                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144892                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018644      5.46%      5.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10885215     58.31%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5743110     30.76%     94.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021334      5.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18668444                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     593892                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031813                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130703     22.01%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                410933     69.19%     91.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                52254      8.80%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18243678                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151710172                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18291212                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         21131579                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17544755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18668444                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528593                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2058129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42568                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       842500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113736850                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.164137                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.616017                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102584396     90.19%     90.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7165149      6.30%     96.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2159678      1.90%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             763272      0.67%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             723633      0.64%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             123829      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             158408      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37882      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20603      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113736850                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163876                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3152757                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          328426                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5195456                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1552002                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       113918339                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   975124123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               94773610                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442356                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3440707                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2986767                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                742549                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2832                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             24090412                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19479512                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13195836                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6420908                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5149545                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171928                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9360920                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1753480                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        24090400                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22717                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               783                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6674229                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           779                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131979083                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38531843                       # The number of ROB writes
system.cpu2.timesIdled                           2342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.826253                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2266920                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3070615                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           403758                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3956712                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111849                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         206128                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94279                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4448717                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234792                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470714                       # Number of branches committed
system.cpu3.commit.bw_lim_events               413508                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2799319                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861113                       # Number of instructions committed
system.cpu3.commit.committedOps              16370466                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107168698                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152754                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.782241                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100456441     93.74%     93.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3332177      3.11%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1145423      1.07%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       988760      0.92%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       243758      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        73782      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474786      0.44%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        40063      0.04%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       413508      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107168698                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151225                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255322                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568795                       # Number of loads committed
system.cpu3.commit.membars                    1018393                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018393      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354123     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077964     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919848      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370466                       # Class of committed instruction
system.cpu3.commit.refs                       5997824                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861113                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370466                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.794630                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.794630                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97441894                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169781                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2173975                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20118412                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2831654                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5926493                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                235095                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               309900                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1207448                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4448717                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2498632                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104507458                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                24235                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20692796                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 808122                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041280                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2731052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2378769                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192008                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107642584                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196976                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.637878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                95197890     88.44%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7087854      6.58%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2934016      2.73%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1689816      1.57%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  488981      0.45%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242858      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     895      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107642584                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         127818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              252308                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3813884                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168825                       # Inst execution rate
system.cpu3.iew.exec_refs                     6499471                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1443537                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82163909                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5147767                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510018                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           108884                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1461688                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19164879                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5055934                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319207                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18194358                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                481876                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1822382                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                235095                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2859984                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79929                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2087                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       578972                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        32659                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45529                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        206779                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10788026                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18014655                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858054                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9256714                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167158                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18019818                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22290414                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12348923                       # number of integer regfile writes
system.cpu3.ipc                              0.147175                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147175                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018617      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10954112     59.17%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5602800     30.26%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937895      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18513565                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     590502                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031896                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133666     22.64%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407378     68.99%     91.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49456      8.38%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18085436                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145322625                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18014643                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21959367                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17636374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18513565                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528505                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2794412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62435                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1189756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107642584                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171991                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.629398                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96543831     89.69%     89.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7186788      6.68%     96.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2110676      1.96%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             734665      0.68%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             730171      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             118743      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             159684      0.15%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35281      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22745      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107642584                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171787                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3112498                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          317656                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5147767                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1461688                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu3.numCycles                       107770402                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   981271511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88527626                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037148                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3367597                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3445804                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                784777                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1996                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24096175                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19579994                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13544092                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6244711                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4894562                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                235095                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9163149                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2506944                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24096163                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26199                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               828                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6800190                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125923688                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38814486                       # The number of ROB writes
system.cpu3.timesIdled                           1723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3146607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6238423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       339792                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55148                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32761950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9693689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65678480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9748837                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1466721                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1750899                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1340815                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              982                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            523                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1678324                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1678296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1466721                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9383439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9383439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    313338624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               313338624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1383                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3146708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3146708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3146708                       # Request fanout histogram
system.membus.respLayer1.occupancy        16786766250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14118334752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3961066731.707317                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23206346504.876015                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       115000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 222696159000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57313397000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 487211208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2461000                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2461000                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2461000                       # number of overall hits
system.cpu2.icache.overall_hits::total        2461000                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3634                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3634                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3634                       # number of overall misses
system.cpu2.icache.overall_misses::total         3634                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    197074000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    197074000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    197074000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    197074000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2464634                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2464634                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2464634                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2464634                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001474                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001474                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001474                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001474                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 54230.599890                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54230.599890                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 54230.599890                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54230.599890                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3082                       # number of writebacks
system.cpu2.icache.writebacks::total             3082                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          520                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          520                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3114                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3114                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3114                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3114                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    172620500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    172620500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    172620500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    172620500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001263                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001263                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001263                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001263                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 55433.686577                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55433.686577                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 55433.686577                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55433.686577                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3082                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2461000                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2461000                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3634                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3634                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    197074000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    197074000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2464634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2464634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001474                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001474                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 54230.599890                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54230.599890                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3114                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3114                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    172620500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    172620500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 55433.686577                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55433.686577                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.117841                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2421868                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3082                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           785.810513                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        354304000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.117841                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972433                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972433                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4932382                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4932382                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4611683                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4611683                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4611683                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4611683                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1386861                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1386861                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1386861                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1386861                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 187449120548                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 187449120548                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 187449120548                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 187449120548                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5998544                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5998544                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5998544                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5998544                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.231200                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.231200                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.231200                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.231200                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135160.712247                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135160.712247                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135160.712247                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135160.712247                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1458886                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       117511                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18662                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1634                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.174151                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.916157                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549169                       # number of writebacks
system.cpu2.dcache.writebacks::total           549169                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1044124                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1044124                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1044124                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1044124                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       342737                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       342737                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       342737                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       342737                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39858304658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39858304658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39858304658                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39858304658                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057137                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057137                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057137                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057137                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116294.139991                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116294.139991                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116294.139991                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116294.139991                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549169                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4168819                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4168819                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       836973                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       836973                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  87934605000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  87934605000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5005792                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5005792                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167201                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167201                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105062.654351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105062.654351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       669429                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       669429                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167544                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167544                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17968096500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17968096500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033470                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033470                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 107244.046340                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107244.046340                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442864                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442864                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       549888                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       549888                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99514515548                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99514515548                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.553903                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.553903                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 180972.335363                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 180972.335363                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       374695                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       374695                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21890208158                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21890208158                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176472                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176472                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124949.102750                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124949.102750                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5202000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5202000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.403042                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.403042                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24537.735849                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24537.735849                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       411000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       411000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125475                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125475                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6227.272727                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6227.272727                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1083500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1083500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.448468                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.448468                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6729.813665                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6729.813665                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       954500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       954500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431755                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431755                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6158.064516                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6158.064516                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       288000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       288000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       262000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       262000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284033                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284033                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225146                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225146                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20769275000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20769275000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442175                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442175                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92248.030167                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92248.030167                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225146                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225146                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20544129000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20544129000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442175                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442175                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91248.030167                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91248.030167                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.953192                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5462596                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           567672                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.622803                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        354315500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.953192                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.904787                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904787                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13584917                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13584917                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      3922223932                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23021560954.230701                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 222696103500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54246613500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 490277991500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2495988                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2495988                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2495988                       # number of overall hits
system.cpu3.icache.overall_hits::total        2495988                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2644                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2644                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2644                       # number of overall misses
system.cpu3.icache.overall_misses::total         2644                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    143567499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    143567499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    143567499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    143567499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2498632                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2498632                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2498632                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2498632                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001058                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001058                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001058                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54299.356657                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54299.356657                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54299.356657                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54299.356657                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2274                       # number of writebacks
system.cpu3.icache.writebacks::total             2274                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          338                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          338                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          338                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          338                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2306                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2306                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2306                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2306                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    123571999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    123571999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    123571999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    123571999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53587.163487                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53587.163487                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53587.163487                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53587.163487                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2274                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2495988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2495988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2644                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2644                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    143567499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    143567499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2498632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2498632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001058                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001058                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54299.356657                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54299.356657                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          338                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          338                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2306                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2306                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    123571999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    123571999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53587.163487                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53587.163487                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978434                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2395494                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2274                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1053.427441                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        361489000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978434                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999326                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999326                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4999570                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4999570                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4459605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4459605                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4459605                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4459605                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1358476                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1358476                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1358476                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1358476                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 181602534568                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 181602534568                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 181602534568                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 181602534568                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5818081                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5818081                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5818081                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5818081                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.233492                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.233492                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.233492                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.233492                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133681.076860                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133681.076860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133681.076860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133681.076860                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1438691                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       146016                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16839                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1815                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.438031                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.449587                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       512590                       # number of writebacks
system.cpu3.dcache.writebacks::total           512590                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1036777                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1036777                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1036777                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1036777                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       321699                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       321699                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       321699                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       321699                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37301684279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37301684279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37301684279                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37301684279                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055293                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055293                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055293                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055293                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115952.130031                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115952.130031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115952.130031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115952.130031                       # average overall mshr miss latency
system.cpu3.dcache.replacements                512590                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4062184                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4062184                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       836445                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       836445                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  88323192500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  88323192500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4898629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4898629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170751                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170751                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105593.544704                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105593.544704                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       674185                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       674185                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17657262000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17657262000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108820.793788                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108820.793788                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397421                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397421                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522031                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522031                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93279342068                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93279342068                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919452                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919452                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.567763                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.567763                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 178685.446014                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 178685.446014                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       362592                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362592                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159439                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159439                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19644422279                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19644422279                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173407                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173407                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123209.643055                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123209.643055                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          182                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          182                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3816500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3816500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.340824                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.340824                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20969.780220                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20969.780220                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           56                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.104869                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.104869                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5321.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5321.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1251000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1251000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7581.818182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7581.818182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1118000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1118000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.432000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.432000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6901.234568                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6901.234568                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       280500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       280500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       251500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       251500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305299                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305299                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203870                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203870                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19065262500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19065262500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400398                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400398                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93516.763133                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93516.763133                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203870                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203870                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18861392500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18861392500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400398                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400398                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92516.763133                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92516.763133                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.406031                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5289707                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525356                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.068805                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        361500500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.406031                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.856438                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.856438                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13181699                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13181699                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       589385100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   809581997.692904                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        63500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2344033500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   538630754000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5893851000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94807898                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94807898                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94807898                       # number of overall hits
system.cpu0.icache.overall_hits::total       94807898                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17890516                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17890516                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17890516                       # number of overall misses
system.cpu0.icache.overall_misses::total     17890516                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 240638735499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 240638735499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 240638735499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 240638735499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    112698414                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    112698414                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    112698414                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    112698414                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158747                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158747                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158747                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158747                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13450.631357                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13450.631357                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13450.631357                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13450.631357                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2690                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.745098                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16874560                       # number of writebacks
system.cpu0.icache.writebacks::total         16874560                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015922                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015922                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015922                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015922                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16874594                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16874594                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16874594                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16874594                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 213694714500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 213694714500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 213694714500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 213694714500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149732                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149732                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149732                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149732                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12663.695168                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12663.695168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12663.695168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12663.695168                       # average overall mshr miss latency
system.cpu0.icache.replacements              16874560                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94807898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94807898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17890516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17890516                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 240638735499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 240638735499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    112698414                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    112698414                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13450.631357                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13450.631357                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015922                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015922                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16874594                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16874594                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 213694714500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 213694714500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149732                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149732                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12663.695168                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12663.695168                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999892                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111682292                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16874560                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.618382                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999892                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        242271420                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       242271420                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    223292946                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       223292946                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    223292946                       # number of overall hits
system.cpu0.dcache.overall_hits::total      223292946                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20567543                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20567543                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20567543                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20567543                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 641218815176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 641218815176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 641218815176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 641218815176                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    243860489                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    243860489                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    243860489                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    243860489                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.084341                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.084341                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.084341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.084341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31176.247701                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31176.247701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31176.247701                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31176.247701                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7456255                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       212372                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           140502                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2887                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.068675                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.561483                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14291318                       # number of writebacks
system.cpu0.dcache.writebacks::total         14291318                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6446658                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6446658                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6446658                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6446658                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14120885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14120885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14120885                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14120885                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 284543031500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 284543031500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 284543031500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 284543031500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057906                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057906                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057906                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057906                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20150.509795                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20150.509795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20150.509795                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20150.509795                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14291318                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    157444749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      157444749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16602209                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16602209                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 432146029500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 432146029500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    174046958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    174046958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.095389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26029.429548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26029.429548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4514997                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4514997                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12087212                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12087212                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 220445294000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 220445294000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18237.894231                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18237.894231                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65848197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65848197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3965334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3965334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 209072785676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 209072785676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813531                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813531                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056799                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056799                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52725.138835                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52725.138835                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1931661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1931661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2033673                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2033673                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  64097737500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  64097737500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029130                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029130                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31518.212367                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31518.212367                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          882                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9340000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9340000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.418406                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.418406                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10589.569161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10589.569161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014231                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014231                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        46450                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46450                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1800                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1400500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1400500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2007                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2007                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.103139                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.103139                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6765.700483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6765.700483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          205                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          205                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1195500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1195500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.102143                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.102143                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5831.707317                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5831.707317                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317979                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317979                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191411                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191411                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17176332500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17176332500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509390                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509390                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375765                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375765                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89735.346976                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89735.346976                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191411                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191411                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16984921500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16984921500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375765                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375765                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88735.346976                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88735.346976                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.881772                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          237925971                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14312012                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.624215                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.881772                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996305                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996305                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        503060032                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       503060032                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16743414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12730965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               62506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               55396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               53759                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29651937                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16743414                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12730965                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3298                       # number of overall hits
system.l2.overall_hits::.cpu1.data              62506                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1485                       # number of overall hits
system.l2.overall_hits::.cpu2.data              55396                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1114                       # number of overall hits
system.l2.overall_hits::.cpu3.data              53759                       # number of overall hits
system.l2.overall_hits::total                29651937                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            131179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1559511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            499447                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            494093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1192                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            459023                       # number of demand (read+write) misses
system.l2.demand_misses::total                3149699                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           131179                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1559511                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3625                       # number of overall misses
system.l2.overall_misses::.cpu1.data           499447                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1629                       # number of overall misses
system.l2.overall_misses::.cpu2.data           494093                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1192                       # number of overall misses
system.l2.overall_misses::.cpu3.data           459023                       # number of overall misses
system.l2.overall_misses::total               3149699                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11011230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 138396483496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    348476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  59113746998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    150389500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58575976497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    106774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54455367999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     322158444990                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11011230000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 138396483496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    348476500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  59113746998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    150389500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58575976497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    106774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54455367999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    322158444990                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16874593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14290476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          549489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          512782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32801636                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16874593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14290476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         549489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         512782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32801636                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.109129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.523617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.523121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.899186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.516912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.895162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096023                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.109129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.523617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.523121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.899186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.516912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.895162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096023                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83940.493524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88743.512227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96131.448276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118358.398385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92320.135052                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118552.532614                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89575.503356                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118633.201384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102282.295861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83940.493524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88743.512227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96131.448276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118358.398385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92320.135052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118552.532614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89575.503356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118633.201384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102282.295861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1750899                       # number of writebacks
system.l2.writebacks::total                   1750899                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            262                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4681                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1036                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           262                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4681                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       131163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1558751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       498329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       493057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       458154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3145018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       131163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1558751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       498329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       493057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       458154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3145018                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9698836501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 122758962497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    293496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54049675998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    114965500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53570728498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     80321502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49811469499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 290378455995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9698836501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 122758962497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    293496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54049675998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    114965500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53570728498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     80321502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49811469499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 290378455995                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.109076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.481294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.418112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.897301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.403296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.893467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.109076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.481294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.418112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.897301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.403296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.893467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095880                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73944.912064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78754.696868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88084.033613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108461.831437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88299.155146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108650.173302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86367.206452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108722.109812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92329.664248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73944.912064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78754.696868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88084.033613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108461.831437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88299.155146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108650.173302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86367.206452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108722.109812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92329.664248                       # average overall mshr miss latency
system.l2.replacements                       12840178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3641225                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3641225                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3641225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3641225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29035148                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29035148                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29035148                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29035148                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   85                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1263000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1263000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.183673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.535519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        16840                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12887.755102                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1503500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       200500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       183000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1967000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914634                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.183673                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.535519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20046.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               52                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.482759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.542857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.382353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2107.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   567.307692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           52                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       204500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       184000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       283000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       385499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1056999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.482759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.542857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.382353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20289.421053                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20326.903846                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1574826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            27130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            28591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1658971                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         649110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         351213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         355397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         322576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1678296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  59692941496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40921838498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41302861497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37443749499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179361390990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2223936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3337267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.291874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.925128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.929077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.918583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91961.210729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116515.728341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116216.123088                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116077.294960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106871.130593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       649110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       351213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       355397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       322576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1678296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53201841496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37409708498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37748891497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34217989499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162578430990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.291874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.925128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.929077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.918583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81961.210729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106515.728341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106216.123088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106077.294960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96871.130593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16743414                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16749311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       131179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1629                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           137625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11011230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    348476500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    150389500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    106774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11616870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16874593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16886936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.523617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.523121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.516912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83940.493524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96131.448276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92320.135052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89575.503356                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84409.591281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          327                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          262                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           898                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       131163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       136727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9698836501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    293496000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    114965500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     80321502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10187619503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.481294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.418112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.403296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73944.912064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88084.033613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88299.155146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86367.206452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74510.663607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11156139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        34082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        28266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        25168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11243655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       910401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       148234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       138696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       136447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1333778                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78703542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18191908500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  17273115000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  17011618500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 131180184000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12066540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       166962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12577433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.075448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.813061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.830704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.844272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.106045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86449.314093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122724.263664                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124539.388302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124675.650619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98352.337495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          760                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1036                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          869                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3783                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       909641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       147116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       137660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       135578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1329995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69557121001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16639967500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15821837001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15593480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 117612405502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.075385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.806929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.824499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.838895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76466.563184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113107.802686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114934.163889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115014.825414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88430.712523                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             158                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           162                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.974359                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.975309                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          158                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2995000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        78000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3112000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.974359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.975309                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19703.947368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19696.202532                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999811                       # Cycle average of tags in use
system.l2.tags.total_refs                    65473429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12840182                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.099104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.795762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.453589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.926827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.934476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.913224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.956766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.420732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 274754206                       # Number of tag accesses
system.l2.tags.data_accesses                274754206                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8394368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      99760064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        213248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31893056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         83328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31555648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         59520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29321856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          201281088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8394368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       213248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        83328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        59520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8750464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    112057536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112057536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         131162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1558751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         498329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         493057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         458154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3145017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1750899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1750899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15415957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        183205797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           391622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58570459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           153029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57950821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           109306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53848542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             369645533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15415957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       391622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       153029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       109306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16069915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205789665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205789665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205789665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15415957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       183205797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          391622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58570459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          153029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57950821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          109306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53848542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            575435198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1580412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    131162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1377666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    491900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    485875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    451104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002762167750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6392086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1488282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3145017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1750899                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3145017                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1750899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 201746                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                170487                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            227178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            193319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            594359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            188035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            148694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            219183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           159188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           141998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95683                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 106335400750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14716355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161521732000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36128.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54878.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1548596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  979756                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3145017                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1750899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1388570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  654839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  413606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  200428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 102210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1995302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.097282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.271897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.473224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1314454     65.88%     65.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       426882     21.39%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90486      4.53%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43513      2.18%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24658      1.24%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17039      0.85%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12273      0.62%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9427      0.47%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56570      2.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1995302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.157640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.344383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97591     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.193225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.181517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88675     90.86%     90.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              985      1.01%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6402      6.56%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1179      1.21%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              269      0.28%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              188369344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12911744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101145216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               201281088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            112057536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       345.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    369.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  544524588500                       # Total gap between requests
system.mem_ctrls.avgGap                     111220.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8394368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88170624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       213248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31481600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        83328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31096000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        59520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28870656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101145216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15415957.190768266097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 161922203.680768489838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 391622.340004268510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57814834.648289218545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 153028.897564693150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57106694.012477174401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 109306.355403352252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53019929.191262163222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185749578.754113405943                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       131162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1558751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       498329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       493057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       458154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1750899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4289350250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60073480250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    152936500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33219135750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     60027500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32975277250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41166000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30710358500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13196603614250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32702.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38539.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45899.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66661.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46104.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66879.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44264.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67030.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7537044.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6961664220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3700193310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8751155280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4306854960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42984233760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     124200725130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     104507364000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       295412190660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.513943                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 270189567500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18182840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256152197500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7284870600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3871977780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12263799660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3942801720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42984233760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     210791810010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31588555680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       312728049210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.313899                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79919850500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18182840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 446421914500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4015657450.413223                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23386633152.064098                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222696201000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58630053500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 485894551500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3352445                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3352445                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3352445                       # number of overall hits
system.cpu1.icache.overall_hits::total        3352445                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8401                       # number of overall misses
system.cpu1.icache.overall_misses::total         8401                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    471112000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    471112000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    471112000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    471112000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3360846                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3360846                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3360846                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3360846                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002500                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002500                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56078.085942                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56078.085942                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56078.085942                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56078.085942                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6891                       # number of writebacks
system.cpu1.icache.writebacks::total             6891                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1478                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1478                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1478                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1478                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6923                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6923                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6923                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6923                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    396595500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    396595500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    396595500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    396595500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002060                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002060                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002060                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002060                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57286.653185                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57286.653185                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57286.653185                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57286.653185                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6891                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3352445                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3352445                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    471112000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    471112000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3360846                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3360846                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56078.085942                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56078.085942                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1478                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1478                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6923                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6923                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    396595500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    396595500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57286.653185                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57286.653185                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979331                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3296404                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           478.363663                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346888000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979331                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6728615                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6728615                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5453740                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5453740                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5453740                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5453740                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1502676                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1502676                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1502676                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1502676                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 195140501697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 195140501697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 195140501697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 195140501697                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6956416                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6956416                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6956416                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6956416                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216013                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216013                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216013                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216013                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129861.994001                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129861.994001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129861.994001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129861.994001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1577758                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113618                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21016                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1563                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.074134                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.692258                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561849                       # number of writebacks
system.cpu1.dcache.writebacks::total           561849                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1136741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1136741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1136741                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1136741                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365935                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365935                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  41555429931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  41555429931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  41555429931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  41555429931                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052604                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052604                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052604                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052604                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113559.593728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113559.593728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113559.593728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113559.593728                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561849                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4789379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4789379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       907344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       907344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  92465710500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  92465710500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5696723                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5696723                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101908.108171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101908.108171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       724467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       724467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18981995000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18981995000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032102                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032102                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103796.513504                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103796.513504                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 102674791197                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 102674791197                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172466.440905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172466.440905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       412274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       412274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183058                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183058                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22573434931                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22573434931                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145320                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145320                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123313.020633                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123313.020633                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4915500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4915500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.375238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.375238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24951.776650                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24951.776650                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.106667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.106667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1103500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1103500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.450667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.450667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6529.585799                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6529.585799                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         5875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       283500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       283500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       259500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       259500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291922                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291922                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217235                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217235                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19737143500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19737143500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509157                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509157                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90856.185698                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90856.185698                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217235                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217235                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19519908500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19519908500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89856.185698                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89856.185698                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.986722                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6327982                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583000                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.854172                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346899500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.986722                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15515975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15515975                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 544524605000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29466872                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5392124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29160474                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11089279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           607                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1674                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3407975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3407975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16886936                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12579939                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          162                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50623745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     42894589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1707250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1666843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1551220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98480580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159945728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1829234176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       884096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71922368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       396544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70313856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       293120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65623488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4198613376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12914826                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116748288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45716957                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.446207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35668199     78.02%     78.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9880433     21.61%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  40624      0.09%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  89381      0.20%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38320      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45716957                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65640965946                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         852576747                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4838597                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789016443                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3594150                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21473368994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25313111544                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         875643545                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10547582                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               620240514000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 344518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750820                       # Number of bytes of host memory used
host_op_rate                                   346517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2239.48                       # Real time elapsed on the host
host_tick_rate                               33809623                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771540285                       # Number of instructions simulated
sim_ops                                     776016562                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075716                       # Number of seconds simulated
sim_ticks                                 75715909000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.094323                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8110023                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9311770                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           603102                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11586898                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            876278                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         901391                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           25113                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15905397                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7306                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8802                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           522580                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11456525                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2424483                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1415920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       13029654                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46447485                       # Number of instructions committed
system.cpu0.commit.committedOps              47146228                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    141023332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.334315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.238183                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    124131513     88.02%     88.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7446858      5.28%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3714183      2.63%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1676091      1.19%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       878628      0.62%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298229      0.21%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       332219      0.24%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       121128      0.09%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2424483      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    141023332                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1398161                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44403332                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10661843                       # Number of loads committed
system.cpu0.commit.membars                    1050048                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1050707      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33849961     71.80%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10670253     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1480035      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47146228                       # Class of committed instruction
system.cpu0.commit.refs                      12150746                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46447485                       # Number of Instructions Simulated
system.cpu0.committedOps                     47146228                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.234524                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.234524                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            103008252                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                81137                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7556613                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62179687                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12034284                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26238194                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                523620                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151775                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1193317                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15905397                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10310988                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    126079743                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172986                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          226                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65461436                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           76                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1208304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.105870                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16313448                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8986301                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.435725                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         142997667                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.463427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869135                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               100272040     70.12%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25710735     17.98%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13554371      9.48%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2197961      1.54%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  316647      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  504517      0.35%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   31427      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  401853      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8116      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           142997667                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1806                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1237                       # number of floating regfile writes
system.cpu0.idleCycles                        7237861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              557354                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13479589                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.376943                       # Inst execution rate
system.cpu0.iew.exec_refs                    14878142                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1750498                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6873934                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13742637                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            420536                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           219653                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1929765                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           60117723                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13127644                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           497175                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56630225                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 76898                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12022196                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                523620                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12164173                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67010                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4120                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3080794                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       440862                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           461                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       279931                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        277423                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42440432                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55778979                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748826                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31780488                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.371277                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55884750                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                73106415                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40879260                       # number of integer regfile writes
system.cpu0.ipc                              0.309164                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.309164                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1051442      1.84%      1.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40897848     71.59%     73.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29883      0.05%     73.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67447      0.12%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 70      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                722      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                60      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13326082     23.33%     96.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1752686      3.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            543      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57127399                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2075                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4086                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1953                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2403                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     284927                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004988                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 211739     74.31%     74.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     74.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    128      0.04%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 54816     19.24%     93.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18132      6.36%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56358809                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         257567448                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55777026                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73087198                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58574319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57127399                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1543404                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12971498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            34141                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        127484                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5606063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    142997667                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.399499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.942225                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          110364735     77.18%     77.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19254229     13.46%     90.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8283676      5.79%     96.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1919308      1.34%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1675614      1.17%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             541076      0.38%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             689650      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             152874      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116505      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      142997667                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.380252                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           611652                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          137673                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13742637                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1929765                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2967                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       150235528                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1196444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20803126                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34218491                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                351872                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12774489                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8423797                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60518                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79771078                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61243591                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44867539                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26491243                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1319538                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                523620                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10764399                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10649053                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2009                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79769069                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      71640790                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            409199                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3547490                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        409094                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   198765969                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122360855                       # The number of ROB writes
system.cpu0.timesIdled                         212474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  723                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.469400                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7784853                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8604957                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           551651                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10935500                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            710169                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         714585                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4416                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14896790                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1835                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1052                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           549780                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9924623                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1994898                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1258082                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14670326                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38983969                       # Number of instructions committed
system.cpu1.commit.committedOps              39612080                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110608773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.358128                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.265957                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     96083320     86.87%     86.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6499327      5.88%     92.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3202636      2.90%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1591585      1.44%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       668669      0.60%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215862      0.20%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247776      0.22%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       104700      0.09%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1994898      1.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110608773                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              989890                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37100110                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8873004                       # Number of loads committed
system.cpu1.commit.membars                     942115                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       942115      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29046175     73.33%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8874056     22.40%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        749580      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39612080                       # Class of committed instruction
system.cpu1.commit.refs                       9623636                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38983969                       # Number of Instructions Simulated
system.cpu1.committedOps                     39612080                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.902899                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.902899                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             80122994                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1989                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7162546                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56392168                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6770837                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24303134                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                550301                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 4101                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1021182                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14896790                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9305360                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    102594301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95329                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      60059806                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1104344                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.131636                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9621975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8495022                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.530721                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112768448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.539413                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.914127                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                73800140     65.44%     65.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22874132     20.28%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13018515     11.54%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2025235      1.80%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  176722      0.16%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  490433      0.43%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     461      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  382390      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112768448                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         398074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              593790                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12181965                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.441209                       # Inst execution rate
system.cpu1.iew.exec_refs                    12322195                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    799963                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6756039                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12445489                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            372629                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           178004                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              937834                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54207807                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11522232                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           509513                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49930043                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84958                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8648835                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                550301                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8783851                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44022                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             394                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3572485                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       187202                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       329195                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        264595                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38498924                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49207106                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742017                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28566868                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.434820                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49336820                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64659968                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36437009                       # number of integer regfile writes
system.cpu1.ipc                              0.344483                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.344483                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           942624      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36997126     73.35%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  65      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11698277     23.19%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             801368      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50439556                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     222160                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004404                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200984     90.47%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21158      9.52%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49719092                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213903715                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49207106                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68803550                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52780425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50439556                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1427382                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14595727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33995                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        169300                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6528400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112768448                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.447284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.995877                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           84802876     75.20%     75.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15496301     13.74%     88.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7835728      6.95%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1824629      1.62%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1412171      1.25%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             541161      0.48%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             638935      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123363      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93284      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112768448                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.445711                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           564461                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109403                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12445489                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             937834                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    509                       # number of misc regfile reads
system.cpu1.numCycles                       113166522                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38127628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17649036                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28805260                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                344031                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7368172                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5137041                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44217                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72540706                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55372701                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40921932                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24498410                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1180742                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                550301                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7248426                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12116672                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72540706                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      55454103                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            374427                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2624538                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        374424                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   162893655                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110774223                       # The number of ROB writes
system.cpu1.timesIdled                           4503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.307570                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8233948                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8824523                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           624708                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11327546                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            533290                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         537616                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4326                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15000099                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1694                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1036                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           582367                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9337370                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1799991                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1121629                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14865035                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36689705                       # Number of instructions committed
system.cpu2.commit.committedOps              37249633                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     98899947                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.376640                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.276134                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     84673697     85.62%     85.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6688086      6.76%     92.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3065153      3.10%     95.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1563801      1.58%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       597255      0.60%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       226302      0.23%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       180254      0.18%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       105408      0.11%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1799991      1.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     98899947                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              770552                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34850799                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8192424                       # Number of loads committed
system.cpu2.commit.membars                     839889                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       839889      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27505045     73.84%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             70      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8193460     22.00%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        711073      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37249633                       # Class of committed instruction
system.cpu2.commit.refs                       8904533                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36689705                       # Number of Instructions Simulated
system.cpu2.committedOps                     37249633                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.768037                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.768037                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             67468532                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                42460                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7355400                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54723891                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7065568                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25104012                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                582817                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 7546                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               890475                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15000099                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8827533                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     91273127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                98582                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58947147                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1250316                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.147699                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9213063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8767238                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.580426                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         101111404                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.597123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.979730                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                63359899     62.66%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21814830     21.58%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12731095     12.59%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1888740      1.87%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  189380      0.19%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  456418      0.45%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  304678      0.30%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  365886      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     478      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           101111404                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         447065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              624630                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11630213                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.469916                       # Inst execution rate
system.cpu2.iew.exec_refs                    11510101                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    763679                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6794278                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11625934                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            359662                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           341112                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              915567                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52067380                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10746422                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           492258                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47723930                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108722                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5810281                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                582817                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5977128                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25174                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             318                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3433510                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       203458                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       306481                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        318149                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36249618                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47068944                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.744860                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27000882                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.463466                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47181684                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62062405                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34778306                       # number of integer regfile writes
system.cpu2.ipc                              0.361267                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.361267                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           840331      1.74%      1.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35701898     74.05%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  88      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10909170     22.63%     98.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             764605      1.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48216188                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     270718                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005615                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 244013     90.14%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 26685      9.86%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   20      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47646575                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         197874053                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47068944                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66885138                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50718577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48216188                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1348803                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14817747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59555                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        227174                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6516708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    101111404                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.476862                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.016825                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           74265074     73.45%     73.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14756798     14.59%     88.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7822877      7.74%     95.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1743554      1.72%     97.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1157075      1.14%     98.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             534012      0.53%     99.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             627316      0.62%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             116866      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87832      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      101111404                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.474763                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           547231                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97483                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11625934                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             915567                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    442                       # number of misc regfile reads
system.cpu2.numCycles                       101558469                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    49735025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15803507                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27026973                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                366466                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7643335                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3395865                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                32304                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70146684                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53306661                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39208654                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25191678                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1189987                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                582817                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5484294                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12181681                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70146684                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      46405773                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            395828                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2380544                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        395867                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   149212661                       # The number of ROB reads
system.cpu2.rob.rob_writes                  106491320                       # The number of ROB writes
system.cpu2.timesIdled                           4834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.180995                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7465310                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8011623                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           451995                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10183236                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            472899                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         475488                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2589                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13502650                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1746                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1023                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           450415                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9174930                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1836802                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1103172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12631076                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35997273                       # Number of instructions committed
system.cpu3.commit.committedOps              36547998                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     94547700                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.386556                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.306292                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80927710     85.59%     85.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6286314      6.65%     92.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2897068      3.06%     95.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1526747      1.61%     96.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       574638      0.61%     97.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       203142      0.21%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188324      0.20%     97.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       106955      0.11%     98.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1836802      1.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     94547700                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              686728                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34161780                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7967835                       # Number of loads committed
system.cpu3.commit.membars                     826090                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       826090      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27055337     74.03%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             48      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7968858     21.80%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        697569      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36547998                       # Class of committed instruction
system.cpu3.commit.refs                       8666427                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35997273                       # Number of Instructions Simulated
system.cpu3.committedOps                     36547998                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.689732                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.689732                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             66317527                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1706                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6881751                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51015042                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6093592                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22635874                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                450864                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3599                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               882362                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13502650                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8156976                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     87495888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86998                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      54114377                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 904888                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.139457                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8431887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7938209                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.558900                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96380219                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.568973                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.933522                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                61332667     63.64%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20485326     21.25%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11869261     12.32%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1700764      1.76%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  170123      0.18%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  461749      0.48%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     326      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  359589      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96380219                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         442803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              486551                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11030643                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.466992                       # Inst execution rate
system.cpu3.iew.exec_refs                    10873446                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    745235                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6517715                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10964979                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            348439                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           159585                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              884881                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49146611                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10128211                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           407752                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45215598                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146637                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3989898                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                450864                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4193946                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9600                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             298                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2997144                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186289                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       255825                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        230726                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35167796                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44746244                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735823                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25877270                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.462145                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44854028                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59017775                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33000196                       # number of integer regfile writes
system.cpu3.ipc                              0.371784                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.371784                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           826526      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33780608     74.04%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  51      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10269716     22.51%     98.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             746353      1.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45623350                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     323094                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007082                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310867     96.22%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 12210      3.78%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   17      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45119918                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         187998790                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44746244                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61745244                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47829981                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45623350                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1316630                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12598613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48777                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        213458                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5791019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96380219                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.473368                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.035224                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71526782     74.21%     74.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13490668     14.00%     88.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7163266      7.43%     95.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1640990      1.70%     97.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1121016      1.16%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             524155      0.54%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             702732      0.73%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122931      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87679      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96380219                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.471204                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           512634                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95502                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10964979                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             884881                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    436                       # number of misc regfile reads
system.cpu3.numCycles                        96823022                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    54471627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14730746                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26468517                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                315326                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6550073                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2374056                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14759                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66172224                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50154835                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36825304                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22866858                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1239911                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                450864                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4460251                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10356787                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66172224                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      47321427                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            350502                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2069549                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        350508                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141888152                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100234574                       # The number of ROB writes
system.cpu3.timesIdled                           4503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2612483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5117625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       368978                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       109930                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3163392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2448698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6633299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2558628                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2516176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       360139                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2145632                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2750                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2256                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90663                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2516177                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7724381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7724381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189881280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189881280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3816                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2611854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2611854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2611854                       # Request fanout histogram
system.membus.respLayer1.occupancy        13972814000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7214644023                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                582                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    85400070.205479                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   191323408.500853                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    644908000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50779088500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24936820500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8821662                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8821662                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8821662                       # number of overall hits
system.cpu2.icache.overall_hits::total        8821662                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5871                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5871                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5871                       # number of overall misses
system.cpu2.icache.overall_misses::total         5871                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    389613995                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    389613995                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    389613995                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    389613995                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8827533                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8827533                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8827533                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8827533                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000665                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000665                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66362.458695                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66362.458695                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66362.458695                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66362.458695                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1732                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    75.304348                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5594                       # number of writebacks
system.cpu2.icache.writebacks::total             5594                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          277                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          277                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5594                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5594                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5594                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5594                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    368699995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    368699995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    368699995                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    368699995                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000634                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000634                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000634                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000634                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65909.902574                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65909.902574                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65909.902574                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65909.902574                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5594                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8821662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8821662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5871                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5871                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    389613995                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    389613995                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8827533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8827533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000665                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66362.458695                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66362.458695                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          277                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5594                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5594                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    368699995                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    368699995                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65909.902574                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65909.902574                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8869502                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5626                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1576.520085                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17660660                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17660660                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8587490                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8587490                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8587490                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8587490                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2198410                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2198410                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2198410                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2198410                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 171291925496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 171291925496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 171291925496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 171291925496                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10785900                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10785900                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10785900                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10785900                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.203823                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.203823                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.203823                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.203823                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77916.278354                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77916.278354                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77916.278354                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77916.278354                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2223108                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20921                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27999                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            347                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.399550                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    60.291066                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       607543                       # number of writebacks
system.cpu2.dcache.writebacks::total           607543                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1596000                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1596000                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1596000                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1596000                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       602410                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       602410                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       602410                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       602410                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55739372999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55739372999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55739372999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55739372999                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055852                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055852                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055852                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055852                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 92527.303662                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92527.303662                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 92527.303662                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92527.303662                       # average overall mshr miss latency
system.cpu2.dcache.replacements                607543                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8454402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8454402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1900687                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1900687                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142447233000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142447233000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10355089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10355089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.183551                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.183551                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74945.129314                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74945.129314                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1318121                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1318121                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       582566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       582566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53170863500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53170863500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056259                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056259                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 91270.111026                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91270.111026                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297723                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297723                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28844692496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28844692496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430811                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430811                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.691076                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.691076                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96884.327029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96884.327029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277879                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277879                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19844                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19844                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2568509499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2568509499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046062                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046062                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129435.068484                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129435.068484                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       272777                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       272777                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7794                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7794                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    136926500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    136926500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       280571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       280571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027779                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027779                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17568.193482                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17568.193482                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          174                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7620                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7620                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    117917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    117917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027159                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027159                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15474.737533                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15474.737533                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       279497                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       279497                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          717                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          717                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8496000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8496000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       280214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       280214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002559                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002559                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11849.372385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11849.372385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          699                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          699                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7872000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7872000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002495                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002495                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 11261.802575                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11261.802575                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       890000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       890000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       815000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       815000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          319                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            319                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          717                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          717                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13203000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13203000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1036                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1036                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.692085                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.692085                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18414.225941                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18414.225941                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          717                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          717                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12486000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12486000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.692085                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.692085                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17414.225941                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17414.225941                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.118985                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9753964                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           610164                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.985807                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.118985                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.972468                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.972468                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23305577                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23305577                       # Number of data accesses
system.cpu3.numPwrStateTransitions                592                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          297                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    91934498.316498                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   194134917.079146                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    641304500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            297                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48411363000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  27304546000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8151467                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8151467                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8151467                       # number of overall hits
system.cpu3.icache.overall_hits::total        8151467                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5509                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5509                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5509                       # number of overall misses
system.cpu3.icache.overall_misses::total         5509                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    374065500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    374065500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    374065500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    374065500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8156976                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8156976                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8156976                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8156976                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000675                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000675                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000675                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000675                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67900.798693                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67900.798693                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67900.798693                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67900.798693                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          948                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    52.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5301                       # number of writebacks
system.cpu3.icache.writebacks::total             5301                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          208                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          208                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          208                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          208                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5301                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5301                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5301                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5301                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    358669000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    358669000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    358669000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    358669000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000650                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000650                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000650                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000650                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67660.630070                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67660.630070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67660.630070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67660.630070                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5301                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8151467                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8151467                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    374065500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    374065500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8156976                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8156976                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000675                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000675                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67900.798693                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67900.798693                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          208                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          208                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5301                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5301                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    358669000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    358669000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000650                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000650                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67660.630070                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67660.630070                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8259568                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5333                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1548.765798                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16319253                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16319253                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8071574                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8071574                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8071574                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8071574                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2170193                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2170193                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2170193                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2170193                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 172932790500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 172932790500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 172932790500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 172932790500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10241767                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10241767                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10241767                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10241767                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.211896                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.211896                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.211896                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.211896                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79685.442954                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79685.442954                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79685.442954                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79685.442954                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       969831                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        14188                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11087                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            257                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.474610                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    55.206226                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       538866                       # number of writebacks
system.cpu3.dcache.writebacks::total           538866                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1637313                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1637313                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1637313                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1637313                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       532880                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       532880                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       532880                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       532880                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  49096506000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  49096506000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  49096506000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  49096506000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052030                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 92134.262873                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92134.262873                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 92134.262873                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92134.262873                       # average overall mshr miss latency
system.cpu3.dcache.replacements                538866                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7944997                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7944997                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1874824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1874824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 143414466000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143414466000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9819821                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9819821                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.190922                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190922                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76494.895521                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76494.895521                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1361757                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1361757                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       513067                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       513067                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46462411000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46462411000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 90558.174663                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90558.174663                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295369                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295369                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29518324500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29518324500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       421946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       421946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.700016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.700016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99937.110868                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99937.110868                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275556                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275556                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19813                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19813                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2634095000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2634095000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046956                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046956                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132947.812043                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132947.812043                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       267185                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       267185                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8753                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8753                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    156940500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    156940500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       275938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       275938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031721                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031721                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17929.909745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17929.909745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          198                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          198                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8555                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8555                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    131122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    131122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15326.943308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15326.943308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       275096                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       275096                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          464                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          464                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3572000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3572000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       275560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       275560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001684                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7698.275862                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7698.275862                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          449                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          449                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3174000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3174000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001629                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001629                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7069.042316                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7069.042316                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       670000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       670000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       619000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       619000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          350                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            350                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          673                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          673                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15128500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15128500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1023                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1023                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.657869                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.657869                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22479.197623                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22479.197623                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          673                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          673                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14455500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14455500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.657869                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.657869                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21479.197623                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21479.197623                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.733764                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9158846                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           541509                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.913562                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.733764                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960430                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960430                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22130060                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22130060                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12463458.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12665166.857152                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       176500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42356000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    75117663000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    598246000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9995711                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9995711                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9995711                       # number of overall hits
system.cpu0.icache.overall_hits::total        9995711                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       315277                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        315277                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       315277                       # number of overall misses
system.cpu0.icache.overall_misses::total       315277                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8257470992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8257470992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8257470992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8257470992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10310988                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10310988                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10310988                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10310988                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030577                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030577                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030577                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030577                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26191.162032                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26191.162032                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26191.162032                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26191.162032                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1808                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       277770                       # number of writebacks
system.cpu0.icache.writebacks::total           277770                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37500                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37500                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37500                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37500                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       277777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       277777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       277777                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       277777                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7171128997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7171128997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7171128997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7171128997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.026940                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.026940                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.026940                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.026940                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25816.136674                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25816.136674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25816.136674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25816.136674                       # average overall mshr miss latency
system.cpu0.icache.replacements                277770                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9995711                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9995711                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       315277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       315277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8257470992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8257470992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10310988                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10310988                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030577                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030577                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26191.162032                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26191.162032                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37500                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37500                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       277777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       277777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7171128997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7171128997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.026940                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.026940                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25816.136674                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25816.136674                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999503                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10273686                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           277809                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.981113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999503                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20899753                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20899753                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10642671                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10642671                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10642671                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10642671                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2799112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2799112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2799112                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2799112                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 202829364923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 202829364923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 202829364923                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 202829364923                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13441783                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13441783                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13441783                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13441783                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.208240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.208240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.208240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.208240                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72462.039719                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72462.039719                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72462.039719                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72462.039719                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9342442                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6628                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.425881                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   138.083333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1128372                       # number of writebacks
system.cpu0.dcache.writebacks::total          1128372                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1681692                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1681692                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1681692                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1681692                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1117420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1117420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1117420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1117420                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  92948925502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  92948925502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  92948925502                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  92948925502                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083130                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083130                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083130                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083130                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83181.727105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83181.727105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83181.727105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83181.727105                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1128372                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9912362                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9912362                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2405008                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2405008                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 169115499000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 169115499000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12317370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12317370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.195253                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.195253                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70318.060896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70318.060896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1332865                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1332865                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1072143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1072143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89178768000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89178768000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087043                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087043                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83178.053674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83178.053674                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       730309                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        730309                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       394104                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       394104                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33713865923                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33713865923                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.350498                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.350498                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85545.607055                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85545.607055                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       348827                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       348827                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3770157502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3770157502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83268.712636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83268.712636                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       351721                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       351721                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        18123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    248336000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    248336000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       369844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       369844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.049002                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.049002                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13702.808586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13702.808586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5984                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5984                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    185634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    185634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032822                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032822                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15292.404646                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15292.404646                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       354484                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       354484                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     23534000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23534000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003363                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003363                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19677.257525                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19677.257525                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1192                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1192                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     22342000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22342000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003351                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003351                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18743.288591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18743.288591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7918                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7918                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          884                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          884                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     22205000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     22205000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8802                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8802                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.100432                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.100432                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25118.778281                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25118.778281                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          884                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          884                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21321000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21321000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.100432                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.100432                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24118.778281                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24118.778281                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.989248                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12490285                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1129494                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.058301                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.989248                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999664                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29481680                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29481680                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              230357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              208889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               94603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               82524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               72691                       # number of demand (read+write) hits
system.l2.demand_hits::total                   694481                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             230357                       # number of overall hits
system.l2.overall_hits::.cpu0.data             208889                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1981                       # number of overall hits
system.l2.overall_hits::.cpu1.data              94603                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1793                       # number of overall hits
system.l2.overall_hits::.cpu2.data              82524                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1643                       # number of overall hits
system.l2.overall_hits::.cpu3.data              72691                       # number of overall hits
system.l2.overall_hits::total                  694481                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             47414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            918827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            645858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            525282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            466570                       # number of demand (read+write) misses
system.l2.demand_misses::total                2614749                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            47414                       # number of overall misses
system.l2.overall_misses::.cpu0.data           918827                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3339                       # number of overall misses
system.l2.overall_misses::.cpu1.data           645858                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3801                       # number of overall misses
system.l2.overall_misses::.cpu2.data           525282                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3658                       # number of overall misses
system.l2.overall_misses::.cpu3.data           466570                       # number of overall misses
system.l2.overall_misses::total               2614749                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3866749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  88370619000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    293407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  65091366499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    338204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53520226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    330615500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  47138766500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     258949953999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3866749000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  88370619000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    293407000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  65091366499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    338204500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53520226000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    330615500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  47138766500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    258949953999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          277771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1127716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          740461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          607806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5301                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          539261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3309230                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         277771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1127716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         740461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         607806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5301                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         539261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3309230                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.170695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.814768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.627632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.679478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.864226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.690058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.865203                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790138                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.170695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.814768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.627632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.679478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.864226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.690058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.865203                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790138                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81552.895769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96177.647152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87872.716382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100782.782746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88977.769008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101888.558907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90381.492619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101032.570675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99034.344788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81552.895769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96177.647152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87872.716382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100782.782746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88977.769008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101888.558907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90381.492619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101032.570675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99034.344788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              360139                       # number of writebacks
system.l2.writebacks::total                    360139                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            521                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7992                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           521                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7992                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        47354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       917465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       644108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       523747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       465295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2606757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        47354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       917465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       644108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       523747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       465295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2606757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3389877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  79115814003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    215221002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  58541555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    257704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48183992004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    262580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42404761501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 232371505510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3389877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  79115814003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    215221002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  58541555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    257704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48183992004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    262580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42404761501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 232371505510                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.170479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.813560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.483835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.869874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.550054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.861701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.591775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.862838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.787723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.170479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.813560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.483835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.869874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.550054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.861701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.591775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.862838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.787723                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71585.863919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86233.059575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83613.442890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90887.793662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83751.868703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91998.602386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83704.335352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91135.218519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89141.989648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71585.863919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86233.059575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83613.442890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90887.793662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83751.868703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91998.602386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83704.335352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91135.218519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89141.989648                       # average overall mshr miss latency
system.l2.replacements                        5058730                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       464704                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           464704                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       464704                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       464704                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2644226                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2644226                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2644226                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2644226                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             153                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  350                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           227                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                359                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5945500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1289500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       919000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       418500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8572500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              709                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.597368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.490446                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.356436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.267606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.506347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26191.629956                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16746.753247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 25527.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 22026.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23878.830084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          227                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           359                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4613000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1557500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       740999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       381000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7292499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.597368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.490446                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.356436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.267606                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.506347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20321.585903                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20227.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20583.305556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20052.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20313.367688                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                480                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          570                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              913                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7079000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1989500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2659500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       469500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12197500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          800                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1393                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.712500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.698413                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.575862                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.385965                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.655420                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 12419.298246                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15071.969697                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15925.149701                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 10670.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13359.802848                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          569                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          167                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          912                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11559500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2646499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3308500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       871500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18385999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.711250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.698413                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.575862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.385965                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.654702                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20315.465729                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20049.234848                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19811.377246                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19806.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20160.086623                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            12843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13296                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3530094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2516120999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2544173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2613088000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11203476499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.714041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992123                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.872002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110078.081636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129177.584916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130323.404364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133922.099221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123684.619280                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        32069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          90581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3209404000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2321340999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2348953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2417968000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10297666499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.714041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.872002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100078.081636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119177.584916                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120323.404364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123922.099221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113684.619280                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        230357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             235774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        47414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3866749000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    293407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    338204500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    330615500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4828976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       277771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         293986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.170695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.627632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.679478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.690058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.198009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81552.895769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87872.716382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88977.769008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90381.492619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82954.992098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          765                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          724                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          521                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2070                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        47354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3389877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    215221002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    257704500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    262580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4125383002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.170479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.483835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.550054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.591775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.190968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71585.863919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83613.442890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83751.868703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83704.335352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73481.226212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       196046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        94418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        82369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        72578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            445411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       886758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       626380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       505760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       447058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2465956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  84840525000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62575245500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50976052500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44525678500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 242917501500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1082804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       720798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       588129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       519636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2911367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.818946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.859947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.860329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95674.947393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99899.814011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100790.992763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99597.095903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98508.449259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1362                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1750                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1535                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1275                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5922                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       885396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       624630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       504225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       445783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2460034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75906410003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  56220214001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45835038504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39986793501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 217948456009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.817688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.866581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.857337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.857876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.844976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85731.593550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90005.625732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90901.955484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89700.131008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88595.708843                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6411799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5058794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.267456                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.532878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.367515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.399656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.043029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.778589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.049041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.054953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.042766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.731573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.477076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.240620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.105915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.073931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30739846                       # Number of tag accesses
system.l2.tags.data_accesses                 30739846                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3030656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58717760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41222912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        196928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33519808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        200768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29778816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166832384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3030656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       196928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       200768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3593088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23048896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23048896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          47354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         917465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         644108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         523747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         465294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2606756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       360139                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             360139                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         40026674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        775500958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2175712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        544441882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2600880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        442704954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2651596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        393296685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2203399341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     40026674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2175712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2600880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2651596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47454862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304412855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304412855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304412855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        40026674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       775500958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2175712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       544441882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2600880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       442704954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2651596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       393296685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2507812196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    351271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     47355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    900835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    642524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    521926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    463673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000468042750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21685                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21685                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4715675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             330910                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2606757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     360139                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2606757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   360139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21656                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8868                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            122415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            261906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            246306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            177229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            230430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           203402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           195871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18589                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76108676250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12925505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            124579320000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29441.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48191.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1444241                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  320350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2606757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               360139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  676152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  624708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  457195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  306988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  133660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   82609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1171777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.378147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.505252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.089646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       723315     61.73%     61.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       268290     22.90%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        63820      5.45%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29963      2.56%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18315      1.56%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12752      1.09%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9616      0.82%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7244      0.62%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38462      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1171777                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.209638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.819249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9116     42.04%     42.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5500     25.36%     67.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4924     22.71%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          638      2.94%     93.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           96      0.44%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          102      0.47%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          118      0.54%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          210      0.97%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          236      1.09%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          249      1.15%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          181      0.83%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          127      0.59%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           56      0.26%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           27      0.12%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           28      0.13%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           17      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           17      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            7      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            7      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           10      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            8      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21685                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19643     90.58%     90.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              345      1.59%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1267      5.84%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              320      1.48%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               87      0.40%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21685                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              165446464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1385984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22481152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166832448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23048896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2185.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       296.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2203.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75715890000                       # Total gap between requests
system.mem_ctrls.avgGap                      25520.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3030720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57653440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41121536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       196928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33403264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       200768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29675072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22481152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 40027519.183583997190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 761444203.225507140160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2175711.844125123229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 543102982.492094278336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2600880.087168999016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 441165726.478962302208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2651595.980971449520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 391926510.451059877872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 296914509.736652553082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        47355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       917465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       644108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       523747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       465294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       360139                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1433952250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41296329000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106990250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31857090000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    128560250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26485321500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    130927500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23140149250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1867229688000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30280.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45011.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41565.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49459.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41781.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50568.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41736.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49732.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5184747.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4305220080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2288278740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9089812620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          946427760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5976759360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34196053890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        278232480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57080784930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        753.880997                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    429022500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2528240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72758646500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4061274840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2158614975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9367801380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          887191200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5976759360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33749974740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        653878080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56855494575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        750.905527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1417854250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2528240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71769814750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                614                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          308                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    62119485.389610                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   150234170.242243                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    592654500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            308                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56583107500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19132801500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9299734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9299734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9299734                       # number of overall hits
system.cpu1.icache.overall_hits::total        9299734                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5626                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5626                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5626                       # number of overall misses
system.cpu1.icache.overall_misses::total         5626                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    346451500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    346451500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    346451500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    346451500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9305360                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9305360                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9305360                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9305360                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000605                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000605                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000605                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000605                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61580.430146                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61580.430146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61580.430146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61580.430146                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5320                       # number of writebacks
system.cpu1.icache.writebacks::total             5320                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          306                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          306                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5320                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5320                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    325600000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    325600000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    325600000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    325600000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000572                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000572                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61203.007519                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61203.007519                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61203.007519                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61203.007519                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5320                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9299734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9299734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5626                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5626                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    346451500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    346451500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9305360                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9305360                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000605                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61580.430146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61580.430146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          306                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    325600000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    325600000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61203.007519                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61203.007519                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9368018                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5352                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1750.377055                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18616040                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18616040                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9233296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9233296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9233296                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9233296                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2280963                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2280963                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2280963                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2280963                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177064188492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177064188492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177064188492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177064188492                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11514259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11514259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11514259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11514259                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198099                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198099                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198099                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198099                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77626.944625                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77626.944625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77626.944625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77626.944625                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3887084                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        13228                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            181                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.240498                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.082873                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       740354                       # number of writebacks
system.cpu1.dcache.writebacks::total           740354                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1546848                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1546848                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1546848                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1546848                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       734115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       734115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       734115                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       734115                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67676493998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67676493998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67676493998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67676493998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063757                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063757                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063757                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063757                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92187.864296                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92187.864296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92187.864296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92187.864296                       # average overall mshr miss latency
system.cpu1.dcache.replacements                740354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9094559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9094559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1984526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1984526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 148526400500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 148526400500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11079085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11079085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179124                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179124                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74842.254775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74842.254775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1270331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1270331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       714195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       714195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65132473500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65132473500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064463                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064463                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91197.044925                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91197.044925                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       138737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        138737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       296437                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       296437                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28537787992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28537787992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.681192                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.681192                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96269.318580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96269.318580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276517                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276517                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19920                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19920                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2544020498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2544020498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127711.872390                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127711.872390                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305553                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305553                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    149868500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    149868500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       314797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       314797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029365                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029365                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16212.516227                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16212.516227                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         9079                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9079                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    130997500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    130997500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028841                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028841                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14428.626501                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14428.626501                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       313701                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       313701                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          621                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          621                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6462000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6462000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314322                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314322                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001976                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001976                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10405.797101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10405.797101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          600                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          600                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5940000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5940000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001909                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001909                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         9900                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9900                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       851500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       851500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       773500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       773500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          323                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            323                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          729                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          729                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     12675500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     12675500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1052                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1052                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.692966                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.692966                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17387.517147                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17387.517147                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          729                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          729                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     11946500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     11946500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.692966                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.692966                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16387.517147                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16387.517147                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.401848                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10599726                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           743298                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.260399                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.401848                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981308                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981308                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25032129                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25032129                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75715909000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3213059                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       824843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2844416                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4698591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3099                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5835                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           105068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          105068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        293993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2919070                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       833318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3388911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2225693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1827196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        15903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1620874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9944637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35554560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144389632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       680960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94772160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       716032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77782336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       678528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69000128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423574336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5071568                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23631616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8382909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.394594                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.663890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5602405     66.83%     66.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2515058     30.00%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  60402      0.72%     97.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 148193      1.77%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  56851      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8382909                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6625812414                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         917183737                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8762534                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         813960504                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8219802                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1697193093                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         416817165                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1117160595                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8366501                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
