<stg><name>dut_svd_alt</name>


<trans_list>

<trans id="1753" from="1" to="2">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="2" to="10">
<condition id="855">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="2" to="3">
<condition id="863">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="3" to="4">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="4" to="5">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="5" to="6">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="6" to="7">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="7" to="8">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="8" to="9">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="9" to="2">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="10" to="11">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="11" to="12">
<condition id="585">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="12" to="13">
<condition id="587">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="12" to="12">
<condition id="589">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="13" to="14">
<condition id="590">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="13" to="11">
<condition id="854">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="14" to="15">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="15" to="16">
<condition id="595">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="15" to="17">
<condition id="594">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="16" to="15">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="17" to="18">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="18" to="19">
<condition id="602">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="18" to="20">
<condition id="607">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="19" to="18">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="20" to="25">
<condition id="864">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="20" to="21">
<condition id="869">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="21" to="22">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="22" to="23">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="23" to="24">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="24" to="20">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="25" to="26">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="26" to="156">
<condition id="871">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="26" to="27">
<condition id="1001">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="27" to="28">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="28" to="29">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="29" to="30">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="30" to="31">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="31" to="32">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="32" to="33">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="33" to="34">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="34" to="35">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="35" to="36">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="36" to="37">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="37" to="38">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="38" to="39">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="39" to="40">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="40" to="41">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="41" to="42">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="42" to="43">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="43" to="44">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="44" to="45">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="45" to="46">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="46" to="47">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="47" to="48">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="48" to="49">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="49" to="50">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="50" to="51">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="51" to="52">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="52" to="53">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="53" to="54">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="54" to="55">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="55" to="56">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="56" to="57">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="57" to="58">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="58" to="59">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="59" to="60">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="60" to="61">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="61" to="62">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="62" to="63">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="63" to="64">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="64" to="65">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="65" to="66">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="66" to="67">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="67" to="68">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="68" to="69">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="69" to="70">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="70" to="71">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="71" to="72">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="72" to="73">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="73" to="74">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="74" to="75">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="75" to="76">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="76" to="77">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="77" to="78">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="78" to="79">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="79" to="80">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="80" to="81">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="81" to="82">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="82" to="83">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="83" to="84">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="84" to="85">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="85" to="86">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="86" to="87">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="87" to="88">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="88" to="89">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="89" to="90">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="90" to="91">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="91" to="92">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="92" to="93">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="93" to="94">
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="94" to="95">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="95" to="96">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="96" to="97">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="97" to="98">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="98" to="99">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="99" to="100">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="100" to="101">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="101" to="102">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="102" to="103">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="103" to="104">
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="104" to="105">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="105" to="106">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="106" to="107">
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="107" to="108">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="108" to="109">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="109" to="110">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="110" to="111">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="111" to="112">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="112" to="113">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="113" to="114">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="114" to="115">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="115" to="116">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="116" to="117">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="117" to="118">
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="118" to="119">
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="119" to="120">
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="120" to="121">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="121" to="122">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="122" to="123">
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="123" to="124">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="124" to="125">
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="125" to="126">
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="126" to="127">
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="127" to="128">
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="128" to="129">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="129" to="130">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="130" to="131">
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="131" to="132">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="132" to="133">
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="133" to="134">
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="134" to="135">
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="135" to="136">
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="136" to="137">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="137" to="138">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="138" to="139">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="139" to="140">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="140" to="141">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="141" to="142">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="142" to="143">
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="143" to="144">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="144" to="145">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="145" to="146">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="146" to="147">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="147" to="148">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="148" to="149">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="149" to="150">
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="150" to="151">
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="151" to="152">
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="152" to="153">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="153" to="154">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="154" to="155">
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="155" to="25">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="156" to="163">
<condition id="1002">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="156" to="157">
<condition id="1009">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="157" to="158">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="158" to="159">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="159" to="160">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="160" to="161">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="161" to="162">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="162" to="156">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="163" to="164">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="164" to="165">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="165" to="167">
<condition id="1012">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="165" to="166">
<condition id="1014">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="166" to="163">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="167" to="168">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="168" to="169">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="169" to="180">
<condition id="1017">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="169" to="170">
<condition id="1028">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="170" to="171">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="171" to="172">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="172" to="173">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="173" to="174">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="174" to="175">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="175" to="176">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="176" to="177">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="177" to="178">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="178" to="179">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="179" to="167">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="180" to="181">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="181" to="182">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="182" to="185">
<condition id="1031">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="182" to="183">
<condition id="1034">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="183" to="184">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="184" to="180">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="185" to="186">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="186" to="187">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="187" to="189">
<condition id="1037">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="187" to="188">
<condition id="1039">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="188" to="185">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="189" to="190">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="190" to="191">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="191" to="202">
<condition id="1042">
<or_exp><and_exp><literal name="exitcond_flatten5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="191" to="192">
<condition id="1053">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="192" to="193">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="193" to="194">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="194" to="195">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="195" to="196">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="196" to="197">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="197" to="198">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="198" to="199">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="199" to="200">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="200" to="201">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="201" to="189">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="202" to="203">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="203" to="207">
<condition id="1055">
<or_exp><and_exp><literal name="exitcond_flatten6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="203" to="204">
<condition id="1059">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="204" to="205">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="205" to="206">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="206" to="202">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="207" to="13">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %diag_1 = alloca [8 x i32], align 16

]]></node>
<StgValue><ssdm name="diag_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %diag_2 = alloca [8 x i32], align 16

]]></node>
<StgValue><ssdm name="diag_2"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %S_block_buffer_0_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="S_block_buffer_0_0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3  %S_block_buffer_0_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="S_block_buffer_0_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:4  %S_block_buffer_1_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="S_block_buffer_1_0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5  %S_block_buffer_1_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="S_block_buffer_1_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %U_block_buffer_0_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="U_block_buffer_0_0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %U_block_buffer_0_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="U_block_buffer_0_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8  %U_block_buffer_1_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="U_block_buffer_1_0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:9  %U_block_buffer_1_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="U_block_buffer_1_1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:10  %V_block_buffer_0_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="V_block_buffer_0_0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
:11  %V_block_buffer_0_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="V_block_buffer_0_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="64">
<![CDATA[
:12  %V_block_buffer_1_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="V_block_buffer_1_0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
:13  %V_block_buffer_1_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="V_block_buffer_1_1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="64">
<![CDATA[
:14  %S_r_buffer_0 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="S_r_buffer_0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="64">
<![CDATA[
:15  %S_r_buffer_1 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="S_r_buffer_1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="64">
<![CDATA[
:16  %S_c_buffer_0 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="S_c_buffer_0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="64">
<![CDATA[
:17  %S_c_buffer_1 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="S_c_buffer_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="64">
<![CDATA[
:18  %U_c_buffer_0 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="U_c_buffer_0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:19  %U_c_buffer_1 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="U_c_buffer_1"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="64">
<![CDATA[
:20  %V_c_buffer_0 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="V_c_buffer_0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:21  %V_c_buffer_1 = alloca [128 x float], align 4

]]></node>
<StgValue><ssdm name="V_c_buffer_1"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:22  %J2x2_0_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="J2x2_0_0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:23  %J2x2_0_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="J2x2_0_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:24  %J2x2_1_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="J2x2_1_0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="64">
<![CDATA[
:25  %J2x2_1_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="J2x2_1_1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="64">
<![CDATA[
:26  %K2x2_0_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="K2x2_0_0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
:27  %K2x2_0_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="K2x2_0_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:28  %K2x2_1_0 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="K2x2_1_0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
:29  %K2x2_1_1 = alloca [8 x float], align 16

]]></node>
<StgValue><ssdm name="K2x2_1_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %.preheader36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader36:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %.preheader36.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader36:1  %i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.preheader36.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader36:2  %j = phi i5 [ 0, %0 ], [ %j_1, %.preheader36.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader36:3  %exitcond_flatten = icmp eq i9 %indvar_flatten, -256

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader36:4  %indvar_flatten_next = add i9 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36:5  br i1 %exitcond_flatten, label %.preheader35.preheader, label %.preheader36.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader36.preheader:0  %i_1 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader36.preheader:3  %exitcond = icmp eq i5 %j, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader36.preheader:4  %j_mid2 = select i1 %exitcond, i5 0, i5 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader36.preheader:5  %tmp_mid2_v = select i1 %exitcond, i5 %i_1, i5 %i

]]></node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader36.preheader:26  %j_1 = add i5 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="250" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader36.preheader:20  %tmp_7 = icmp eq i5 %tmp_mid2_v, %j_mid2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="1">
<![CDATA[
.preheader36.preheader:21  %tmp_8 = zext i1 %tmp_7 to i32

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader36.preheader:22  %tmp_9 = sitofp i32 %tmp_8 to float

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="253" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader36.preheader:22  %tmp_9 = sitofp i32 %tmp_8 to float

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="254" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader36.preheader:22  %tmp_9 = sitofp i32 %tmp_8 to float

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="255" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader36.preheader:22  %tmp_9 = sitofp i32 %tmp_8 to float

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader36.preheader:22  %tmp_9 = sitofp i32 %tmp_8 to float

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader36.preheader:6  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_mid2_v, i4 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="10" op_0_bw="9">
<![CDATA[
.preheader36.preheader:7  %tmp_69_cast = zext i9 %tmp to i10

]]></node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="10" op_0_bw="5">
<![CDATA[
.preheader36.preheader:11  %tmp_6_cast = zext i5 %j_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader36.preheader:12  %tmp_6 = add i10 %tmp_6_cast, %tmp_69_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="10">
<![CDATA[
.preheader36.preheader:13  %tmp_70_cast = zext i10 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader36.preheader:14  %A_addr = getelementptr [256 x float]* %A, i64 0, i64 %tmp_70_cast

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="8">
<![CDATA[
.preheader36.preheader:18  %A_load = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader36.preheader:22  %tmp_9 = sitofp i32 %tmp_8 to float

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader36.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @L_rd_buffer_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader36.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader36.preheader:8  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader36.preheader:9  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader36.preheader:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader36.preheader:15  %S_addr = getelementptr [256 x float]* %S, i64 0, i64 %tmp_70_cast

]]></node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader36.preheader:16  %U_addr = getelementptr [256 x float]* %U, i64 0, i64 %tmp_70_cast

]]></node>
<StgValue><ssdm name="U_addr"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader36.preheader:17  %V_addr = getelementptr [256 x float]* %V, i64 0, i64 %tmp_70_cast

]]></node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="8">
<![CDATA[
.preheader36.preheader:18  %A_load = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader36.preheader:19  store float %A_load, float* %S_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader36.preheader:23  store float %tmp_9, float* %U_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader36.preheader:24  store float %tmp_9, float* %V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader36.preheader:25  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1805, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader36.preheader:27  br label %.preheader36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader35.preheader:0  %bottom_right = alloca i32

]]></node>
<StgValue><ssdm name="bottom_right"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32">
<![CDATA[
.preheader35.preheader:1  %top_left = alloca i32

]]></node>
<StgValue><ssdm name="top_left"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader35.preheader:2  %diag_1_addr = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="diag_1_addr"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader35.preheader:3  %diag_2_addr = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 7

]]></node>
<StgValue><ssdm name="diag_2_addr"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader35.preheader:4  %diag_1_addr_1 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="diag_1_addr_1"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader35.preheader:5  %diag_2_addr_1 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 0

]]></node>
<StgValue><ssdm name="diag_2_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:6  br label %.preheader35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader35:0  %sweepnum = phi i3 [ 0, %.preheader35.preheader ], [ %sweepnum_1, %29 ]

]]></node>
<StgValue><ssdm name="sweepnum"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader35:1  %exitcond3 = icmp eq i3 %sweepnum, -2

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader35:2  %sweepnum_1 = add i3 %sweepnum, 1

]]></node>
<StgValue><ssdm name="sweepnum_1"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:3  br i1 %exitcond3, label %30, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %proc = phi i4 [ 0, %1 ], [ %proc_1, %3 ]

]]></node>
<StgValue><ssdm name="proc"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond5 = icmp eq i4 %proc, -8

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %proc_1 = add i4 %proc, 1

]]></node>
<StgValue><ssdm name="proc_1"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %.preheader34, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_18 = shl i4 %proc, 1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="4">
<![CDATA[
:1  %tmp_cast = zext i4 %tmp_18 to i32

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_1 = zext i4 %proc to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %diag_1_addr_2 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="diag_1_addr_2"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %tmp_cast, i32* %diag_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_2 = or i4 %tmp_18, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="4">
<![CDATA[
:6  %tmp_2_cast = zext i4 %tmp_2 to i32

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %diag_2_addr_2 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="diag_2_addr_2"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store i32 %tmp_2_cast, i32* %diag_2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader34:0  %step = phi i4 [ %step_1, %.preheader34.loopexit ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="step"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
.preheader34:1  %bottom_right_load = load i32* %bottom_right

]]></node>
<StgValue><ssdm name="bottom_right_load"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader34:2  %top_left_load = load i32* %top_left

]]></node>
<StgValue><ssdm name="top_left_load"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader34:3  %exitcond7 = icmp eq i4 %step, -1

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader34:4  %step_1 = add i4 %step, 1

]]></node>
<StgValue><ssdm name="step_1"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34:5  br i1 %exitcond7, label %29, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="3">
<![CDATA[
:1  %temp_diag = load i32* %diag_1_addr, align 4

]]></node>
<StgValue><ssdm name="temp_diag"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1807, i32 %tmp_17)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="3">
<![CDATA[
:1  %temp_diag = load i32* %diag_1_addr, align 4

]]></node>
<StgValue><ssdm name="temp_diag"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %proc1 = phi i3 [ 1, %4 ], [ %proc_2, %6 ]

]]></node>
<StgValue><ssdm name="proc1"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond9 = icmp eq i3 %proc1, -1

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond9, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %proc_2 = add i3 %proc1, 1

]]></node>
<StgValue><ssdm name="proc_2"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_3 = zext i3 %proc_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %diag_1_addr_3 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="diag_1_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="3">
<![CDATA[
:3  %diag_1_load = load i32* %diag_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="diag_1_load"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="3">
<![CDATA[
:0  %diag_2_load = load i32* %diag_2_addr, align 4

]]></node>
<StgValue><ssdm name="diag_2_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="331" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="3">
<![CDATA[
:3  %diag_1_load = load i32* %diag_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="diag_1_load"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_4 = zext i3 %proc1 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %diag_1_addr_4 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="diag_1_addr_4"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %diag_1_load, i32* %diag_1_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="336" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="3">
<![CDATA[
:0  %diag_2_load = load i32* %diag_2_addr, align 4

]]></node>
<StgValue><ssdm name="diag_2_load"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store i32 %diag_2_load, i32* %diag_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %proc2 = phi i3 [ -1, %7 ], [ %proc_3, %9 ]

]]></node>
<StgValue><ssdm name="proc2"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_5 = icmp eq i3 %proc2, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_5, label %10, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %proc_3 = add i3 %proc2, -1

]]></node>
<StgValue><ssdm name="proc_3"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_10 = zext i3 %proc_3 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %diag_2_addr_3 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="diag_2_addr_3"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="3">
<![CDATA[
:3  %diag_2_load_1 = load i32* %diag_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_1"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:0  store i32 %temp_diag, i32* %diag_2_addr_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="349" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="3">
<![CDATA[
:3  %diag_2_load_1 = load i32* %diag_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_1"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_11 = zext i3 %proc2 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %diag_2_addr_4 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="diag_2_addr_4"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %diag_2_load_1, i32* %diag_2_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %top_left_2 = phi i32 [ %top_left_load, %10 ], [ %top_left_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="top_left_2"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %bottom_right_2 = phi i32 [ %bottom_right_load, %10 ], [ %bottom_right_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="bottom_right_2"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %proc3 = phi i4 [ 0, %10 ], [ %proc_4, %._crit_edge ]

]]></node>
<StgValue><ssdm name="proc3"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond1 = icmp eq i4 %proc3, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %proc_4 = add i4 %proc3, 1

]]></node>
<StgValue><ssdm name="proc_4"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader33, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_12 = zext i4 %proc3 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %diag_1_addr_5 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="diag_1_addr_5"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="3">
<![CDATA[
:6  %diag_1_load_2 = load i32* %diag_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_2"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %diag_2_addr_5 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="diag_2_addr_5"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="3">
<![CDATA[
:8  %diag_2_load_2 = load i32* %diag_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_2"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="366" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="3">
<![CDATA[
:6  %diag_1_load_2 = load i32* %diag_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_2"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="3">
<![CDATA[
:8  %diag_2_load_2 = load i32* %diag_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_2"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = icmp sgt i32 %diag_1_load_2, %diag_2_load_2

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %top_left_1 = select i1 %tmp_i, i32 %diag_2_load_2, i32 %diag_1_load_2

]]></node>
<StgValue><ssdm name="top_left_1"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bottom_right_1 = select i1 %tmp_i, i32 %diag_1_load_2, i32 %diag_2_load_2

]]></node>
<StgValue><ssdm name="bottom_right_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1808) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1808)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_13 = icmp eq i32 %top_left_1, 16

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_14 = icmp eq i32 %bottom_right_1, 16

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond6 = or i1 %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %or_cond6, label %._crit_edge, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="10" op_0_bw="32">
<![CDATA[
:0  %tmp_24 = trunc i32 %top_left_1 to i10

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="6" op_0_bw="32">
<![CDATA[
:1  %tmp_25 = trunc i32 %top_left_1 to i6

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:2  %tmp_86_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_25, i4 0)

]]></node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_28 = add i10 %tmp_86_cast, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_87_cast = sext i10 %tmp_28 to i64

]]></node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %S_addr_1 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_87_cast

]]></node>
<StgValue><ssdm name="S_addr_1"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %U_addr_1 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_87_cast

]]></node>
<StgValue><ssdm name="U_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %V_addr_1 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_87_cast

]]></node>
<StgValue><ssdm name="V_addr_1"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="8">
<![CDATA[
:8  %S_load = load float* %S_addr_1, align 4

]]></node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="8">
<![CDATA[
:11  %U_load = load float* %U_addr_1, align 4

]]></node>
<StgValue><ssdm name="U_load"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="8">
<![CDATA[
:14  %V_load = load float* %V_addr_1, align 4

]]></node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="10" op_0_bw="32">
<![CDATA[
:17  %tmp_29 = trunc i32 %bottom_right_1 to i10

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %tmp_44 = add i10 %tmp_86_cast, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="10">
<![CDATA[
:19  %tmp_88_cast = sext i10 %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %S_addr_2 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_88_cast

]]></node>
<StgValue><ssdm name="S_addr_2"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="6" op_0_bw="32">
<![CDATA[
:21  %tmp_45 = trunc i32 %bottom_right_1 to i6

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:22  %tmp_90_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_45, i4 0)

]]></node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %tmp_46 = add i10 %tmp_90_cast, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %tmp_53 = add i10 %tmp_90_cast, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %U_addr_2 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_88_cast

]]></node>
<StgValue><ssdm name="U_addr_2"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %V_addr_2 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_88_cast

]]></node>
<StgValue><ssdm name="V_addr_2"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="8">
<![CDATA[
:35  %S_load_1 = load float* %S_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="8">
<![CDATA[
:38  %U_load_1 = load float* %U_addr_2, align 4

]]></node>
<StgValue><ssdm name="U_load_1"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="8">
<![CDATA[
:41  %V_load_1 = load float* %V_addr_2, align 4

]]></node>
<StgValue><ssdm name="V_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="403" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="8">
<![CDATA[
:8  %S_load = load float* %S_addr_1, align 4

]]></node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %S_block_buffer_0_0_addr = getelementptr [8 x float]* %S_block_buffer_0_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="S_block_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:10  store float %S_load, float* %S_block_buffer_0_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="8">
<![CDATA[
:11  %U_load = load float* %U_addr_1, align 4

]]></node>
<StgValue><ssdm name="U_load"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %U_block_buffer_0_0_addr = getelementptr [8 x float]* %U_block_buffer_0_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="U_block_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:13  store float %U_load, float* %U_block_buffer_0_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="8">
<![CDATA[
:14  %V_load = load float* %V_addr_1, align 4

]]></node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %V_block_buffer_0_0_addr = getelementptr [8 x float]* %V_block_buffer_0_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="V_block_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:16  store float %V_load, float* %V_block_buffer_0_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="10">
<![CDATA[
:24  %tmp_91_cast = sext i10 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %S_addr_3 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_91_cast

]]></node>
<StgValue><ssdm name="S_addr_3"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="64" op_0_bw="10">
<![CDATA[
:27  %tmp_92_cast = sext i10 %tmp_53 to i64

]]></node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %S_addr_4 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_92_cast

]]></node>
<StgValue><ssdm name="S_addr_4"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %U_addr_3 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_91_cast

]]></node>
<StgValue><ssdm name="U_addr_3"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %U_addr_4 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_92_cast

]]></node>
<StgValue><ssdm name="U_addr_4"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %V_addr_3 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_91_cast

]]></node>
<StgValue><ssdm name="V_addr_3"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %V_addr_4 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_92_cast

]]></node>
<StgValue><ssdm name="V_addr_4"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="8">
<![CDATA[
:35  %S_load_1 = load float* %S_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %S_block_buffer_0_1_addr = getelementptr [8 x float]* %S_block_buffer_0_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="S_block_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:37  store float %S_load_1, float* %S_block_buffer_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="8">
<![CDATA[
:38  %U_load_1 = load float* %U_addr_2, align 4

]]></node>
<StgValue><ssdm name="U_load_1"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %U_block_buffer_0_1_addr = getelementptr [8 x float]* %U_block_buffer_0_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="U_block_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:40  store float %U_load_1, float* %U_block_buffer_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="8">
<![CDATA[
:41  %V_load_1 = load float* %V_addr_2, align 4

]]></node>
<StgValue><ssdm name="V_load_1"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %V_block_buffer_0_1_addr = getelementptr [8 x float]* %V_block_buffer_0_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="V_block_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:43  store float %V_load_1, float* %V_block_buffer_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="8">
<![CDATA[
:44  %S_load_2 = load float* %S_addr_3, align 4

]]></node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="8">
<![CDATA[
:47  %U_load_2 = load float* %U_addr_3, align 4

]]></node>
<StgValue><ssdm name="U_load_2"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="8">
<![CDATA[
:50  %V_load_2 = load float* %V_addr_3, align 4

]]></node>
<StgValue><ssdm name="V_load_2"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="8">
<![CDATA[
:53  %S_load_3 = load float* %S_addr_4, align 4

]]></node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="8">
<![CDATA[
:56  %U_load_3 = load float* %U_addr_4, align 4

]]></node>
<StgValue><ssdm name="U_load_3"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="8">
<![CDATA[
:59  %V_load_3 = load float* %V_addr_4, align 4

]]></node>
<StgValue><ssdm name="V_load_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="435" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="8">
<![CDATA[
:44  %S_load_2 = load float* %S_addr_3, align 4

]]></node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %S_block_buffer_1_0_addr = getelementptr [8 x float]* %S_block_buffer_1_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="S_block_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:46  store float %S_load_2, float* %S_block_buffer_1_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="8">
<![CDATA[
:47  %U_load_2 = load float* %U_addr_3, align 4

]]></node>
<StgValue><ssdm name="U_load_2"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %U_block_buffer_1_0_addr = getelementptr [8 x float]* %U_block_buffer_1_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="U_block_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:49  store float %U_load_2, float* %U_block_buffer_1_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="8">
<![CDATA[
:50  %V_load_2 = load float* %V_addr_3, align 4

]]></node>
<StgValue><ssdm name="V_load_2"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %V_block_buffer_1_0_addr = getelementptr [8 x float]* %V_block_buffer_1_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="V_block_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:52  store float %V_load_2, float* %V_block_buffer_1_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="8">
<![CDATA[
:53  %S_load_3 = load float* %S_addr_4, align 4

]]></node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %S_block_buffer_1_1_addr = getelementptr [8 x float]* %S_block_buffer_1_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="S_block_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:55  store float %S_load_3, float* %S_block_buffer_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="8">
<![CDATA[
:56  %U_load_3 = load float* %U_addr_4, align 4

]]></node>
<StgValue><ssdm name="U_load_3"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %U_block_buffer_1_1_addr = getelementptr [8 x float]* %U_block_buffer_1_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="U_block_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:58  store float %U_load_3, float* %U_block_buffer_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="8">
<![CDATA[
:59  %V_load_3 = load float* %V_addr_4, align 4

]]></node>
<StgValue><ssdm name="V_load_3"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %V_block_buffer_1_1_addr = getelementptr [8 x float]* %V_block_buffer_1_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="V_block_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:61  store float %V_load_3, float* %V_block_buffer_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:62  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1808, i32 %tmp_22)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0">
<![CDATA[
:63  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader33:2  %proc4 = phi i4 [ %proc_7, %._crit_edge38 ], [ 0, %11 ]

]]></node>
<StgValue><ssdm name="proc4"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader33:3  %exitcond2 = icmp eq i4 %proc4, -8

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader33:4  %proc_7 = add i4 %proc4, 1

]]></node>
<StgValue><ssdm name="proc_7"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_15 = zext i4 %proc4 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %diag_1_addr_6 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="diag_1_addr_6"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="3">
<![CDATA[
:6  %diag_1_load_3 = load i32* %diag_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_3"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %diag_2_addr_6 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="diag_2_addr_6"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="3">
<![CDATA[
:8  %diag_2_load_3 = load i32* %diag_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_3"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38:0  br label %.preheader33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="464" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader33:0  %top_left_3 = phi i32 [ %top_left_5, %._crit_edge38 ], [ %top_left_2, %11 ]

]]></node>
<StgValue><ssdm name="top_left_3"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader33:1  %bottom_right_3 = phi i32 [ %bottom_right_5, %._crit_edge38 ], [ %bottom_right_2, %11 ]

]]></node>
<StgValue><ssdm name="bottom_right_3"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader33:5  br i1 %exitcond2, label %.preheader32, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="3">
<![CDATA[
:6  %diag_1_load_3 = load i32* %diag_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_3"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="3">
<![CDATA[
:8  %diag_2_load_3 = load i32* %diag_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_3"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i1 = icmp sgt i32 %diag_1_load_3, %diag_2_load_3

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %top_left_5 = select i1 %tmp_i1, i32 %diag_2_load_3, i32 %diag_1_load_3

]]></node>
<StgValue><ssdm name="top_left_5"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bottom_right_5 = select i1 %tmp_i1, i32 %diag_1_load_3, i32 %diag_2_load_3

]]></node>
<StgValue><ssdm name="bottom_right_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1809) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1809)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_16 = icmp eq i32 %top_left_5, 16

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = icmp eq i32 %bottom_right_5, 16

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond7 = or i1 %tmp_16, %tmp_19

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %or_cond7, label %._crit_edge38, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:0  %S_block_buffer_0_0_addr_1 = getelementptr [8 x float]* %S_block_buffer_0_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="S_block_buffer_0_0_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:1  %w_in = load float* %S_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="w_in"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %S_block_buffer_0_1_addr_1 = getelementptr [8 x float]* %S_block_buffer_0_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="S_block_buffer_0_1_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:3  %x_in = load float* %S_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %S_block_buffer_1_0_addr_1 = getelementptr [8 x float]* %S_block_buffer_1_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="S_block_buffer_1_0_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:5  %y_in = load float* %S_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="y_in"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %S_block_buffer_1_1_addr_1 = getelementptr [8 x float]* %S_block_buffer_1_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="S_block_buffer_1_1_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:7  %z_in = load float* %S_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="z_in"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="488" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:1  %w_in = load float* %S_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="w_in"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:3  %x_in = load float* %S_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:5  %y_in = load float* %S_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="y_in"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:7  %z_in = load float* %S_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="z_in"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:76  store float 0.000000e+00, float* %S_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:77  store float 0.000000e+00, float* %S_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="494" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %u1 = fsub float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %u2 = fadd float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %u1_1 = fadd float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="497" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u2_1 = fsub float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="498" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %u1 = fsub float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %u2 = fadd float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %u1_1 = fadd float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u2_1 = fsub float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="502" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %u1 = fsub float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %u2 = fadd float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %u1_1 = fadd float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u2_1 = fsub float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="506" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %u1 = fsub float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %u2 = fadd float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %u1_1 = fadd float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u2_1 = fsub float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="510" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %u1 = fsub float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="511" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %u2 = fadd float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="512" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %u1_1 = fadd float %z_in, %w_in

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="513" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u2_1 = fsub float %y_in, %x_in

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="514" st_id="34" stage="85" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="515" st_id="34" stage="85" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="516" st_id="35" stage="84" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="517" st_id="35" stage="84" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="518" st_id="36" stage="83" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="83" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="520" st_id="37" stage="82" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="82" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="522" st_id="38" stage="81" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="523" st_id="38" stage="81" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="524" st_id="39" stage="80" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="525" st_id="39" stage="80" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="526" st_id="40" stage="79" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="79" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="528" st_id="41" stage="78" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="529" st_id="41" stage="78" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="530" st_id="42" stage="77" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="77" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="532" st_id="43" stage="76" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="76" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="534" st_id="44" stage="75" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="75" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="536" st_id="45" stage="74" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="537" st_id="45" stage="74" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="538" st_id="46" stage="73" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="539" st_id="46" stage="73" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="540" st_id="47" stage="72" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="541" st_id="47" stage="72" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="542" st_id="48" stage="71" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="71" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="544" st_id="49" stage="70" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="545" st_id="49" stage="70" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="546" st_id="50" stage="69" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="69" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="548" st_id="51" stage="68" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="549" st_id="51" stage="68" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="550" st_id="52" stage="67" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="551" st_id="52" stage="67" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="552" st_id="53" stage="66" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="553" st_id="53" stage="66" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="554" st_id="54" stage="65" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="555" st_id="54" stage="65" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="556" st_id="55" stage="64" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="557" st_id="55" stage="64" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="558" st_id="56" stage="63" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="63" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="560" st_id="57" stage="62" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="561" st_id="57" stage="62" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="562" st_id="58" stage="61" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="563" st_id="58" stage="61" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="564" st_id="59" stage="60" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="565" st_id="59" stage="60" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="566" st_id="60" stage="59" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="59" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="568" st_id="61" stage="58" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="58" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="570" st_id="62" stage="57" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="571" st_id="62" stage="57" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="572" st_id="63" stage="56" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="573" st_id="63" stage="56" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="574" st_id="64" stage="55" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="575" st_id="64" stage="55" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="576" st_id="65" stage="54" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="577" st_id="65" stage="54" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="578" st_id="66" stage="53" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="579" st_id="66" stage="53" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="580" st_id="67" stage="52" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="581" st_id="67" stage="52" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="582" st_id="68" stage="51" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="583" st_id="68" stage="51" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="584" st_id="69" stage="50" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="585" st_id="69" stage="50" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="586" st_id="70" stage="49" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="587" st_id="70" stage="49" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="588" st_id="71" stage="48" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="589" st_id="71" stage="48" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="590" st_id="72" stage="47" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="591" st_id="72" stage="47" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="592" st_id="73" stage="46" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="593" st_id="73" stage="46" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="594" st_id="74" stage="45" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="595" st_id="74" stage="45" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="596" st_id="75" stage="44" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="597" st_id="75" stage="44" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="598" st_id="76" stage="43" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="599" st_id="76" stage="43" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="600" st_id="77" stage="42" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="601" st_id="77" stage="42" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="602" st_id="78" stage="41" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="603" st_id="78" stage="41" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="604" st_id="79" stage="40" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="40" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="606" st_id="80" stage="39" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="607" st_id="80" stage="39" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="608" st_id="81" stage="38" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="609" st_id="81" stage="38" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="610" st_id="82" stage="37" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="611" st_id="82" stage="37" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="612" st_id="83" stage="36" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="613" st_id="83" stage="36" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="614" st_id="84" stage="35" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="615" st_id="84" stage="35" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="616" st_id="85" stage="34" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="617" st_id="85" stage="34" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="618" st_id="86" stage="33" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="619" st_id="86" stage="33" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="620" st_id="87" stage="32" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="621" st_id="87" stage="32" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="622" st_id="88" stage="31" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="623" st_id="88" stage="31" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="624" st_id="89" stage="30" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="625" st_id="89" stage="30" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="626" st_id="90" stage="29" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="627" st_id="90" stage="29" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="628" st_id="91" stage="28" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="629" st_id="91" stage="28" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="630" st_id="92" stage="27" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="631" st_id="92" stage="27" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="632" st_id="93" stage="26" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="633" st_id="93" stage="26" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="634" st_id="94" stage="25" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="635" st_id="94" stage="25" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="636" st_id="95" stage="24" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="637" st_id="95" stage="24" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="638" st_id="96" stage="23" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="639" st_id="96" stage="23" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="640" st_id="97" stage="22" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="641" st_id="97" stage="22" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="642" st_id="98" stage="21" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="643" st_id="98" stage="21" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="644" st_id="99" stage="20" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="645" st_id="99" stage="20" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="646" st_id="100" stage="19" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="647" st_id="100" stage="19" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="648" st_id="101" stage="18" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="649" st_id="101" stage="18" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="650" st_id="102" stage="17" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="651" st_id="102" stage="17" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="652" st_id="103" stage="16" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="653" st_id="103" stage="16" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="654" st_id="104" stage="15" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="655" st_id="104" stage="15" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="656" st_id="105" stage="14" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="657" st_id="105" stage="14" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="658" st_id="106" stage="13" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="659" st_id="106" stage="13" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="660" st_id="107" stage="12" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="661" st_id="107" stage="12" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="662" st_id="108" stage="11" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="663" st_id="108" stage="11" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="664" st_id="109" stage="10" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="665" st_id="109" stage="10" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="666" st_id="110" stage="9" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="667" st_id="110" stage="9" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="668" st_id="111" stage="8" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="669" st_id="111" stage="8" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="670" st_id="112" stage="7" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="671" st_id="112" stage="7" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="672" st_id="113" stage="6" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="673" st_id="113" stage="6" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="674" st_id="114" stage="5" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="675" st_id="114" stage="5" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="676" st_id="115" stage="4" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="677" st_id="115" stage="4" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="678" st_id="116" stage="3" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="679" st_id="116" stage="3" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="680" st_id="117" stage="2" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="681" st_id="117" stage="2" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="682" st_id="118" stage="1" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %call_ret4 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="683" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:11  %cosA_half = extractvalue { float, float } %call_ret4, 0

]]></node>
<StgValue><ssdm name="cosA_half"/></StgValue>
</operation>

<operation id="684" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:12  %sinA_half = extractvalue { float, float } %call_ret4, 1

]]></node>
<StgValue><ssdm name="sinA_half"/></StgValue>
</operation>

<operation id="685" st_id="118" stage="1" lat="85">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %call_ret5 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="686" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:16  %cosB_half = extractvalue { float, float } %call_ret5, 0

]]></node>
<StgValue><ssdm name="cosB_half"/></StgValue>
</operation>

<operation id="687" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:17  %sinB_half = extractvalue { float, float } %call_ret5, 1

]]></node>
<StgValue><ssdm name="sinB_half"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="688" st_id="119" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i2 = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="689" st_id="119" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="690" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_22_to_int = bitcast float %cosA_half to i32

]]></node>
<StgValue><ssdm name="tmp_22_to_int"/></StgValue>
</operation>

<operation id="691" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_22_neg = xor i32 %tmp_22_to_int, -2147483648

]]></node>
<StgValue><ssdm name="tmp_22_neg"/></StgValue>
</operation>

<operation id="692" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:23  %a2_assign = bitcast i32 %tmp_22_neg to float

]]></node>
<StgValue><ssdm name="a2_assign"/></StgValue>
</operation>

<operation id="693" st_id="119" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="694" st_id="119" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i1 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="695" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_23_to_int = bitcast float %sinA_half to i32

]]></node>
<StgValue><ssdm name="tmp_23_to_int"/></StgValue>
</operation>

<operation id="696" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %tmp_23_neg = xor i32 %tmp_23_to_int, -2147483648

]]></node>
<StgValue><ssdm name="tmp_23_neg"/></StgValue>
</operation>

<operation id="697" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:29  %a2_assign_1 = bitcast i32 %tmp_23_neg to float

]]></node>
<StgValue><ssdm name="a2_assign_1"/></StgValue>
</operation>

<operation id="698" st_id="119" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_3_i2 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="699" st_id="119" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_3_i3 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="700" st_id="120" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i2 = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="701" st_id="120" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="702" st_id="120" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="703" st_id="120" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i1 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="704" st_id="120" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_3_i2 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="705" st_id="120" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_3_i3 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="706" st_id="121" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i2 = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="707" st_id="121" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="708" st_id="121" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="709" st_id="121" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i1 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="710" st_id="121" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_3_i2 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="711" st_id="121" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_3_i3 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="712" st_id="122" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i2 = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="713" st_id="122" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="714" st_id="122" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="715" st_id="122" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i1 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="716" st_id="122" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_3_i2 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="717" st_id="122" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_3_i3 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="718" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %uz_new = fadd float %tmp_i2, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="719" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %ux_new = fadd float %tmp_i3, %tmp_3_i1

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="720" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %vz_int_1 = fadd float %tmp_i2, %tmp_3_i2

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="721" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="722" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %uz_new = fadd float %tmp_i2, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="723" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %ux_new = fadd float %tmp_i3, %tmp_3_i1

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="724" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %vz_int_1 = fadd float %tmp_i2, %tmp_3_i2

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="725" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="726" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %uz_new = fadd float %tmp_i2, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="727" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %ux_new = fadd float %tmp_i3, %tmp_3_i1

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="728" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %vz_int_1 = fadd float %tmp_i2, %tmp_3_i2

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="729" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="730" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %uz_new = fadd float %tmp_i2, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="731" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %ux_new = fadd float %tmp_i3, %tmp_3_i1

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="732" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %vz_int_1 = fadd float %tmp_i2, %tmp_3_i2

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="733" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="734" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %uz_new = fadd float %tmp_i2, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="735" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %ux_new = fadd float %tmp_i3, %tmp_3_i1

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="736" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %vz_int_1 = fadd float %tmp_i2, %tmp_3_i2

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="737" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="738" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:37  %vy_int_to_int = bitcast float %vy_int_1 to i32

]]></node>
<StgValue><ssdm name="vy_int_to_int"/></StgValue>
</operation>

<operation id="739" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %vy_int_neg = xor i32 %vy_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="vy_int_neg"/></StgValue>
</operation>

<operation id="740" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:39  %vy_int = bitcast i32 %vy_int_neg to float

]]></node>
<StgValue><ssdm name="vy_int"/></StgValue>
</operation>

<operation id="741" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_i4 = fmul float %w_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="742" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %tmp_3_i4 = fmul float %x_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="743" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_i5 = fmul float %y_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="744" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %tmp_3_i5 = fmul float %z_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>

<operation id="745" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i7 = fmul float %w_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="746" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %x_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="747" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i8 = fmul float %y_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="748" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %z_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="749" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_i4 = fmul float %w_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="750" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %tmp_3_i4 = fmul float %x_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="751" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_i5 = fmul float %y_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="752" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %tmp_3_i5 = fmul float %z_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>

<operation id="753" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i7 = fmul float %w_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="754" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %x_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="755" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i8 = fmul float %y_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="756" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %z_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="757" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_i4 = fmul float %w_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="758" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %tmp_3_i4 = fmul float %x_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="759" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_i5 = fmul float %y_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="760" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %tmp_3_i5 = fmul float %z_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>

<operation id="761" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i7 = fmul float %w_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="762" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %x_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="763" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i8 = fmul float %y_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="764" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %z_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="765" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp_i4 = fmul float %w_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="766" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %tmp_3_i4 = fmul float %x_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="767" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_i5 = fmul float %y_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="768" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %tmp_3_i5 = fmul float %z_in, %vy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>

<operation id="769" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i7 = fmul float %w_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="770" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %x_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="771" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i8 = fmul float %y_in, %vy_int_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="772" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %z_in, %vz_int_1

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="773" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42  %w_out1 = fadd float %tmp_i4, %tmp_3_i4

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="774" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %w_out2 = fadd float %tmp_i5, %tmp_3_i5

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="775" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %z_out1 = fadd float %tmp_i7, %tmp_3_i7

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="776" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %z_out2 = fadd float %tmp_i8, %tmp_3_i8

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="777" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42  %w_out1 = fadd float %tmp_i4, %tmp_3_i4

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="778" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %w_out2 = fadd float %tmp_i5, %tmp_3_i5

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="779" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %z_out1 = fadd float %tmp_i7, %tmp_3_i7

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="780" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %z_out2 = fadd float %tmp_i8, %tmp_3_i8

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="781" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42  %w_out1 = fadd float %tmp_i4, %tmp_3_i4

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="782" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %w_out2 = fadd float %tmp_i5, %tmp_3_i5

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="783" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %z_out1 = fadd float %tmp_i7, %tmp_3_i7

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="784" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %z_out2 = fadd float %tmp_i8, %tmp_3_i8

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="785" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42  %w_out1 = fadd float %tmp_i4, %tmp_3_i4

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="786" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %w_out2 = fadd float %tmp_i5, %tmp_3_i5

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="787" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %z_out1 = fadd float %tmp_i7, %tmp_3_i7

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="788" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %z_out2 = fadd float %tmp_i8, %tmp_3_i8

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="789" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42  %w_out1 = fadd float %tmp_i4, %tmp_3_i4

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="790" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %w_out2 = fadd float %tmp_i5, %tmp_3_i5

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="791" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %z_out1 = fadd float %tmp_i7, %tmp_3_i7

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="792" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %z_out2 = fadd float %tmp_i8, %tmp_3_i8

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>

<operation id="793" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:95  %U_block_buffer_0_0_addr_2 = getelementptr [8 x float]* %U_block_buffer_0_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="U_block_buffer_0_0_addr_2"/></StgValue>
</operation>

<operation id="794" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:96  %uw_in = load float* %U_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="795" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:97  %U_block_buffer_0_1_addr_2 = getelementptr [8 x float]* %U_block_buffer_0_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="U_block_buffer_0_1_addr_2"/></StgValue>
</operation>

<operation id="796" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:98  %ux_in = load float* %U_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="797" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:99  %U_block_buffer_1_0_addr_2 = getelementptr [8 x float]* %U_block_buffer_1_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="U_block_buffer_1_0_addr_2"/></StgValue>
</operation>

<operation id="798" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:100  %uy_in = load float* %U_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="uy_in"/></StgValue>
</operation>

<operation id="799" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:101  %U_block_buffer_1_1_addr_2 = getelementptr [8 x float]* %U_block_buffer_1_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="U_block_buffer_1_1_addr_2"/></StgValue>
</operation>

<operation id="800" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:102  %uz_in = load float* %U_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="uz_in"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="801" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:34  %uy_int_to_int = bitcast float %ux_new to i32

]]></node>
<StgValue><ssdm name="uy_int_to_int"/></StgValue>
</operation>

<operation id="802" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %uy_int_neg = xor i32 %uy_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="uy_int_neg"/></StgValue>
</operation>

<operation id="803" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36  %uy_int = bitcast i32 %uy_int_neg to float

]]></node>
<StgValue><ssdm name="uy_int"/></StgValue>
</operation>

<operation id="804" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="805" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="806" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="807" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="808" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:79  %J2x2_0_0_addr = getelementptr [8 x float]* %J2x2_0_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="J2x2_0_0_addr"/></StgValue>
</operation>

<operation id="809" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:80  store float %uz_new, float* %J2x2_0_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:81  %J2x2_0_1_addr = getelementptr [8 x float]* %J2x2_0_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="J2x2_0_1_addr"/></StgValue>
</operation>

<operation id="811" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:82  store float %ux_new, float* %J2x2_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:83  %J2x2_1_0_addr = getelementptr [8 x float]* %J2x2_1_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="J2x2_1_0_addr"/></StgValue>
</operation>

<operation id="813" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:84  store float %uy_int, float* %J2x2_1_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85  %J2x2_1_1_addr = getelementptr [8 x float]* %J2x2_1_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="J2x2_1_1_addr"/></StgValue>
</operation>

<operation id="815" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:86  store float %uz_new, float* %J2x2_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:96  %uw_in = load float* %U_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="817" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:98  %ux_in = load float* %U_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="818" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:100  %uy_in = load float* %U_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="uy_in"/></StgValue>
</operation>

<operation id="819" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:102  %uz_in = load float* %U_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="uz_in"/></StgValue>
</operation>

<operation id="820" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:111  %tmp_i_i = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="821" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:112  %tmp_3_i_i = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="822" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:114  %tmp_i1_i = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="823" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %tmp_3_i2_i = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="824" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:117  %tmp_i4_i = fmul float %uy_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="825" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:118  %tmp_3_i5_i = fmul float %uz_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="826" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:120  %tmp_i7_i = fmul float %uy_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="827" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:121  %tmp_3_i8_i = fmul float %uz_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="828" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="829" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="830" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="831" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="832" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:111  %tmp_i_i = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="833" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:112  %tmp_3_i_i = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="834" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:114  %tmp_i1_i = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="835" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %tmp_3_i2_i = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="836" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:117  %tmp_i4_i = fmul float %uy_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="837" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:118  %tmp_3_i5_i = fmul float %uz_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="838" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:120  %tmp_i7_i = fmul float %uy_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="839" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:121  %tmp_3_i8_i = fmul float %uz_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="840" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="841" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="842" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="843" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="844" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:111  %tmp_i_i = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="845" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:112  %tmp_3_i_i = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="846" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:114  %tmp_i1_i = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="847" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %tmp_3_i2_i = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="848" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:117  %tmp_i4_i = fmul float %uy_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="849" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:118  %tmp_3_i5_i = fmul float %uz_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="850" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:120  %tmp_i7_i = fmul float %uy_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="851" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:121  %tmp_3_i8_i = fmul float %uz_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="852" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="853" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="854" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="855" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="856" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:111  %tmp_i_i = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="857" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:112  %tmp_3_i_i = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="858" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:114  %tmp_i1_i = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="859" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %tmp_3_i2_i = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="860" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:117  %tmp_i4_i = fmul float %uy_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="861" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:118  %tmp_3_i5_i = fmul float %uz_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="862" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:120  %tmp_i7_i = fmul float %uy_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="863" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:121  %tmp_3_i8_i = fmul float %uz_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="864" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out_int = fadd float %tmp_i6, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="865" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out_int = fadd float %tmp_i9, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>

<operation id="866" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="867" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:116  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="868" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="869" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:122  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="870" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out_int = fadd float %tmp_i6, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="871" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out_int = fadd float %tmp_i9, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>

<operation id="872" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="873" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:116  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="874" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="875" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:122  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="876" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out_int = fadd float %tmp_i6, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="877" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out_int = fadd float %tmp_i9, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>

<operation id="878" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="879" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:116  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="880" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="881" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:122  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="882" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out_int = fadd float %tmp_i6, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="883" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out_int = fadd float %tmp_i9, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>

<operation id="884" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="885" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:116  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="886" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="887" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:122  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="888" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out_int = fadd float %tmp_i6, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="889" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out_int = fadd float %tmp_i9, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>

<operation id="890" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:103  %V_block_buffer_0_0_addr_2 = getelementptr [8 x float]* %V_block_buffer_0_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="V_block_buffer_0_0_addr_2"/></StgValue>
</operation>

<operation id="891" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:104  %vw_in = load float* %V_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="892" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:105  %V_block_buffer_0_1_addr_2 = getelementptr [8 x float]* %V_block_buffer_0_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="V_block_buffer_0_1_addr_2"/></StgValue>
</operation>

<operation id="893" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:106  %vx_in = load float* %V_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="894" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:107  %V_block_buffer_1_0_addr_2 = getelementptr [8 x float]* %V_block_buffer_1_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="V_block_buffer_1_0_addr_2"/></StgValue>
</operation>

<operation id="895" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:108  %vy_in = load float* %V_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="vy_in"/></StgValue>
</operation>

<operation id="896" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:109  %V_block_buffer_1_1_addr_2 = getelementptr [8 x float]* %V_block_buffer_1_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="V_block_buffer_1_1_addr_2"/></StgValue>
</operation>

<operation id="897" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:110  %vz_in = load float* %V_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="vz_in"/></StgValue>
</operation>

<operation id="898" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="899" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:116  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="900" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="901" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:122  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="902" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:58  %p_Val2_s = bitcast float %w_out_int to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="903" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:59  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="904" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %w_out_1_neg = xor i32 %p_Val2_s, -2147483648

]]></node>
<StgValue><ssdm name="w_out_1_neg"/></StgValue>
</operation>

<operation id="905" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:61  %w_out = bitcast i32 %w_out_1_neg to float

]]></node>
<StgValue><ssdm name="w_out"/></StgValue>
</operation>

<operation id="906" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:62  %vw_int_to_int = bitcast float %vz_int_1 to i32

]]></node>
<StgValue><ssdm name="vw_int_to_int"/></StgValue>
</operation>

<operation id="907" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %vw_int_neg = xor i32 %vw_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="vw_int_neg"/></StgValue>
</operation>

<operation id="908" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %vw_int = bitcast i32 %vw_int_neg to float

]]></node>
<StgValue><ssdm name="vw_int"/></StgValue>
</operation>

<operation id="909" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:65  %w_out_2 = select i1 %p_Result_s, float %w_out, float %w_out_int

]]></node>
<StgValue><ssdm name="w_out_2"/></StgValue>
</operation>

<operation id="910" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:66  %vw_int_3 = select i1 %p_Result_s, float %vw_int, float %vz_int_1

]]></node>
<StgValue><ssdm name="vw_int_3"/></StgValue>
</operation>

<operation id="911" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:67  %vx_int = select i1 %p_Result_s, float %vy_int_1, float %vy_int

]]></node>
<StgValue><ssdm name="vx_int"/></StgValue>
</operation>

<operation id="912" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:68  %p_Val2_1 = bitcast float %z_out_int to i32

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="913" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:69  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="914" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %z_out_1_neg = xor i32 %p_Val2_1, -2147483648

]]></node>
<StgValue><ssdm name="z_out_1_neg"/></StgValue>
</operation>

<operation id="915" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:71  %z_out = bitcast i32 %z_out_1_neg to float

]]></node>
<StgValue><ssdm name="z_out"/></StgValue>
</operation>

<operation id="916" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:72  %z_out_2 = select i1 %p_Result_1, float %z_out, float %z_out_int

]]></node>
<StgValue><ssdm name="z_out_2"/></StgValue>
</operation>

<operation id="917" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %vy_int_2 = select i1 %p_Result_1, float %vy_int, float %vy_int_1

]]></node>
<StgValue><ssdm name="vy_int_2"/></StgValue>
</operation>

<operation id="918" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74  %vz_int = select i1 %p_Result_1, float %vw_int, float %vz_int_1

]]></node>
<StgValue><ssdm name="vz_int"/></StgValue>
</operation>

<operation id="919" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:75  store float %w_out_2, float* %S_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:78  store float %z_out_2, float* %S_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:87  %K2x2_0_0_addr = getelementptr [8 x float]* %K2x2_0_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="K2x2_0_0_addr"/></StgValue>
</operation>

<operation id="922" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:88  store float %vw_int_3, float* %K2x2_0_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %K2x2_0_1_addr = getelementptr [8 x float]* %K2x2_0_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="K2x2_0_1_addr"/></StgValue>
</operation>

<operation id="924" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:90  store float %vy_int_2, float* %K2x2_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91  %K2x2_1_0_addr = getelementptr [8 x float]* %K2x2_1_0, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="K2x2_1_0_addr"/></StgValue>
</operation>

<operation id="926" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:92  store float %vx_int, float* %K2x2_1_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:93  %K2x2_1_1_addr = getelementptr [8 x float]* %K2x2_1_1, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="K2x2_1_1_addr"/></StgValue>
</operation>

<operation id="928" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:94  store float %vz_int, float* %K2x2_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:104  %vw_in = load float* %V_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="930" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:106  %vx_in = load float* %V_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="931" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:108  %vy_in = load float* %V_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="vy_in"/></StgValue>
</operation>

<operation id="932" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:110  %vz_in = load float* %V_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="vz_in"/></StgValue>
</operation>

<operation id="933" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:123  %tmp_i_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="934" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124  %tmp_3_i_i1 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="935" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:126  %tmp_i1_i1 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="936" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %tmp_3_i2_i1 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="937" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129  %tmp_i4_i1 = fmul float %vy_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="938" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:130  %tmp_3_i5_i1 = fmul float %vz_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="939" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:132  %tmp_i7_i1 = fmul float %vy_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="940" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_3_i8_i1 = fmul float %vz_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>

<operation id="941" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:135  store float %uw_out, float* %U_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:136  store float %ux_out, float* %U_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:137  store float %uy_out, float* %U_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:138  store float %uz_out, float* %U_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="945" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:123  %tmp_i_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="946" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124  %tmp_3_i_i1 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="947" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:126  %tmp_i1_i1 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="948" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %tmp_3_i2_i1 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="949" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129  %tmp_i4_i1 = fmul float %vy_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="950" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:130  %tmp_3_i5_i1 = fmul float %vz_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="951" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:132  %tmp_i7_i1 = fmul float %vy_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="952" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_3_i8_i1 = fmul float %vz_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="953" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:123  %tmp_i_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="954" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124  %tmp_3_i_i1 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="955" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:126  %tmp_i1_i1 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="956" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %tmp_3_i2_i1 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="957" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129  %tmp_i4_i1 = fmul float %vy_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="958" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:130  %tmp_3_i5_i1 = fmul float %vz_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="959" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:132  %tmp_i7_i1 = fmul float %vy_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="960" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_3_i8_i1 = fmul float %vz_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="961" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:123  %tmp_i_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="962" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124  %tmp_3_i_i1 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="963" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:126  %tmp_i1_i1 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="964" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %tmp_3_i2_i1 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="965" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129  %tmp_i4_i1 = fmul float %vy_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="966" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:130  %tmp_3_i5_i1 = fmul float %vz_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="967" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:132  %tmp_i7_i1 = fmul float %vy_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="968" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_3_i8_i1 = fmul float %vz_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="969" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="970" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="971" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:131  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="972" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="973" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="974" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="975" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:131  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="976" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="977" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="978" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="979" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:131  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="980" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="981" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="982" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="983" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:131  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="984" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="985" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="986" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:128  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="987" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:131  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="988" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="989" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:139  store float %vw_out, float* %V_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:140  store float %vx_out, float* %V_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:141  store float %vy_out, float* %V_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv:142  store float %vz_out, float* %V_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:143  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1809, i32 %tmp_23)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="994" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:144  br label %._crit_edge38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="995" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader32:0  %top_left_4 = phi i32 [ %top_left_8, %._crit_edge40 ], [ %top_left_3, %.preheader33 ]

]]></node>
<StgValue><ssdm name="top_left_4"/></StgValue>
</operation>

<operation id="996" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader32:1  %bottom_right_4 = phi i32 [ %bottom_right_8, %._crit_edge40 ], [ %bottom_right_3, %.preheader33 ]

]]></node>
<StgValue><ssdm name="bottom_right_4"/></StgValue>
</operation>

<operation id="997" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader32:2  %proc5 = phi i4 [ %proc_5, %._crit_edge40 ], [ 0, %.preheader33 ]

]]></node>
<StgValue><ssdm name="proc5"/></StgValue>
</operation>

<operation id="998" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader32:3  %exitcond4 = icmp eq i4 %proc5, -8

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="999" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader32:4  %proc_5 = add i4 %proc5, 1

]]></node>
<StgValue><ssdm name="proc_5"/></StgValue>
</operation>

<operation id="1000" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32:5  br i1 %exitcond4, label %.preheader30, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_20 = zext i4 %proc5 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1002" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %diag_1_addr_7 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="diag_1_addr_7"/></StgValue>
</operation>

<operation id="1003" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="3">
<![CDATA[
:6  %diag_1_load_4 = load i32* %diag_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_4"/></StgValue>
</operation>

<operation id="1004" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %diag_2_addr_7 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="diag_2_addr_7"/></StgValue>
</operation>

<operation id="1005" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="3">
<![CDATA[
:8  %diag_2_load_4 = load i32* %diag_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_4"/></StgValue>
</operation>

<operation id="1006" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge40:0  br label %.preheader32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1007" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="3">
<![CDATA[
:6  %diag_1_load_4 = load i32* %diag_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_4"/></StgValue>
</operation>

<operation id="1008" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="3">
<![CDATA[
:8  %diag_2_load_4 = load i32* %diag_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_4"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1009" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1010" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1012" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i10 = icmp sgt i32 %diag_1_load_4, %diag_2_load_4

]]></node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="1014" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %top_left_8 = select i1 %tmp_i10, i32 %diag_2_load_4, i32 %diag_1_load_4

]]></node>
<StgValue><ssdm name="top_left_8"/></StgValue>
</operation>

<operation id="1015" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bottom_right_8 = select i1 %tmp_i10, i32 %diag_1_load_4, i32 %diag_2_load_4

]]></node>
<StgValue><ssdm name="bottom_right_8"/></StgValue>
</operation>

<operation id="1016" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = icmp eq i32 %top_left_8, 16

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1017" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_26 = icmp eq i32 %bottom_right_8, 16

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1018" st_id="158" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond8 = or i1 %tmp_21, %tmp_26

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="1019" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %or_cond8, label %._crit_edge40, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %S_block_buffer_0_0_addr_2 = getelementptr [8 x float]* %S_block_buffer_0_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="S_block_buffer_0_0_addr_2"/></StgValue>
</operation>

<operation id="1021" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="3">
<![CDATA[
:1  %S_block_buffer_0_0_load = load float* %S_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="S_block_buffer_0_0_load"/></StgValue>
</operation>

<operation id="1022" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="10" op_0_bw="32">
<![CDATA[
:2  %tmp_68 = trunc i32 %top_left_8 to i10

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1023" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="6" op_0_bw="32">
<![CDATA[
:3  %tmp_69 = trunc i32 %top_left_8 to i6

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1024" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %U_block_buffer_0_0_addr_1 = getelementptr [8 x float]* %U_block_buffer_0_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="U_block_buffer_0_0_addr_1"/></StgValue>
</operation>

<operation id="1025" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="3">
<![CDATA[
:12  %U_block_buffer_0_0_load = load float* %U_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="U_block_buffer_0_0_load"/></StgValue>
</operation>

<operation id="1026" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %V_block_buffer_0_0_addr_1 = getelementptr [8 x float]* %V_block_buffer_0_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="V_block_buffer_0_0_addr_1"/></StgValue>
</operation>

<operation id="1027" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="3">
<![CDATA[
:15  %V_block_buffer_0_0_load = load float* %V_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="V_block_buffer_0_0_load"/></StgValue>
</operation>

<operation id="1028" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="10" op_0_bw="32">
<![CDATA[
:19  %tmp_70 = trunc i32 %bottom_right_8 to i10

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1029" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="6" op_0_bw="32">
<![CDATA[
:23  %tmp_75 = trunc i32 %bottom_right_8 to i6

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1030" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="3">
<![CDATA[
:1  %S_block_buffer_0_0_load = load float* %S_block_buffer_0_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="S_block_buffer_0_0_load"/></StgValue>
</operation>

<operation id="1031" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:4  %tmp_94_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_69, i4 0)

]]></node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="1032" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_60 = add i10 %tmp_94_cast, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1033" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="64" op_0_bw="10">
<![CDATA[
:6  %tmp_95_cast = sext i10 %tmp_60 to i64

]]></node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="1034" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %S_addr_5 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_95_cast

]]></node>
<StgValue><ssdm name="S_addr_5"/></StgValue>
</operation>

<operation id="1035" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %U_addr_5 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_95_cast

]]></node>
<StgValue><ssdm name="U_addr_5"/></StgValue>
</operation>

<operation id="1036" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %V_addr_5 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_95_cast

]]></node>
<StgValue><ssdm name="V_addr_5"/></StgValue>
</operation>

<operation id="1037" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:10  store float %S_block_buffer_0_0_load, float* %S_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="3">
<![CDATA[
:12  %U_block_buffer_0_0_load = load float* %U_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="U_block_buffer_0_0_load"/></StgValue>
</operation>

<operation id="1039" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:13  store float %U_block_buffer_0_0_load, float* %U_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="3">
<![CDATA[
:15  %V_block_buffer_0_0_load = load float* %V_block_buffer_0_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="V_block_buffer_0_0_load"/></StgValue>
</operation>

<operation id="1041" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:16  store float %V_block_buffer_0_0_load, float* %V_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %S_block_buffer_0_1_addr_2 = getelementptr [8 x float]* %S_block_buffer_0_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="S_block_buffer_0_1_addr_2"/></StgValue>
</operation>

<operation id="1043" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="3">
<![CDATA[
:18  %S_block_buffer_0_1_load = load float* %S_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_block_buffer_0_1_load"/></StgValue>
</operation>

<operation id="1044" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %tmp_61 = add i10 %tmp_94_cast, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1045" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:24  %tmp_98_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_75, i4 0)

]]></node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="1046" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %tmp_82 = add i10 %tmp_98_cast, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1047" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28  %tmp_83 = add i10 %tmp_98_cast, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1048" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %U_block_buffer_0_1_addr_1 = getelementptr [8 x float]* %U_block_buffer_0_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="U_block_buffer_0_1_addr_1"/></StgValue>
</operation>

<operation id="1049" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="3">
<![CDATA[
:39  %U_block_buffer_0_1_load = load float* %U_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="U_block_buffer_0_1_load"/></StgValue>
</operation>

<operation id="1050" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %V_block_buffer_0_1_addr_1 = getelementptr [8 x float]* %V_block_buffer_0_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="V_block_buffer_0_1_addr_1"/></StgValue>
</operation>

<operation id="1051" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="3">
<![CDATA[
:42  %V_block_buffer_0_1_load = load float* %V_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="V_block_buffer_0_1_load"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1052" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="3">
<![CDATA[
:18  %S_block_buffer_0_1_load = load float* %S_block_buffer_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_block_buffer_0_1_load"/></StgValue>
</operation>

<operation id="1053" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="64" op_0_bw="10">
<![CDATA[
:21  %tmp_96_cast = sext i10 %tmp_61 to i64

]]></node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="1054" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %S_addr_6 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_96_cast

]]></node>
<StgValue><ssdm name="S_addr_6"/></StgValue>
</operation>

<operation id="1055" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %U_addr_6 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_96_cast

]]></node>
<StgValue><ssdm name="U_addr_6"/></StgValue>
</operation>

<operation id="1056" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %V_addr_6 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_96_cast

]]></node>
<StgValue><ssdm name="V_addr_6"/></StgValue>
</operation>

<operation id="1057" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:37  store float %S_block_buffer_0_1_load, float* %S_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="3">
<![CDATA[
:39  %U_block_buffer_0_1_load = load float* %U_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="U_block_buffer_0_1_load"/></StgValue>
</operation>

<operation id="1059" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:40  store float %U_block_buffer_0_1_load, float* %U_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="3">
<![CDATA[
:42  %V_block_buffer_0_1_load = load float* %V_block_buffer_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="V_block_buffer_0_1_load"/></StgValue>
</operation>

<operation id="1061" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:43  store float %V_block_buffer_0_1_load, float* %V_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %S_block_buffer_1_0_addr_2 = getelementptr [8 x float]* %S_block_buffer_1_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="S_block_buffer_1_0_addr_2"/></StgValue>
</operation>

<operation id="1063" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="3">
<![CDATA[
:45  %S_block_buffer_1_0_load = load float* %S_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="S_block_buffer_1_0_load"/></StgValue>
</operation>

<operation id="1064" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %U_block_buffer_1_0_addr_1 = getelementptr [8 x float]* %U_block_buffer_1_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="U_block_buffer_1_0_addr_1"/></StgValue>
</operation>

<operation id="1065" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="3">
<![CDATA[
:48  %U_block_buffer_1_0_load = load float* %U_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="U_block_buffer_1_0_load"/></StgValue>
</operation>

<operation id="1066" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %V_block_buffer_1_0_addr_1 = getelementptr [8 x float]* %V_block_buffer_1_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="V_block_buffer_1_0_addr_1"/></StgValue>
</operation>

<operation id="1067" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="3">
<![CDATA[
:51  %V_block_buffer_1_0_load = load float* %V_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="V_block_buffer_1_0_load"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1068" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="64" op_0_bw="10">
<![CDATA[
:26  %tmp_99_cast = sext i10 %tmp_82 to i64

]]></node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="1069" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %S_addr_7 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_99_cast

]]></node>
<StgValue><ssdm name="S_addr_7"/></StgValue>
</operation>

<operation id="1070" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %U_addr_7 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_99_cast

]]></node>
<StgValue><ssdm name="U_addr_7"/></StgValue>
</operation>

<operation id="1071" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %V_addr_7 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_99_cast

]]></node>
<StgValue><ssdm name="V_addr_7"/></StgValue>
</operation>

<operation id="1072" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="3">
<![CDATA[
:45  %S_block_buffer_1_0_load = load float* %S_block_buffer_1_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="S_block_buffer_1_0_load"/></StgValue>
</operation>

<operation id="1073" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:46  store float %S_block_buffer_1_0_load, float* %S_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="3">
<![CDATA[
:48  %U_block_buffer_1_0_load = load float* %U_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="U_block_buffer_1_0_load"/></StgValue>
</operation>

<operation id="1075" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:49  store float %U_block_buffer_1_0_load, float* %U_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="3">
<![CDATA[
:51  %V_block_buffer_1_0_load = load float* %V_block_buffer_1_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="V_block_buffer_1_0_load"/></StgValue>
</operation>

<operation id="1077" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:52  store float %V_block_buffer_1_0_load, float* %V_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %S_block_buffer_1_1_addr_2 = getelementptr [8 x float]* %S_block_buffer_1_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="S_block_buffer_1_1_addr_2"/></StgValue>
</operation>

<operation id="1079" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="3">
<![CDATA[
:54  %S_block_buffer_1_1_load = load float* %S_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_block_buffer_1_1_load"/></StgValue>
</operation>

<operation id="1080" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %U_block_buffer_1_1_addr_1 = getelementptr [8 x float]* %U_block_buffer_1_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="U_block_buffer_1_1_addr_1"/></StgValue>
</operation>

<operation id="1081" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="3">
<![CDATA[
:57  %U_block_buffer_1_1_load = load float* %U_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="U_block_buffer_1_1_load"/></StgValue>
</operation>

<operation id="1082" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %V_block_buffer_1_1_addr_1 = getelementptr [8 x float]* %V_block_buffer_1_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="V_block_buffer_1_1_addr_1"/></StgValue>
</operation>

<operation id="1083" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="3">
<![CDATA[
:60  %V_block_buffer_1_1_load = load float* %V_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="V_block_buffer_1_1_load"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1084" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="64" op_0_bw="10">
<![CDATA[
:29  %tmp_100_cast = sext i10 %tmp_83 to i64

]]></node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="1085" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %S_addr_8 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_100_cast

]]></node>
<StgValue><ssdm name="S_addr_8"/></StgValue>
</operation>

<operation id="1086" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %U_addr_8 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_100_cast

]]></node>
<StgValue><ssdm name="U_addr_8"/></StgValue>
</operation>

<operation id="1087" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %V_addr_8 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_100_cast

]]></node>
<StgValue><ssdm name="V_addr_8"/></StgValue>
</operation>

<operation id="1088" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="3">
<![CDATA[
:54  %S_block_buffer_1_1_load = load float* %S_block_buffer_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_block_buffer_1_1_load"/></StgValue>
</operation>

<operation id="1089" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:55  store float %S_block_buffer_1_1_load, float* %S_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="3">
<![CDATA[
:57  %U_block_buffer_1_1_load = load float* %U_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="U_block_buffer_1_1_load"/></StgValue>
</operation>

<operation id="1091" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:58  store float %U_block_buffer_1_1_load, float* %U_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="3">
<![CDATA[
:60  %V_block_buffer_1_1_load = load float* %V_block_buffer_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="V_block_buffer_1_1_load"/></StgValue>
</operation>

<operation id="1093" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:61  store float %V_block_buffer_1_1_load, float* %V_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:62  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1095" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="0">
<![CDATA[
:63  br label %._crit_edge40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1096" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader30:0  %indvar_flatten8 = phi i8 [ %indvar_flatten_next9, %._crit_edge43 ], [ 0, %.preheader32 ]

]]></node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="1097" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader30:1  %proc6 = phi i4 [ %p_v, %._crit_edge43 ], [ 0, %.preheader32 ]

]]></node>
<StgValue><ssdm name="proc6"/></StgValue>
</operation>

<operation id="1098" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader30:4  %i7 = phi i5 [ %i_2, %._crit_edge43 ], [ 0, %.preheader32 ]

]]></node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="1099" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="64" op_0_bw="4">
<![CDATA[
.preheader30:5  %tmp_27 = zext i4 %proc6 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1100" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30:6  %diag_1_addr_8 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="diag_1_addr_8"/></StgValue>
</operation>

<operation id="1101" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="3">
<![CDATA[
.preheader30:7  %diag_1_load_5 = load i32* %diag_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_5"/></StgValue>
</operation>

<operation id="1102" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30:8  %diag_2_addr_8 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="diag_2_addr_8"/></StgValue>
</operation>

<operation id="1103" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="3">
<![CDATA[
.preheader30:9  %diag_2_load_5 = load i32* %diag_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_5"/></StgValue>
</operation>

<operation id="1104" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader30:13  %exitcond_flatten1 = icmp eq i8 %indvar_flatten8, -128

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="1105" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader30:14  %indvar_flatten_next9 = add i8 %indvar_flatten8, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="1106" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader31:0  %proc_6 = add i4 %proc6, 1

]]></node>
<StgValue><ssdm name="proc_6"/></StgValue>
</operation>

<operation id="1107" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader31:3  %exitcond6 = icmp eq i5 %i7, -16

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1108" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader31:4  %i7_mid2 = select i1 %exitcond6, i5 0, i5 %i7

]]></node>
<StgValue><ssdm name="i7_mid2"/></StgValue>
</operation>

<operation id="1109" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="64" op_0_bw="4">
<![CDATA[
.preheader31:5  %tmp_27_mid1 = zext i4 %proc_6 to i64

]]></node>
<StgValue><ssdm name="tmp_27_mid1"/></StgValue>
</operation>

<operation id="1110" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader31:6  %p_v = select i1 %exitcond6, i4 %proc_6, i4 %proc6

]]></node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="1111" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31:9  %diag_1_addr_9 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_27_mid1

]]></node>
<StgValue><ssdm name="diag_1_addr_9"/></StgValue>
</operation>

<operation id="1112" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="3">
<![CDATA[
.preheader31:10  %diag_1_load_6 = load i32* %diag_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_6"/></StgValue>
</operation>

<operation id="1113" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31:11  %diag_2_addr_9 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_27_mid1

]]></node>
<StgValue><ssdm name="diag_2_addr_9"/></StgValue>
</operation>

<operation id="1114" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="3">
<![CDATA[
.preheader31:12  %diag_2_load_6 = load i32* %diag_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_6"/></StgValue>
</operation>

<operation id="1115" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge43:0  %i_2 = add i5 %i7_mid2, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1116" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge43:1  br label %.preheader30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1117" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="3">
<![CDATA[
.preheader30:7  %diag_1_load_5 = load i32* %diag_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_5"/></StgValue>
</operation>

<operation id="1118" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="3">
<![CDATA[
.preheader30:9  %diag_2_load_5 = load i32* %diag_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_5"/></StgValue>
</operation>

<operation id="1119" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader30:10  %tmp_i11 = icmp sgt i32 %diag_1_load_5, %diag_2_load_5

]]></node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="1120" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader30:11  %top_left_7 = select i1 %tmp_i11, i32 %diag_2_load_5, i32 %diag_1_load_5

]]></node>
<StgValue><ssdm name="top_left_7"/></StgValue>
</operation>

<operation id="1121" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader30:12  %bottom_right_7 = select i1 %tmp_i11, i32 %diag_1_load_5, i32 %diag_2_load_5

]]></node>
<StgValue><ssdm name="bottom_right_7"/></StgValue>
</operation>

<operation id="1122" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="3">
<![CDATA[
.preheader31:10  %diag_1_load_6 = load i32* %diag_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_6"/></StgValue>
</operation>

<operation id="1123" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="3">
<![CDATA[
.preheader31:12  %diag_2_load_6 = load i32* %diag_2_addr_9, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_6"/></StgValue>
</operation>

<operation id="1124" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader31:13  %tmp_i11_mid1 = icmp sgt i32 %diag_1_load_6, %diag_2_load_6

]]></node>
<StgValue><ssdm name="tmp_i11_mid1"/></StgValue>
</operation>

<operation id="1125" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader31:14  %top_left_16_mid1 = select i1 %tmp_i11_mid1, i32 %diag_2_load_6, i32 %diag_1_load_6

]]></node>
<StgValue><ssdm name="top_left_16_mid1"/></StgValue>
</operation>

<operation id="1126" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader31:15  %top_left_16_mid2 = select i1 %exitcond6, i32 %top_left_16_mid1, i32 %top_left_7

]]></node>
<StgValue><ssdm name="top_left_16_mid2"/></StgValue>
</operation>

<operation id="1127" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader31:16  %bottom_right_25_mid1 = select i1 %tmp_i11_mid1, i32 %diag_1_load_6, i32 %diag_2_load_6

]]></node>
<StgValue><ssdm name="bottom_right_25_mid1"/></StgValue>
</operation>

<operation id="1128" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader31:17  %bottom_right_25_mid2 = select i1 %exitcond6, i32 %bottom_right_25_mid1, i32 %bottom_right_7

]]></node>
<StgValue><ssdm name="bottom_right_25_mid2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1129" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader30:2  %top_left_6 = phi i32 [ %idx2_idx1_i461_top_left_6, %._crit_edge43 ], [ %top_left_4, %.preheader32 ]

]]></node>
<StgValue><ssdm name="top_left_6"/></StgValue>
</operation>

<operation id="1130" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader30:3  %bottom_right_6 = phi i32 [ %bottom_right_write_assign_i, %._crit_edge43 ], [ %bottom_right_4, %.preheader32 ]

]]></node>
<StgValue><ssdm name="bottom_right_6"/></StgValue>
</operation>

<operation id="1131" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30:15  br i1 %exitcond_flatten1, label %.preheader28, label %.preheader31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader31:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_svd_rd_off_r_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader31:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1134" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader31:7  %tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_v, i4 0)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1135" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="9" op_0_bw="8">
<![CDATA[
.preheader31:8  %tmp_102_cast = zext i8 %tmp_62 to i9

]]></node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="1136" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="5">
<![CDATA[
.preheader31:18  %i7_cast = zext i5 %i7_mid2 to i32

]]></node>
<StgValue><ssdm name="i7_cast"/></StgValue>
</operation>

<operation id="1137" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader31:19  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader31:20  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1139" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader31:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader31:22  %tmp_33 = icmp eq i5 %i7_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1141" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader31:23  %idx2_idx1_i461_top_left_6 = select i1 %tmp_33, i32 %top_left_16_mid2, i32 %top_left_6

]]></node>
<StgValue><ssdm name="idx2_idx1_i461_top_left_6"/></StgValue>
</operation>

<operation id="1142" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader31:24  %bottom_right_write_assign_i = select i1 %tmp_33, i32 %bottom_right_25_mid2, i32 %bottom_right_6

]]></node>
<StgValue><ssdm name="bottom_right_write_assign_i"/></StgValue>
</operation>

<operation id="1143" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader31:25  %tmp_34 = icmp eq i32 %idx2_idx1_i461_top_left_6, 16

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1144" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader31:26  %tmp_37 = icmp eq i32 %bottom_right_write_assign_i, 16

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1145" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader31:27  %or_cond9 = or i1 %tmp_34, %tmp_37

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="1146" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:28  br i1 %or_cond9, label %._crit_edge43, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39 = icmp eq i32 %i7_cast, %bottom_right_write_assign_i

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1148" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_40 = icmp eq i32 %i7_cast, %idx2_idx1_i461_top_left_6

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1149" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = or i1 %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="1150" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond, label %._crit_edge45, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="10" op_0_bw="32">
<![CDATA[
:0  %tmp_87 = trunc i32 %idx2_idx1_i461_top_left_6 to i10

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1152" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="9" op_0_bw="5">
<![CDATA[
:1  %tmp_45_cast = zext i5 %i7_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="1153" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:2  %tmp_88 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i7_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1154" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="10" op_0_bw="9">
<![CDATA[
:3  %tmp_106_cast = zext i9 %tmp_88 to i10

]]></node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="1155" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_89 = add i10 %tmp_106_cast, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1156" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_107_cast = sext i10 %tmp_89 to i64

]]></node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="1157" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %S_addr_9 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_107_cast

]]></node>
<StgValue><ssdm name="S_addr_9"/></StgValue>
</operation>

<operation id="1158" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %U_addr_9 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_107_cast

]]></node>
<StgValue><ssdm name="U_addr_9"/></StgValue>
</operation>

<operation id="1159" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %V_addr_9 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_107_cast

]]></node>
<StgValue><ssdm name="V_addr_9"/></StgValue>
</operation>

<operation id="1160" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_90 = add i9 %tmp_102_cast, %tmp_45_cast

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1161" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="8">
<![CDATA[
:17  %S_load_4 = load float* %S_addr_9, align 4

]]></node>
<StgValue><ssdm name="S_load_4"/></StgValue>
</operation>

<operation id="1162" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="8">
<![CDATA[
:19  %U_load_4 = load float* %U_addr_9, align 4

]]></node>
<StgValue><ssdm name="U_load_4"/></StgValue>
</operation>

<operation id="1163" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="8">
<![CDATA[
:21  %V_load_4 = load float* %V_addr_9, align 4

]]></node>
<StgValue><ssdm name="V_load_4"/></StgValue>
</operation>

<operation id="1164" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="10" op_0_bw="32">
<![CDATA[
:23  %tmp_91 = trunc i32 %bottom_right_write_assign_i to i10

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1165" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %tmp_92 = add i10 %tmp_106_cast, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1166" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="64" op_0_bw="10">
<![CDATA[
:25  %tmp_109_cast = sext i10 %tmp_92 to i64

]]></node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="1167" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %S_addr_10 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_109_cast

]]></node>
<StgValue><ssdm name="S_addr_10"/></StgValue>
</operation>

<operation id="1168" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %U_addr_10 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_109_cast

]]></node>
<StgValue><ssdm name="U_addr_10"/></StgValue>
</operation>

<operation id="1169" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %V_addr_10 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_109_cast

]]></node>
<StgValue><ssdm name="V_addr_10"/></StgValue>
</operation>

<operation id="1170" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="8">
<![CDATA[
:29  %S_load_5 = load float* %S_addr_10, align 4

]]></node>
<StgValue><ssdm name="S_load_5"/></StgValue>
</operation>

<operation id="1171" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="8">
<![CDATA[
:31  %U_load_5 = load float* %U_addr_10, align 4

]]></node>
<StgValue><ssdm name="U_load_5"/></StgValue>
</operation>

<operation id="1172" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="8">
<![CDATA[
:33  %V_load_5 = load float* %V_addr_10, align 4

]]></node>
<StgValue><ssdm name="V_load_5"/></StgValue>
</operation>

<operation id="1173" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge45:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1811, i32 %tmp_32)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1174" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge45:1  br label %._crit_edge43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1175" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_108_cast = zext i9 %tmp_90 to i64

]]></node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="1176" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %V_c_buffer_1_addr = getelementptr [128 x float]* %V_c_buffer_1, i64 0, i64 %tmp_108_cast

]]></node>
<StgValue><ssdm name="V_c_buffer_1_addr"/></StgValue>
</operation>

<operation id="1177" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %V_c_buffer_0_addr = getelementptr [128 x float]* %V_c_buffer_0, i64 0, i64 %tmp_108_cast

]]></node>
<StgValue><ssdm name="V_c_buffer_0_addr"/></StgValue>
</operation>

<operation id="1178" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %U_c_buffer_1_addr = getelementptr [128 x float]* %U_c_buffer_1, i64 0, i64 %tmp_108_cast

]]></node>
<StgValue><ssdm name="U_c_buffer_1_addr"/></StgValue>
</operation>

<operation id="1179" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %S_c_buffer_0_addr = getelementptr [128 x float]* %S_c_buffer_0, i64 0, i64 %tmp_108_cast

]]></node>
<StgValue><ssdm name="S_c_buffer_0_addr"/></StgValue>
</operation>

<operation id="1180" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %S_c_buffer_1_addr = getelementptr [128 x float]* %S_c_buffer_1, i64 0, i64 %tmp_108_cast

]]></node>
<StgValue><ssdm name="S_c_buffer_1_addr"/></StgValue>
</operation>

<operation id="1181" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %U_c_buffer_0_addr = getelementptr [128 x float]* %U_c_buffer_0, i64 0, i64 %tmp_108_cast

]]></node>
<StgValue><ssdm name="U_c_buffer_0_addr"/></StgValue>
</operation>

<operation id="1182" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="8">
<![CDATA[
:17  %S_load_4 = load float* %S_addr_9, align 4

]]></node>
<StgValue><ssdm name="S_load_4"/></StgValue>
</operation>

<operation id="1183" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:18  store float %S_load_4, float* %S_c_buffer_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="8">
<![CDATA[
:19  %U_load_4 = load float* %U_addr_9, align 4

]]></node>
<StgValue><ssdm name="U_load_4"/></StgValue>
</operation>

<operation id="1185" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:20  store float %U_load_4, float* %U_c_buffer_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="8">
<![CDATA[
:21  %V_load_4 = load float* %V_addr_9, align 4

]]></node>
<StgValue><ssdm name="V_load_4"/></StgValue>
</operation>

<operation id="1187" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:22  store float %V_load_4, float* %V_c_buffer_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="8">
<![CDATA[
:29  %S_load_5 = load float* %S_addr_10, align 4

]]></node>
<StgValue><ssdm name="S_load_5"/></StgValue>
</operation>

<operation id="1189" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:30  store float %S_load_5, float* %S_c_buffer_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="8">
<![CDATA[
:31  %U_load_5 = load float* %U_addr_10, align 4

]]></node>
<StgValue><ssdm name="U_load_5"/></StgValue>
</operation>

<operation id="1191" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:32  store float %U_load_5, float* %U_c_buffer_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="8">
<![CDATA[
:33  %V_load_5 = load float* %V_addr_10, align 4

]]></node>
<StgValue><ssdm name="V_load_5"/></StgValue>
</operation>

<operation id="1193" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:34  store float %V_load_5, float* %V_c_buffer_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %._crit_edge45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1195" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader28:0  %indvar_flatten1 = phi i8 [ %indvar_flatten_next1, %._crit_edge48 ], [ 0, %.preheader30 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="1196" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader28:1  %proc8 = phi i4 [ %p_v1, %._crit_edge48 ], [ 0, %.preheader30 ]

]]></node>
<StgValue><ssdm name="proc8"/></StgValue>
</operation>

<operation id="1197" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader28:4  %off_row = phi i5 [ %off_row_1, %._crit_edge48 ], [ 0, %.preheader30 ]

]]></node>
<StgValue><ssdm name="off_row"/></StgValue>
</operation>

<operation id="1198" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="64" op_0_bw="4">
<![CDATA[
.preheader28:5  %tmp_31 = zext i4 %proc8 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1199" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader28:6  %diag_1_addr_10 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="diag_1_addr_10"/></StgValue>
</operation>

<operation id="1200" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="3">
<![CDATA[
.preheader28:7  %diag_1_load_7 = load i32* %diag_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_7"/></StgValue>
</operation>

<operation id="1201" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader28:8  %diag_2_addr_10 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="diag_2_addr_10"/></StgValue>
</operation>

<operation id="1202" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="3">
<![CDATA[
.preheader28:9  %diag_2_load_7 = load i32* %diag_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_7"/></StgValue>
</operation>

<operation id="1203" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader28:13  %exitcond_flatten2 = icmp eq i8 %indvar_flatten1, -128

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="1204" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader28:14  %indvar_flatten_next1 = add i8 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="1205" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader29:0  %proc_8 = add i4 %proc8, 1

]]></node>
<StgValue><ssdm name="proc_8"/></StgValue>
</operation>

<operation id="1206" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:3  %exitcond8 = icmp eq i5 %off_row, -16

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="1207" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader29:4  %off_row_mid2 = select i1 %exitcond8, i5 0, i5 %off_row

]]></node>
<StgValue><ssdm name="off_row_mid2"/></StgValue>
</operation>

<operation id="1208" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="64" op_0_bw="4">
<![CDATA[
.preheader29:5  %tmp_31_mid1 = zext i4 %proc_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_mid1"/></StgValue>
</operation>

<operation id="1209" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader29:6  %p_v1 = select i1 %exitcond8, i4 %proc_8, i4 %proc8

]]></node>
<StgValue><ssdm name="p_v1"/></StgValue>
</operation>

<operation id="1210" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:9  %diag_1_addr_11 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_31_mid1

]]></node>
<StgValue><ssdm name="diag_1_addr_11"/></StgValue>
</operation>

<operation id="1211" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:10  %diag_1_load_8 = load i32* %diag_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_8"/></StgValue>
</operation>

<operation id="1212" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:11  %diag_2_addr_11 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_31_mid1

]]></node>
<StgValue><ssdm name="diag_2_addr_11"/></StgValue>
</operation>

<operation id="1213" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:12  %diag_2_load_8 = load i32* %diag_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_8"/></StgValue>
</operation>

<operation id="1214" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge48:0  %off_row_1 = add i5 %off_row_mid2, 1

]]></node>
<StgValue><ssdm name="off_row_1"/></StgValue>
</operation>

<operation id="1215" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge48:1  br label %.preheader28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1216" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="3">
<![CDATA[
.preheader28:7  %diag_1_load_7 = load i32* %diag_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_7"/></StgValue>
</operation>

<operation id="1217" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="3">
<![CDATA[
.preheader28:9  %diag_2_load_7 = load i32* %diag_2_addr_10, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_7"/></StgValue>
</operation>

<operation id="1218" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader28:10  %tmp_i12 = icmp sgt i32 %diag_1_load_7, %diag_2_load_7

]]></node>
<StgValue><ssdm name="tmp_i12"/></StgValue>
</operation>

<operation id="1219" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader28:11  %top_left_10 = select i1 %tmp_i12, i32 %diag_2_load_7, i32 %diag_1_load_7

]]></node>
<StgValue><ssdm name="top_left_10"/></StgValue>
</operation>

<operation id="1220" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader28:12  %bottom_right_10 = select i1 %tmp_i12, i32 %diag_1_load_7, i32 %diag_2_load_7

]]></node>
<StgValue><ssdm name="bottom_right_10"/></StgValue>
</operation>

<operation id="1221" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:10  %diag_1_load_8 = load i32* %diag_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_8"/></StgValue>
</operation>

<operation id="1222" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:12  %diag_2_load_8 = load i32* %diag_2_addr_11, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_8"/></StgValue>
</operation>

<operation id="1223" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader29:30  %tmp_i12_mid1 = icmp sgt i32 %diag_1_load_8, %diag_2_load_8

]]></node>
<StgValue><ssdm name="tmp_i12_mid1"/></StgValue>
</operation>

<operation id="1224" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader29:31  %top_left_19_mid1 = select i1 %tmp_i12_mid1, i32 %diag_2_load_8, i32 %diag_1_load_8

]]></node>
<StgValue><ssdm name="top_left_19_mid1"/></StgValue>
</operation>

<operation id="1225" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader29:32  %top_left_19_mid2 = select i1 %exitcond8, i32 %top_left_19_mid1, i32 %top_left_10

]]></node>
<StgValue><ssdm name="top_left_19_mid2"/></StgValue>
</operation>

<operation id="1226" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader29:33  %bottom_right_26_mid1 = select i1 %tmp_i12_mid1, i32 %diag_1_load_8, i32 %diag_2_load_8

]]></node>
<StgValue><ssdm name="bottom_right_26_mid1"/></StgValue>
</operation>

<operation id="1227" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader29:34  %bottom_right_26_mid2 = select i1 %exitcond8, i32 %bottom_right_26_mid1, i32 %bottom_right_10

]]></node>
<StgValue><ssdm name="bottom_right_26_mid2"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1228" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader28:2  %top_left_9 = phi i32 [ %idx2_idx1_i466_top_left_9, %._crit_edge48 ], [ %top_left_6, %.preheader30 ]

]]></node>
<StgValue><ssdm name="top_left_9"/></StgValue>
</operation>

<operation id="1229" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader28:3  %bottom_right_9 = phi i32 [ %bottom_right_write_assign_i1, %._crit_edge48 ], [ %bottom_right_6, %.preheader30 ]

]]></node>
<StgValue><ssdm name="bottom_right_9"/></StgValue>
</operation>

<operation id="1230" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:15  br i1 %exitcond_flatten2, label %.preheader26, label %.preheader29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader29:7  %tmp_84 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_v1, i4 0)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1232" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="9" op_0_bw="8">
<![CDATA[
.preheader29:8  %tmp_104_cast = zext i8 %tmp_84 to i9

]]></node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="1233" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="64" op_0_bw="4">
<![CDATA[
.preheader29:13  %vw_new_mid2_cast = zext i4 %p_v1 to i64

]]></node>
<StgValue><ssdm name="vw_new_mid2_cast"/></StgValue>
</operation>

<operation id="1234" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:14  %K2x2_0_0_addr_1 = getelementptr [8 x float]* %K2x2_0_0, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="K2x2_0_0_addr_1"/></StgValue>
</operation>

<operation id="1235" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:15  %K2x2_0_0_load = load float* %K2x2_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_0_0_load"/></StgValue>
</operation>

<operation id="1236" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:16  %K2x2_0_1_addr_1 = getelementptr [8 x float]* %K2x2_0_1, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="K2x2_0_1_addr_1"/></StgValue>
</operation>

<operation id="1237" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:17  %K2x2_0_1_load = load float* %K2x2_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_0_1_load"/></StgValue>
</operation>

<operation id="1238" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:18  %K2x2_1_0_addr_1 = getelementptr [8 x float]* %K2x2_1_0, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="K2x2_1_0_addr_1"/></StgValue>
</operation>

<operation id="1239" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:19  %K2x2_1_0_load = load float* %K2x2_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_1_0_load"/></StgValue>
</operation>

<operation id="1240" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:20  %K2x2_1_1_addr_1 = getelementptr [8 x float]* %K2x2_1_1, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="K2x2_1_1_addr_1"/></StgValue>
</operation>

<operation id="1241" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:21  %K2x2_1_1_load = load float* %K2x2_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_1_1_load"/></StgValue>
</operation>

<operation id="1242" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:22  %J2x2_0_0_addr_1 = getelementptr [8 x float]* %J2x2_0_0, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_0_0_addr_1"/></StgValue>
</operation>

<operation id="1243" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:23  %J2x2_0_0_load = load float* %J2x2_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_0_load"/></StgValue>
</operation>

<operation id="1244" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:24  %J2x2_0_1_addr_1 = getelementptr [8 x float]* %J2x2_0_1, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_0_1_addr_1"/></StgValue>
</operation>

<operation id="1245" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:25  %J2x2_0_1_load = load float* %J2x2_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_1_load"/></StgValue>
</operation>

<operation id="1246" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:26  %J2x2_1_0_addr_1 = getelementptr [8 x float]* %J2x2_1_0, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_1_0_addr_1"/></StgValue>
</operation>

<operation id="1247" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:27  %J2x2_1_0_load = load float* %J2x2_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_0_load"/></StgValue>
</operation>

<operation id="1248" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:28  %J2x2_1_1_addr_1 = getelementptr [8 x float]* %J2x2_1_1, i64 0, i64 %vw_new_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_1_1_addr_1"/></StgValue>
</operation>

<operation id="1249" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:29  %J2x2_1_1_load = load float* %J2x2_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_1_load"/></StgValue>
</operation>

<operation id="1250" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="5">
<![CDATA[
.preheader29:35  %off_row_cast9 = zext i5 %off_row_mid2 to i32

]]></node>
<StgValue><ssdm name="off_row_cast9"/></StgValue>
</operation>

<operation id="1251" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader29:37  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1812)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1252" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:39  %tmp_36 = icmp eq i5 %off_row_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1253" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader29:40  %idx2_idx1_i466_top_left_9 = select i1 %tmp_36, i32 %top_left_19_mid2, i32 %top_left_9

]]></node>
<StgValue><ssdm name="idx2_idx1_i466_top_left_9"/></StgValue>
</operation>

<operation id="1254" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader29:41  %bottom_right_write_assign_i1 = select i1 %tmp_36, i32 %bottom_right_26_mid2, i32 %bottom_right_9

]]></node>
<StgValue><ssdm name="bottom_right_write_assign_i1"/></StgValue>
</operation>

<operation id="1255" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader29:42  %tmp_38 = icmp eq i32 %idx2_idx1_i466_top_left_9, 16

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1256" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader29:43  %tmp_43 = icmp eq i32 %bottom_right_write_assign_i1, 16

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1257" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader29:44  %or_cond10 = or i1 %tmp_38, %tmp_43

]]></node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="1258" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:45  br i1 %or_cond10, label %._crit_edge48, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_48 = icmp eq i32 %off_row_cast9, %bottom_right_write_assign_i1

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1260" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_49 = icmp eq i32 %off_row_cast9, %idx2_idx1_i466_top_left_9

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1261" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond1 = or i1 %tmp_48, %tmp_49

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="1262" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond1, label %._crit_edge50, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="9" op_0_bw="5">
<![CDATA[
:0  %tmp_53_cast = zext i5 %off_row_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="1264" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_94 = add i9 %tmp_104_cast, %tmp_53_cast

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1265" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_112_cast = zext i9 %tmp_94 to i64

]]></node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="1266" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %V_c_buffer_1_addr_1 = getelementptr [128 x float]* %V_c_buffer_1, i64 0, i64 %tmp_112_cast

]]></node>
<StgValue><ssdm name="V_c_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="1267" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %V_c_buffer_0_addr_1 = getelementptr [128 x float]* %V_c_buffer_0, i64 0, i64 %tmp_112_cast

]]></node>
<StgValue><ssdm name="V_c_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="1268" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_c_buffer_1_addr_1 = getelementptr [128 x float]* %U_c_buffer_1, i64 0, i64 %tmp_112_cast

]]></node>
<StgValue><ssdm name="U_c_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="1269" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %S_c_buffer_0_addr_1 = getelementptr [128 x float]* %S_c_buffer_0, i64 0, i64 %tmp_112_cast

]]></node>
<StgValue><ssdm name="S_c_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="1270" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %S_c_buffer_1_addr_1 = getelementptr [128 x float]* %S_c_buffer_1, i64 0, i64 %tmp_112_cast

]]></node>
<StgValue><ssdm name="S_c_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="1271" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %U_c_buffer_0_addr_1 = getelementptr [128 x float]* %U_c_buffer_0, i64 0, i64 %tmp_112_cast

]]></node>
<StgValue><ssdm name="U_c_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="1272" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="7">
<![CDATA[
:9  %w_in_1 = load float* %S_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="w_in_1"/></StgValue>
</operation>

<operation id="1273" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="7">
<![CDATA[
:10  %vw_in_1 = load float* %V_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="vw_in_1"/></StgValue>
</operation>

<operation id="1274" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="7">
<![CDATA[
:11  %uw_in_1 = load float* %U_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="uw_in_1"/></StgValue>
</operation>

<operation id="1275" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="7">
<![CDATA[
:12  %x_in_1 = load float* %S_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in_1"/></StgValue>
</operation>

<operation id="1276" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="7">
<![CDATA[
:13  %vx_in_1 = load float* %V_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="vx_in_1"/></StgValue>
</operation>

<operation id="1277" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="7">
<![CDATA[
:14  %ux_in_1 = load float* %U_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="ux_in_1"/></StgValue>
</operation>

<operation id="1278" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge50:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1812, i32 %tmp_76)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1279" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge50:1  br label %._crit_edge48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1280" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_r_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader29:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1282" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:15  %K2x2_0_0_load = load float* %K2x2_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_0_0_load"/></StgValue>
</operation>

<operation id="1283" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:17  %K2x2_0_1_load = load float* %K2x2_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_0_1_load"/></StgValue>
</operation>

<operation id="1284" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:19  %K2x2_1_0_load = load float* %K2x2_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_1_0_load"/></StgValue>
</operation>

<operation id="1285" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:21  %K2x2_1_1_load = load float* %K2x2_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="K2x2_1_1_load"/></StgValue>
</operation>

<operation id="1286" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:23  %J2x2_0_0_load = load float* %J2x2_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_0_load"/></StgValue>
</operation>

<operation id="1287" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:25  %J2x2_0_1_load = load float* %J2x2_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_1_load"/></StgValue>
</operation>

<operation id="1288" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:27  %J2x2_1_0_load = load float* %J2x2_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_0_load"/></StgValue>
</operation>

<operation id="1289" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="3">
<![CDATA[
.preheader29:29  %J2x2_1_1_load = load float* %J2x2_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_1_load"/></StgValue>
</operation>

<operation id="1290" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:36  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader29:38  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="7">
<![CDATA[
:9  %w_in_1 = load float* %S_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="w_in_1"/></StgValue>
</operation>

<operation id="1293" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="7">
<![CDATA[
:10  %vw_in_1 = load float* %V_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="vw_in_1"/></StgValue>
</operation>

<operation id="1294" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="7">
<![CDATA[
:11  %uw_in_1 = load float* %U_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="uw_in_1"/></StgValue>
</operation>

<operation id="1295" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="7">
<![CDATA[
:12  %x_in_1 = load float* %S_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="x_in_1"/></StgValue>
</operation>

<operation id="1296" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="7">
<![CDATA[
:13  %vx_in_1 = load float* %V_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="vx_in_1"/></StgValue>
</operation>

<operation id="1297" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="7">
<![CDATA[
:14  %ux_in_1 = load float* %U_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="ux_in_1"/></StgValue>
</operation>

<operation id="1298" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i15 = fmul float %w_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="1299" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i10 = fmul float %x_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="1300" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i16 = fmul float %w_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i16"/></StgValue>
</operation>

<operation id="1301" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i11 = fmul float %x_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="1302" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i17 = fmul float %vw_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i17"/></StgValue>
</operation>

<operation id="1303" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3_i12 = fmul float %vx_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="1304" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_i18 = fmul float %vw_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i18"/></StgValue>
</operation>

<operation id="1305" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_3_i13 = fmul float %vx_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>

<operation id="1306" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i19 = fmul float %uw_in_1, %J2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i19"/></StgValue>
</operation>

<operation id="1307" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_3_i14 = fmul float %ux_in_1, %J2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i14"/></StgValue>
</operation>

<operation id="1308" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i20 = fmul float %uw_in_1, %J2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i20"/></StgValue>
</operation>

<operation id="1309" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i15 = fmul float %ux_in_1, %J2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i15"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1310" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i15 = fmul float %w_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="1311" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i10 = fmul float %x_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="1312" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i16 = fmul float %w_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i16"/></StgValue>
</operation>

<operation id="1313" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i11 = fmul float %x_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="1314" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i17 = fmul float %vw_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i17"/></StgValue>
</operation>

<operation id="1315" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3_i12 = fmul float %vx_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="1316" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_i18 = fmul float %vw_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i18"/></StgValue>
</operation>

<operation id="1317" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_3_i13 = fmul float %vx_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>

<operation id="1318" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i19 = fmul float %uw_in_1, %J2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i19"/></StgValue>
</operation>

<operation id="1319" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_3_i14 = fmul float %ux_in_1, %J2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i14"/></StgValue>
</operation>

<operation id="1320" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i20 = fmul float %uw_in_1, %J2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i20"/></StgValue>
</operation>

<operation id="1321" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i15 = fmul float %ux_in_1, %J2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i15"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1322" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i15 = fmul float %w_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="1323" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i10 = fmul float %x_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="1324" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i16 = fmul float %w_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i16"/></StgValue>
</operation>

<operation id="1325" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i11 = fmul float %x_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="1326" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i17 = fmul float %vw_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i17"/></StgValue>
</operation>

<operation id="1327" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3_i12 = fmul float %vx_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="1328" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_i18 = fmul float %vw_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i18"/></StgValue>
</operation>

<operation id="1329" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_3_i13 = fmul float %vx_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>

<operation id="1330" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i19 = fmul float %uw_in_1, %J2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i19"/></StgValue>
</operation>

<operation id="1331" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_3_i14 = fmul float %ux_in_1, %J2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i14"/></StgValue>
</operation>

<operation id="1332" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i20 = fmul float %uw_in_1, %J2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i20"/></StgValue>
</operation>

<operation id="1333" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i15 = fmul float %ux_in_1, %J2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i15"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1334" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i15 = fmul float %w_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="1335" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i10 = fmul float %x_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="1336" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i16 = fmul float %w_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i16"/></StgValue>
</operation>

<operation id="1337" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i11 = fmul float %x_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="1338" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i17 = fmul float %vw_in_1, %K2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i17"/></StgValue>
</operation>

<operation id="1339" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3_i12 = fmul float %vx_in_1, %K2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="1340" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_i18 = fmul float %vw_in_1, %K2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i18"/></StgValue>
</operation>

<operation id="1341" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_3_i13 = fmul float %vx_in_1, %K2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>

<operation id="1342" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i19 = fmul float %uw_in_1, %J2x2_0_0_load

]]></node>
<StgValue><ssdm name="tmp_i19"/></StgValue>
</operation>

<operation id="1343" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_3_i14 = fmul float %ux_in_1, %J2x2_1_0_load

]]></node>
<StgValue><ssdm name="tmp_3_i14"/></StgValue>
</operation>

<operation id="1344" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_i20 = fmul float %uw_in_1, %J2x2_0_1_load

]]></node>
<StgValue><ssdm name="tmp_i20"/></StgValue>
</operation>

<operation id="1345" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_i15 = fmul float %ux_in_1, %J2x2_1_1_load

]]></node>
<StgValue><ssdm name="tmp_3_i15"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1346" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_out_3 = fadd float %tmp_i15, %tmp_3_i10

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>

<operation id="1347" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %x_out = fadd float %tmp_i16, %tmp_3_i11

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="1348" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %vw_out_1 = fadd float %tmp_i17, %tmp_3_i12

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="1349" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %vx_out_1 = fadd float %tmp_i18, %tmp_3_i13

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="1350" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %uw_out_1 = fadd float %tmp_i19, %tmp_3_i14

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="1351" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %ux_out_1 = fadd float %tmp_i20, %tmp_3_i15

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1352" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_out_3 = fadd float %tmp_i15, %tmp_3_i10

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>

<operation id="1353" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %x_out = fadd float %tmp_i16, %tmp_3_i11

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="1354" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %vw_out_1 = fadd float %tmp_i17, %tmp_3_i12

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="1355" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %vx_out_1 = fadd float %tmp_i18, %tmp_3_i13

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="1356" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %uw_out_1 = fadd float %tmp_i19, %tmp_3_i14

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="1357" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %ux_out_1 = fadd float %tmp_i20, %tmp_3_i15

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1358" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_out_3 = fadd float %tmp_i15, %tmp_3_i10

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>

<operation id="1359" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %x_out = fadd float %tmp_i16, %tmp_3_i11

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="1360" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %vw_out_1 = fadd float %tmp_i17, %tmp_3_i12

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="1361" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %vx_out_1 = fadd float %tmp_i18, %tmp_3_i13

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="1362" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %uw_out_1 = fadd float %tmp_i19, %tmp_3_i14

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="1363" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %ux_out_1 = fadd float %tmp_i20, %tmp_3_i15

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1364" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_out_3 = fadd float %tmp_i15, %tmp_3_i10

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>

<operation id="1365" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %x_out = fadd float %tmp_i16, %tmp_3_i11

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="1366" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %vw_out_1 = fadd float %tmp_i17, %tmp_3_i12

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="1367" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %vx_out_1 = fadd float %tmp_i18, %tmp_3_i13

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="1368" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %uw_out_1 = fadd float %tmp_i19, %tmp_3_i14

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="1369" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %ux_out_1 = fadd float %tmp_i20, %tmp_3_i15

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1370" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_out_3 = fadd float %tmp_i15, %tmp_3_i10

]]></node>
<StgValue><ssdm name="w_out_3"/></StgValue>
</operation>

<operation id="1371" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %x_out = fadd float %tmp_i16, %tmp_3_i11

]]></node>
<StgValue><ssdm name="x_out"/></StgValue>
</operation>

<operation id="1372" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %vw_out_1 = fadd float %tmp_i17, %tmp_3_i12

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="1373" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %vx_out_1 = fadd float %tmp_i18, %tmp_3_i13

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="1374" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %uw_out_1 = fadd float %tmp_i19, %tmp_3_i14

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="1375" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %ux_out_1 = fadd float %tmp_i20, %tmp_3_i15

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1376" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:33  store float %w_out_3, float* %S_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:34  store float %x_out, float* %S_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:35  store float %vw_out_1, float* %V_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:36  store float %vx_out_1, float* %V_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:37  store float %uw_out_1, float* %U_c_buffer_0_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:38  store float %ux_out_1, float* %U_c_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %._crit_edge50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1383" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader26:0  %indvar_flatten2 = phi i8 [ %indvar_flatten_next2, %._crit_edge53 ], [ 0, %.preheader28 ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1384" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader26:1  %proc9 = phi i4 [ %p_v2, %._crit_edge53 ], [ 0, %.preheader28 ]

]]></node>
<StgValue><ssdm name="proc9"/></StgValue>
</operation>

<operation id="1385" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader26:4  %i2 = phi i5 [ %i_3, %._crit_edge53 ], [ 0, %.preheader28 ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="1386" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="64" op_0_bw="4">
<![CDATA[
.preheader26:5  %tmp_35 = zext i4 %proc9 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1387" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:6  %diag_1_addr_12 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="diag_1_addr_12"/></StgValue>
</operation>

<operation id="1388" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="3">
<![CDATA[
.preheader26:7  %diag_1_load_9 = load i32* %diag_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_9"/></StgValue>
</operation>

<operation id="1389" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader26:8  %diag_2_addr_12 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="diag_2_addr_12"/></StgValue>
</operation>

<operation id="1390" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="3">
<![CDATA[
.preheader26:9  %diag_2_load_9 = load i32* %diag_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_9"/></StgValue>
</operation>

<operation id="1391" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader26:13  %exitcond_flatten3 = icmp eq i8 %indvar_flatten2, -128

]]></node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="1392" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader26:14  %indvar_flatten_next2 = add i8 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="1393" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27:0  %proc_9 = add i4 %proc9, 1

]]></node>
<StgValue><ssdm name="proc_9"/></StgValue>
</operation>

<operation id="1394" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader27:3  %exitcond10 = icmp eq i5 %i2, -16

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="1395" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader27:4  %i2_mid2 = select i1 %exitcond10, i5 0, i5 %i2

]]></node>
<StgValue><ssdm name="i2_mid2"/></StgValue>
</operation>

<operation id="1396" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="64" op_0_bw="4">
<![CDATA[
.preheader27:5  %tmp_35_mid1 = zext i4 %proc_9 to i64

]]></node>
<StgValue><ssdm name="tmp_35_mid1"/></StgValue>
</operation>

<operation id="1397" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader27:6  %p_v2 = select i1 %exitcond10, i4 %proc_9, i4 %proc9

]]></node>
<StgValue><ssdm name="p_v2"/></StgValue>
</operation>

<operation id="1398" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:9  %diag_1_addr_13 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_35_mid1

]]></node>
<StgValue><ssdm name="diag_1_addr_13"/></StgValue>
</operation>

<operation id="1399" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="3">
<![CDATA[
.preheader27:10  %diag_1_load_10 = load i32* %diag_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_10"/></StgValue>
</operation>

<operation id="1400" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27:11  %diag_2_addr_13 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_35_mid1

]]></node>
<StgValue><ssdm name="diag_2_addr_13"/></StgValue>
</operation>

<operation id="1401" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="3">
<![CDATA[
.preheader27:12  %diag_2_load_10 = load i32* %diag_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_10"/></StgValue>
</operation>

<operation id="1402" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge53:0  %i_3 = add i5 %i2_mid2, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1403" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge53:1  br label %.preheader26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1404" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="3">
<![CDATA[
.preheader26:7  %diag_1_load_9 = load i32* %diag_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_9"/></StgValue>
</operation>

<operation id="1405" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="3">
<![CDATA[
.preheader26:9  %diag_2_load_9 = load i32* %diag_2_addr_12, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_9"/></StgValue>
</operation>

<operation id="1406" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader26:10  %tmp_i13 = icmp sgt i32 %diag_1_load_9, %diag_2_load_9

]]></node>
<StgValue><ssdm name="tmp_i13"/></StgValue>
</operation>

<operation id="1407" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader26:11  %top_left_11 = select i1 %tmp_i13, i32 %diag_2_load_9, i32 %diag_1_load_9

]]></node>
<StgValue><ssdm name="top_left_11"/></StgValue>
</operation>

<operation id="1408" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1071">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader26:12  %bottom_right_11 = select i1 %tmp_i13, i32 %diag_1_load_9, i32 %diag_2_load_9

]]></node>
<StgValue><ssdm name="bottom_right_11"/></StgValue>
</operation>

<operation id="1409" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="3">
<![CDATA[
.preheader27:10  %diag_1_load_10 = load i32* %diag_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_10"/></StgValue>
</operation>

<operation id="1410" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="3">
<![CDATA[
.preheader27:12  %diag_2_load_10 = load i32* %diag_2_addr_13, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_10"/></StgValue>
</operation>

<operation id="1411" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader27:13  %tmp_i13_mid1 = icmp sgt i32 %diag_1_load_10, %diag_2_load_10

]]></node>
<StgValue><ssdm name="tmp_i13_mid1"/></StgValue>
</operation>

<operation id="1412" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader27:14  %top_left_21_mid1 = select i1 %tmp_i13_mid1, i32 %diag_2_load_10, i32 %diag_1_load_10

]]></node>
<StgValue><ssdm name="top_left_21_mid1"/></StgValue>
</operation>

<operation id="1413" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader27:15  %top_left_21_mid2 = select i1 %exitcond10, i32 %top_left_21_mid1, i32 %top_left_11

]]></node>
<StgValue><ssdm name="top_left_21_mid2"/></StgValue>
</operation>

<operation id="1414" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader27:16  %bottom_right_27_mid1 = select i1 %tmp_i13_mid1, i32 %diag_1_load_10, i32 %diag_2_load_10

]]></node>
<StgValue><ssdm name="bottom_right_27_mid1"/></StgValue>
</operation>

<operation id="1415" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader27:17  %bottom_right_27_mid2 = select i1 %exitcond10, i32 %bottom_right_27_mid1, i32 %bottom_right_11

]]></node>
<StgValue><ssdm name="bottom_right_27_mid2"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1416" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader26:2  %top_left_s = phi i32 [ %idx2_idx1_i489_top_left_s, %._crit_edge53 ], [ %top_left_9, %.preheader28 ]

]]></node>
<StgValue><ssdm name="top_left_s"/></StgValue>
</operation>

<operation id="1417" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader26:3  %bottom_right_s = phi i32 [ %bottom_right_write_assign_i2, %._crit_edge53 ], [ %bottom_right_9, %.preheader28 ]

]]></node>
<StgValue><ssdm name="bottom_right_s"/></StgValue>
</operation>

<operation id="1418" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:15  br i1 %exitcond_flatten3, label %.preheader24, label %.preheader27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1419" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader27:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_svd_wb_off_r_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1421" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader27:7  %tmp_86 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_v2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1422" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="9" op_0_bw="8">
<![CDATA[
.preheader27:8  %tmp_111_cast = zext i8 %tmp_86 to i9

]]></node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="1423" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="5">
<![CDATA[
.preheader27:18  %i2_cast7 = zext i5 %i2_mid2 to i32

]]></node>
<StgValue><ssdm name="i2_cast7"/></StgValue>
</operation>

<operation id="1424" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader27:19  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1813) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader27:20  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1813)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1426" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader27:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader27:22  %tmp_42 = icmp eq i5 %i2_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1428" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader27:23  %idx2_idx1_i489_top_left_s = select i1 %tmp_42, i32 %top_left_21_mid2, i32 %top_left_s

]]></node>
<StgValue><ssdm name="idx2_idx1_i489_top_left_s"/></StgValue>
</operation>

<operation id="1429" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader27:24  %bottom_right_write_assign_i2 = select i1 %tmp_42, i32 %bottom_right_27_mid2, i32 %bottom_right_s

]]></node>
<StgValue><ssdm name="bottom_right_write_assign_i2"/></StgValue>
</operation>

<operation id="1430" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader27:25  %tmp_47 = icmp eq i32 %idx2_idx1_i489_top_left_s, 16

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1431" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader27:26  %tmp_52 = icmp eq i32 %bottom_right_write_assign_i2, 16

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1432" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader27:27  %or_cond11 = or i1 %tmp_47, %tmp_52

]]></node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="1433" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:28  br i1 %or_cond11, label %._crit_edge53, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = icmp eq i32 %i2_cast7, %bottom_right_write_assign_i2

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1435" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_56 = icmp eq i32 %i2_cast7, %idx2_idx1_i489_top_left_s

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1436" st_id="182" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond2 = or i1 %tmp_55, %tmp_56

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="1437" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond2, label %._crit_edge55, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="9" op_0_bw="5">
<![CDATA[
:0  %tmp_60_cast = zext i5 %i2_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="1439" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:1  %tmp_96 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i2_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1440" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="10" op_0_bw="9">
<![CDATA[
:2  %tmp_116_cast = zext i9 %tmp_96 to i10

]]></node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="1441" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_97 = add i9 %tmp_111_cast, %tmp_60_cast

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1442" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_117_cast = zext i9 %tmp_97 to i64

]]></node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="1443" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %V_c_buffer_0_addr_2 = getelementptr [128 x float]* %V_c_buffer_0, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="V_c_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="1444" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %S_c_buffer_0_addr_2 = getelementptr [128 x float]* %S_c_buffer_0, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="S_c_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="1445" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %U_c_buffer_0_addr_2 = getelementptr [128 x float]* %U_c_buffer_0, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="U_c_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="1446" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="7">
<![CDATA[
:11  %S_c_buffer_0_load = load float* %S_c_buffer_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="S_c_buffer_0_load"/></StgValue>
</operation>

<operation id="1447" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="10" op_0_bw="32">
<![CDATA[
:12  %tmp_98 = trunc i32 %idx2_idx1_i489_top_left_s to i10

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1448" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %tmp_99 = add i10 %tmp_116_cast, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1449" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="7">
<![CDATA[
:19  %U_c_buffer_0_load = load float* %U_c_buffer_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="U_c_buffer_0_load"/></StgValue>
</operation>

<operation id="1450" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="7">
<![CDATA[
:21  %V_c_buffer_0_load = load float* %V_c_buffer_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="V_c_buffer_0_load"/></StgValue>
</operation>

<operation id="1451" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="10" op_0_bw="32">
<![CDATA[
:24  %tmp_100 = trunc i32 %bottom_right_write_assign_i2 to i10

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1452" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %tmp_101 = add i10 %tmp_116_cast, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1453" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge55:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1813, i32 %tmp_77)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1454" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge55:1  br label %._crit_edge53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1455" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %V_c_buffer_1_addr_2 = getelementptr [128 x float]* %V_c_buffer_1, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="V_c_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="1456" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %U_c_buffer_1_addr_2 = getelementptr [128 x float]* %U_c_buffer_1, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="U_c_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="1457" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %S_c_buffer_1_addr_2 = getelementptr [128 x float]* %S_c_buffer_1, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="S_c_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="1458" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="7">
<![CDATA[
:11  %S_c_buffer_0_load = load float* %S_c_buffer_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="S_c_buffer_0_load"/></StgValue>
</operation>

<operation id="1459" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="64" op_0_bw="10">
<![CDATA[
:14  %tmp_118_cast = sext i10 %tmp_99 to i64

]]></node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="1460" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %S_addr_11 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_118_cast

]]></node>
<StgValue><ssdm name="S_addr_11"/></StgValue>
</operation>

<operation id="1461" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %U_addr_11 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_118_cast

]]></node>
<StgValue><ssdm name="U_addr_11"/></StgValue>
</operation>

<operation id="1462" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %V_addr_11 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_118_cast

]]></node>
<StgValue><ssdm name="V_addr_11"/></StgValue>
</operation>

<operation id="1463" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:18  store float %S_c_buffer_0_load, float* %S_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="7">
<![CDATA[
:19  %U_c_buffer_0_load = load float* %U_c_buffer_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="U_c_buffer_0_load"/></StgValue>
</operation>

<operation id="1465" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:20  store float %U_c_buffer_0_load, float* %U_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="7">
<![CDATA[
:21  %V_c_buffer_0_load = load float* %V_c_buffer_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="V_c_buffer_0_load"/></StgValue>
</operation>

<operation id="1467" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:22  store float %V_c_buffer_0_load, float* %V_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="7">
<![CDATA[
:23  %S_c_buffer_1_load = load float* %S_c_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_c_buffer_1_load"/></StgValue>
</operation>

<operation id="1469" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="7">
<![CDATA[
:31  %U_c_buffer_1_load = load float* %U_c_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="U_c_buffer_1_load"/></StgValue>
</operation>

<operation id="1470" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="7">
<![CDATA[
:33  %V_c_buffer_1_load = load float* %V_c_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="V_c_buffer_1_load"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1471" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="7">
<![CDATA[
:23  %S_c_buffer_1_load = load float* %S_c_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_c_buffer_1_load"/></StgValue>
</operation>

<operation id="1472" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="64" op_0_bw="10">
<![CDATA[
:26  %tmp_119_cast = sext i10 %tmp_101 to i64

]]></node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="1473" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %S_addr_12 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_119_cast

]]></node>
<StgValue><ssdm name="S_addr_12"/></StgValue>
</operation>

<operation id="1474" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %U_addr_12 = getelementptr [256 x float]* %U, i64 0, i64 %tmp_119_cast

]]></node>
<StgValue><ssdm name="U_addr_12"/></StgValue>
</operation>

<operation id="1475" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %V_addr_12 = getelementptr [256 x float]* %V, i64 0, i64 %tmp_119_cast

]]></node>
<StgValue><ssdm name="V_addr_12"/></StgValue>
</operation>

<operation id="1476" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:30  store float %S_c_buffer_1_load, float* %S_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="7">
<![CDATA[
:31  %U_c_buffer_1_load = load float* %U_c_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="U_c_buffer_1_load"/></StgValue>
</operation>

<operation id="1478" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:32  store float %U_c_buffer_1_load, float* %U_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="7">
<![CDATA[
:33  %V_c_buffer_1_load = load float* %V_c_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="V_c_buffer_1_load"/></StgValue>
</operation>

<operation id="1480" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:34  store float %V_c_buffer_1_load, float* %V_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1481" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %._crit_edge55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1482" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader24:0  %indvar_flatten3 = phi i8 [ %indvar_flatten_next3, %._crit_edge58 ], [ 0, %.preheader26 ]

]]></node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="1483" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader24:1  %proc7 = phi i4 [ %p_v3, %._crit_edge58 ], [ 0, %.preheader26 ]

]]></node>
<StgValue><ssdm name="proc7"/></StgValue>
</operation>

<operation id="1484" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader24:4  %i3 = phi i5 [ %i_4, %._crit_edge58 ], [ 0, %.preheader26 ]

]]></node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="1485" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="64" op_0_bw="4">
<![CDATA[
.preheader24:5  %tmp_41 = zext i4 %proc7 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1486" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader24:6  %diag_1_addr_14 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="diag_1_addr_14"/></StgValue>
</operation>

<operation id="1487" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="3">
<![CDATA[
.preheader24:7  %diag_1_load_11 = load i32* %diag_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_11"/></StgValue>
</operation>

<operation id="1488" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader24:8  %diag_2_addr_14 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="diag_2_addr_14"/></StgValue>
</operation>

<operation id="1489" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="3">
<![CDATA[
.preheader24:9  %diag_2_load_11 = load i32* %diag_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_11"/></StgValue>
</operation>

<operation id="1490" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader24:13  %exitcond_flatten4 = icmp eq i8 %indvar_flatten3, -128

]]></node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="1491" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader24:14  %indvar_flatten_next3 = add i8 %indvar_flatten3, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="1492" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader25:0  %proc_12 = add i4 %proc7, 1

]]></node>
<StgValue><ssdm name="proc_12"/></StgValue>
</operation>

<operation id="1493" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader25:3  %exitcond11 = icmp eq i5 %i3, -16

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="1494" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader25:4  %i3_mid2 = select i1 %exitcond11, i5 0, i5 %i3

]]></node>
<StgValue><ssdm name="i3_mid2"/></StgValue>
</operation>

<operation id="1495" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="64" op_0_bw="4">
<![CDATA[
.preheader25:5  %tmp_41_mid1 = zext i4 %proc_12 to i64

]]></node>
<StgValue><ssdm name="tmp_41_mid1"/></StgValue>
</operation>

<operation id="1496" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader25:6  %p_v3 = select i1 %exitcond11, i4 %proc_12, i4 %proc7

]]></node>
<StgValue><ssdm name="p_v3"/></StgValue>
</operation>

<operation id="1497" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader25:9  %diag_1_addr_15 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_41_mid1

]]></node>
<StgValue><ssdm name="diag_1_addr_15"/></StgValue>
</operation>

<operation id="1498" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="3">
<![CDATA[
.preheader25:10  %diag_1_load_12 = load i32* %diag_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_12"/></StgValue>
</operation>

<operation id="1499" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader25:11  %diag_2_addr_15 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_41_mid1

]]></node>
<StgValue><ssdm name="diag_2_addr_15"/></StgValue>
</operation>

<operation id="1500" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="3">
<![CDATA[
.preheader25:12  %diag_2_load_12 = load i32* %diag_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_12"/></StgValue>
</operation>

<operation id="1501" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge58:0  %i_4 = add i5 %i3_mid2, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1502" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge58:1  br label %.preheader24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1503" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="3">
<![CDATA[
.preheader24:7  %diag_1_load_11 = load i32* %diag_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_11"/></StgValue>
</operation>

<operation id="1504" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="3">
<![CDATA[
.preheader24:9  %diag_2_load_11 = load i32* %diag_2_addr_14, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_11"/></StgValue>
</operation>

<operation id="1505" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader24:10  %tmp_i14 = icmp sgt i32 %diag_1_load_11, %diag_2_load_11

]]></node>
<StgValue><ssdm name="tmp_i14"/></StgValue>
</operation>

<operation id="1506" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader24:11  %top_left_13 = select i1 %tmp_i14, i32 %diag_2_load_11, i32 %diag_1_load_11

]]></node>
<StgValue><ssdm name="top_left_13"/></StgValue>
</operation>

<operation id="1507" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader24:12  %bottom_right_13 = select i1 %tmp_i14, i32 %diag_1_load_11, i32 %diag_2_load_11

]]></node>
<StgValue><ssdm name="bottom_right_13"/></StgValue>
</operation>

<operation id="1508" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="3">
<![CDATA[
.preheader25:10  %diag_1_load_12 = load i32* %diag_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_12"/></StgValue>
</operation>

<operation id="1509" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="3">
<![CDATA[
.preheader25:12  %diag_2_load_12 = load i32* %diag_2_addr_15, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_12"/></StgValue>
</operation>

<operation id="1510" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader25:13  %tmp_i14_mid1 = icmp sgt i32 %diag_1_load_12, %diag_2_load_12

]]></node>
<StgValue><ssdm name="tmp_i14_mid1"/></StgValue>
</operation>

<operation id="1511" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader25:14  %top_left_22_mid1 = select i1 %tmp_i14_mid1, i32 %diag_2_load_12, i32 %diag_1_load_12

]]></node>
<StgValue><ssdm name="top_left_22_mid1"/></StgValue>
</operation>

<operation id="1512" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader25:15  %top_left_22_mid2 = select i1 %exitcond11, i32 %top_left_22_mid1, i32 %top_left_13

]]></node>
<StgValue><ssdm name="top_left_22_mid2"/></StgValue>
</operation>

<operation id="1513" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader25:16  %bottom_right_28_mid1 = select i1 %tmp_i14_mid1, i32 %diag_1_load_12, i32 %diag_2_load_12

]]></node>
<StgValue><ssdm name="bottom_right_28_mid1"/></StgValue>
</operation>

<operation id="1514" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader25:17  %bottom_right_28_mid2 = select i1 %exitcond11, i32 %bottom_right_28_mid1, i32 %bottom_right_13

]]></node>
<StgValue><ssdm name="bottom_right_28_mid2"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1515" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader24:2  %top_left_12 = phi i32 [ %idx2_idx1_i494_top_left_s, %._crit_edge58 ], [ %top_left_s, %.preheader26 ]

]]></node>
<StgValue><ssdm name="top_left_12"/></StgValue>
</operation>

<operation id="1516" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader24:3  %bottom_right_12 = phi i32 [ %bottom_right_write_assign_i3, %._crit_edge58 ], [ %bottom_right_s, %.preheader26 ]

]]></node>
<StgValue><ssdm name="bottom_right_12"/></StgValue>
</operation>

<operation id="1517" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:15  br i1 %exitcond_flatten4, label %.preheader22, label %.preheader25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader25:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_svd_rd_off_c_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1520" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader25:7  %tmp_93 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_v3, i4 0)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1521" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="9" op_0_bw="8">
<![CDATA[
.preheader25:8  %tmp_114_cast = zext i8 %tmp_93 to i9

]]></node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="1522" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="5">
<![CDATA[
.preheader25:18  %i3_cast5 = zext i5 %i3_mid2 to i32

]]></node>
<StgValue><ssdm name="i3_cast5"/></StgValue>
</operation>

<operation id="1523" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader25:19  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader25:20  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1814)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1525" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader25:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader25:22  %tmp_51 = icmp eq i5 %i3_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1527" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader25:23  %idx2_idx1_i494_top_left_s = select i1 %tmp_51, i32 %top_left_22_mid2, i32 %top_left_12

]]></node>
<StgValue><ssdm name="idx2_idx1_i494_top_left_s"/></StgValue>
</operation>

<operation id="1528" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader25:24  %bottom_right_write_assign_i3 = select i1 %tmp_51, i32 %bottom_right_28_mid2, i32 %bottom_right_12

]]></node>
<StgValue><ssdm name="bottom_right_write_assign_i3"/></StgValue>
</operation>

<operation id="1529" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader25:25  %tmp_54 = icmp eq i32 %idx2_idx1_i494_top_left_s, 16

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1530" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader25:26  %tmp_59 = icmp eq i32 %bottom_right_write_assign_i3, 16

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1531" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader25:27  %or_cond12 = or i1 %tmp_54, %tmp_59

]]></node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="1532" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:28  br i1 %or_cond12, label %._crit_edge58, label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_64 = icmp eq i32 %i3_cast5, %bottom_right_write_assign_i3

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1534" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_65 = icmp eq i32 %i3_cast5, %idx2_idx1_i494_top_left_s

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1535" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond3 = or i1 %tmp_64, %tmp_65

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="1536" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond3, label %._crit_edge60, label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="10" op_0_bw="5">
<![CDATA[
:0  %tmp_68_cast1 = zext i5 %i3_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_68_cast1"/></StgValue>
</operation>

<operation id="1538" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="9" op_0_bw="5">
<![CDATA[
:1  %tmp_68_cast = zext i5 %i3_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="1539" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_103 = add i9 %tmp_114_cast, %tmp_68_cast

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1540" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="6" op_0_bw="32">
<![CDATA[
:6  %tmp_104 = trunc i32 %idx2_idx1_i494_top_left_s to i6

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1541" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:7  %tmp_124_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_104, i4 0)

]]></node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="1542" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_105 = add i10 %tmp_124_cast, %tmp_68_cast1

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1543" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_125_cast = sext i10 %tmp_105 to i64

]]></node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="1544" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %S_addr_13 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_125_cast

]]></node>
<StgValue><ssdm name="S_addr_13"/></StgValue>
</operation>

<operation id="1545" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="8">
<![CDATA[
:11  %S_load_6 = load float* %S_addr_13, align 4

]]></node>
<StgValue><ssdm name="S_load_6"/></StgValue>
</operation>

<operation id="1546" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="6" op_0_bw="32">
<![CDATA[
:13  %tmp_106 = trunc i32 %bottom_right_write_assign_i3 to i6

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1547" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:14  %tmp_127_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_106, i4 0)

]]></node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="1548" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %tmp_107 = add i10 %tmp_127_cast, %tmp_68_cast1

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1549" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="64" op_0_bw="10">
<![CDATA[
:16  %tmp_128_cast = sext i10 %tmp_107 to i64

]]></node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="1550" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %S_addr_14 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_128_cast

]]></node>
<StgValue><ssdm name="S_addr_14"/></StgValue>
</operation>

<operation id="1551" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="8">
<![CDATA[
:18  %S_load_7 = load float* %S_addr_14, align 4

]]></node>
<StgValue><ssdm name="S_load_7"/></StgValue>
</operation>

<operation id="1552" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge60:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1814, i32 %tmp_78)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1553" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge60:1  br label %._crit_edge58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1554" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_122_cast = zext i9 %tmp_103 to i64

]]></node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="1555" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %S_r_buffer_0_addr = getelementptr [128 x float]* %S_r_buffer_0, i64 0, i64 %tmp_122_cast

]]></node>
<StgValue><ssdm name="S_r_buffer_0_addr"/></StgValue>
</operation>

<operation id="1556" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %S_r_buffer_1_addr = getelementptr [128 x float]* %S_r_buffer_1, i64 0, i64 %tmp_122_cast

]]></node>
<StgValue><ssdm name="S_r_buffer_1_addr"/></StgValue>
</operation>

<operation id="1557" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="8">
<![CDATA[
:11  %S_load_6 = load float* %S_addr_13, align 4

]]></node>
<StgValue><ssdm name="S_load_6"/></StgValue>
</operation>

<operation id="1558" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:12  store float %S_load_6, float* %S_r_buffer_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="8">
<![CDATA[
:18  %S_load_7 = load float* %S_addr_14, align 4

]]></node>
<StgValue><ssdm name="S_load_7"/></StgValue>
</operation>

<operation id="1560" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:19  store float %S_load_7, float* %S_r_buffer_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1562" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader22:0  %indvar_flatten4 = phi i8 [ %indvar_flatten_next4, %._crit_edge63 ], [ 0, %.preheader24 ]

]]></node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="1563" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader22:1  %proc10 = phi i4 [ %p_v4, %._crit_edge63 ], [ 0, %.preheader24 ]

]]></node>
<StgValue><ssdm name="proc10"/></StgValue>
</operation>

<operation id="1564" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader22:4  %off_col = phi i5 [ %off_col_1, %._crit_edge63 ], [ 0, %.preheader24 ]

]]></node>
<StgValue><ssdm name="off_col"/></StgValue>
</operation>

<operation id="1565" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="64" op_0_bw="4">
<![CDATA[
.preheader22:5  %tmp_50 = zext i4 %proc10 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1566" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22:6  %diag_1_addr_16 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="diag_1_addr_16"/></StgValue>
</operation>

<operation id="1567" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:7  %diag_1_load_13 = load i32* %diag_1_addr_16, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_13"/></StgValue>
</operation>

<operation id="1568" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22:8  %diag_2_addr_16 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="diag_2_addr_16"/></StgValue>
</operation>

<operation id="1569" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:9  %diag_2_load_13 = load i32* %diag_2_addr_16, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_13"/></StgValue>
</operation>

<operation id="1570" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22:13  %exitcond_flatten5 = icmp eq i8 %indvar_flatten4, -128

]]></node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="1571" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22:14  %indvar_flatten_next4 = add i8 %indvar_flatten4, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="1572" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader23:0  %proc_14 = add i4 %proc10, 1

]]></node>
<StgValue><ssdm name="proc_14"/></StgValue>
</operation>

<operation id="1573" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:3  %exitcond12 = icmp eq i5 %off_col, -16

]]></node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="1574" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader23:4  %off_col_mid2 = select i1 %exitcond12, i5 0, i5 %off_col

]]></node>
<StgValue><ssdm name="off_col_mid2"/></StgValue>
</operation>

<operation id="1575" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="64" op_0_bw="4">
<![CDATA[
.preheader23:5  %tmp_50_mid1 = zext i4 %proc_14 to i64

]]></node>
<StgValue><ssdm name="tmp_50_mid1"/></StgValue>
</operation>

<operation id="1576" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader23:6  %p_v4 = select i1 %exitcond12, i4 %proc_14, i4 %proc10

]]></node>
<StgValue><ssdm name="p_v4"/></StgValue>
</operation>

<operation id="1577" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23:9  %diag_1_addr_17 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_50_mid1

]]></node>
<StgValue><ssdm name="diag_1_addr_17"/></StgValue>
</operation>

<operation id="1578" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:10  %diag_1_load_14 = load i32* %diag_1_addr_17, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_14"/></StgValue>
</operation>

<operation id="1579" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23:11  %diag_2_addr_17 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_50_mid1

]]></node>
<StgValue><ssdm name="diag_2_addr_17"/></StgValue>
</operation>

<operation id="1580" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:12  %diag_2_load_14 = load i32* %diag_2_addr_17, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_14"/></StgValue>
</operation>

<operation id="1581" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge63:0  %off_col_1 = add i5 %off_col_mid2, 1

]]></node>
<StgValue><ssdm name="off_col_1"/></StgValue>
</operation>

<operation id="1582" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge63:1  br label %.preheader22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1583" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:7  %diag_1_load_13 = load i32* %diag_1_addr_16, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_13"/></StgValue>
</operation>

<operation id="1584" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:9  %diag_2_load_13 = load i32* %diag_2_addr_16, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_13"/></StgValue>
</operation>

<operation id="1585" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:10  %tmp_i21 = icmp sgt i32 %diag_1_load_13, %diag_2_load_13

]]></node>
<StgValue><ssdm name="tmp_i21"/></StgValue>
</operation>

<operation id="1586" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader22:11  %top_left_15 = select i1 %tmp_i21, i32 %diag_2_load_13, i32 %diag_1_load_13

]]></node>
<StgValue><ssdm name="top_left_15"/></StgValue>
</operation>

<operation id="1587" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader22:12  %bottom_right_15 = select i1 %tmp_i21, i32 %diag_1_load_13, i32 %diag_2_load_13

]]></node>
<StgValue><ssdm name="bottom_right_15"/></StgValue>
</operation>

<operation id="1588" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:10  %diag_1_load_14 = load i32* %diag_1_addr_17, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_14"/></StgValue>
</operation>

<operation id="1589" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:12  %diag_2_load_14 = load i32* %diag_2_addr_17, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_14"/></StgValue>
</operation>

<operation id="1590" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader23:22  %tmp_i21_mid1 = icmp sgt i32 %diag_1_load_14, %diag_2_load_14

]]></node>
<StgValue><ssdm name="tmp_i21_mid1"/></StgValue>
</operation>

<operation id="1591" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader23:23  %top_left_23_mid1 = select i1 %tmp_i21_mid1, i32 %diag_2_load_14, i32 %diag_1_load_14

]]></node>
<StgValue><ssdm name="top_left_23_mid1"/></StgValue>
</operation>

<operation id="1592" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader23:24  %top_left_23_mid2 = select i1 %exitcond12, i32 %top_left_23_mid1, i32 %top_left_15

]]></node>
<StgValue><ssdm name="top_left_23_mid2"/></StgValue>
</operation>

<operation id="1593" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader23:25  %bottom_right_29_mid1 = select i1 %tmp_i21_mid1, i32 %diag_1_load_14, i32 %diag_2_load_14

]]></node>
<StgValue><ssdm name="bottom_right_29_mid1"/></StgValue>
</operation>

<operation id="1594" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader23:26  %bottom_right_29_mid2 = select i1 %exitcond12, i32 %bottom_right_29_mid1, i32 %bottom_right_15

]]></node>
<StgValue><ssdm name="bottom_right_29_mid2"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1595" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader22:2  %top_left_14 = phi i32 [ %idx2_idx1_i499_top_left_s, %._crit_edge63 ], [ %top_left_12, %.preheader24 ]

]]></node>
<StgValue><ssdm name="top_left_14"/></StgValue>
</operation>

<operation id="1596" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader22:3  %bottom_right_14 = phi i32 [ %bottom_right_write_assign_i4, %._crit_edge63 ], [ %bottom_right_12, %.preheader24 ]

]]></node>
<StgValue><ssdm name="bottom_right_14"/></StgValue>
</operation>

<operation id="1597" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:15  br i1 %exitcond_flatten5, label %.preheader, label %.preheader23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader23:7  %tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_v4, i4 0)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1599" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="9" op_0_bw="8">
<![CDATA[
.preheader23:8  %tmp_121_cast = zext i8 %tmp_95 to i9

]]></node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="1600" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="64" op_0_bw="4">
<![CDATA[
.preheader23:13  %uw_new_2_mid2_cast = zext i4 %p_v4 to i64

]]></node>
<StgValue><ssdm name="uw_new_2_mid2_cast"/></StgValue>
</operation>

<operation id="1601" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23:14  %J2x2_0_0_addr_2 = getelementptr [8 x float]* %J2x2_0_0, i64 0, i64 %uw_new_2_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_0_0_addr_2"/></StgValue>
</operation>

<operation id="1602" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:15  %J2x2_0_0_load_1 = load float* %J2x2_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_0_load_1"/></StgValue>
</operation>

<operation id="1603" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23:16  %J2x2_0_1_addr_2 = getelementptr [8 x float]* %J2x2_0_1, i64 0, i64 %uw_new_2_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_0_1_addr_2"/></StgValue>
</operation>

<operation id="1604" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:17  %J2x2_0_1_load_1 = load float* %J2x2_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_1_load_1"/></StgValue>
</operation>

<operation id="1605" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23:18  %J2x2_1_0_addr_2 = getelementptr [8 x float]* %J2x2_1_0, i64 0, i64 %uw_new_2_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_1_0_addr_2"/></StgValue>
</operation>

<operation id="1606" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:19  %J2x2_1_0_load_1 = load float* %J2x2_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_0_load_1"/></StgValue>
</operation>

<operation id="1607" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader23:20  %J2x2_1_1_addr_2 = getelementptr [8 x float]* %J2x2_1_1, i64 0, i64 %uw_new_2_mid2_cast

]]></node>
<StgValue><ssdm name="J2x2_1_1_addr_2"/></StgValue>
</operation>

<operation id="1608" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:21  %J2x2_1_1_load_1 = load float* %J2x2_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_1_load_1"/></StgValue>
</operation>

<operation id="1609" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="5">
<![CDATA[
.preheader23:27  %off_col_cast3 = zext i5 %off_col_mid2 to i32

]]></node>
<StgValue><ssdm name="off_col_cast3"/></StgValue>
</operation>

<operation id="1610" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader23:29  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1815)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1611" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:31  %tmp_58 = icmp eq i5 %off_col_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1612" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader23:32  %idx2_idx1_i499_top_left_s = select i1 %tmp_58, i32 %top_left_23_mid2, i32 %top_left_14

]]></node>
<StgValue><ssdm name="idx2_idx1_i499_top_left_s"/></StgValue>
</operation>

<operation id="1613" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader23:33  %bottom_right_write_assign_i4 = select i1 %tmp_58, i32 %bottom_right_29_mid2, i32 %bottom_right_14

]]></node>
<StgValue><ssdm name="bottom_right_write_assign_i4"/></StgValue>
</operation>

<operation id="1614" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader23:34  %tmp_63 = icmp eq i32 %idx2_idx1_i499_top_left_s, 16

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1615" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader23:35  %tmp_67 = icmp eq i32 %bottom_right_write_assign_i4, 16

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1616" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader23:36  %or_cond13 = or i1 %tmp_63, %tmp_67

]]></node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="1617" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:37  br i1 %or_cond13, label %._crit_edge63, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_72 = icmp eq i32 %off_col_cast3, %bottom_right_write_assign_i4

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1619" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_73 = icmp eq i32 %off_col_cast3, %idx2_idx1_i499_top_left_s

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1620" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond4 = or i1 %tmp_72, %tmp_73

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="1621" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond4, label %._crit_edge65, label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="9" op_0_bw="5">
<![CDATA[
:0  %tmp_75_cast = zext i5 %off_col_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="1623" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_108 = add i9 %tmp_121_cast, %tmp_75_cast

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1624" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_131_cast = zext i9 %tmp_108 to i64

]]></node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="1625" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %S_r_buffer_0_addr_1 = getelementptr [128 x float]* %S_r_buffer_0, i64 0, i64 %tmp_131_cast

]]></node>
<StgValue><ssdm name="S_r_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="1626" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %S_r_buffer_1_addr_1 = getelementptr [128 x float]* %S_r_buffer_1, i64 0, i64 %tmp_131_cast

]]></node>
<StgValue><ssdm name="S_r_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="1627" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="7">
<![CDATA[
:5  %w_in_2 = load float* %S_r_buffer_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_in_2"/></StgValue>
</operation>

<operation id="1628" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="7">
<![CDATA[
:6  %y_in_1 = load float* %S_r_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="y_in_1"/></StgValue>
</operation>

<operation id="1629" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge65:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1815, i32 %tmp_79)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1630" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge65:1  br label %._crit_edge63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1631" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader23:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_c_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1633" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:15  %J2x2_0_0_load_1 = load float* %J2x2_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_0_load_1"/></StgValue>
</operation>

<operation id="1634" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:17  %J2x2_0_1_load_1 = load float* %J2x2_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_0_1_load_1"/></StgValue>
</operation>

<operation id="1635" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:19  %J2x2_1_0_load_1 = load float* %J2x2_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_0_load_1"/></StgValue>
</operation>

<operation id="1636" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="3">
<![CDATA[
.preheader23:21  %J2x2_1_1_load_1 = load float* %J2x2_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="J2x2_1_1_load_1"/></StgValue>
</operation>

<operation id="1637" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader23:28  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1815) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader23:30  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="7">
<![CDATA[
:5  %w_in_2 = load float* %S_r_buffer_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_in_2"/></StgValue>
</operation>

<operation id="1640" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="7">
<![CDATA[
:6  %y_in_1 = load float* %S_r_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="y_in_1"/></StgValue>
</operation>

<operation id="1641" st_id="192" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i23 = fmul float %J2x2_0_0_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i23"/></StgValue>
</operation>

<operation id="1642" st_id="192" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i16 = fmul float %J2x2_1_0_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i16"/></StgValue>
</operation>

<operation id="1643" st_id="192" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i24 = fmul float %J2x2_0_1_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i24"/></StgValue>
</operation>

<operation id="1644" st_id="192" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_i17 = fmul float %J2x2_1_1_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i17"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1645" st_id="193" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i23 = fmul float %J2x2_0_0_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i23"/></StgValue>
</operation>

<operation id="1646" st_id="193" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i16 = fmul float %J2x2_1_0_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i16"/></StgValue>
</operation>

<operation id="1647" st_id="193" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i24 = fmul float %J2x2_0_1_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i24"/></StgValue>
</operation>

<operation id="1648" st_id="193" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_i17 = fmul float %J2x2_1_1_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i17"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1649" st_id="194" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i23 = fmul float %J2x2_0_0_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i23"/></StgValue>
</operation>

<operation id="1650" st_id="194" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i16 = fmul float %J2x2_1_0_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i16"/></StgValue>
</operation>

<operation id="1651" st_id="194" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i24 = fmul float %J2x2_0_1_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i24"/></StgValue>
</operation>

<operation id="1652" st_id="194" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_i17 = fmul float %J2x2_1_1_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i17"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1653" st_id="195" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i23 = fmul float %J2x2_0_0_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i23"/></StgValue>
</operation>

<operation id="1654" st_id="195" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_i16 = fmul float %J2x2_1_0_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i16"/></StgValue>
</operation>

<operation id="1655" st_id="195" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i24 = fmul float %J2x2_0_1_load_1, %w_in_2

]]></node>
<StgValue><ssdm name="tmp_i24"/></StgValue>
</operation>

<operation id="1656" st_id="195" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_i17 = fmul float %J2x2_1_1_load_1, %y_in_1

]]></node>
<StgValue><ssdm name="tmp_3_i17"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1657" st_id="196" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_out_4 = fadd float %tmp_i23, %tmp_3_i16

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>

<operation id="1658" st_id="196" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %y_out = fadd float %tmp_i24, %tmp_3_i17

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1659" st_id="197" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_out_4 = fadd float %tmp_i23, %tmp_3_i16

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>

<operation id="1660" st_id="197" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %y_out = fadd float %tmp_i24, %tmp_3_i17

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1661" st_id="198" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_out_4 = fadd float %tmp_i23, %tmp_3_i16

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>

<operation id="1662" st_id="198" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %y_out = fadd float %tmp_i24, %tmp_3_i17

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1663" st_id="199" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_out_4 = fadd float %tmp_i23, %tmp_3_i16

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>

<operation id="1664" st_id="199" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %y_out = fadd float %tmp_i24, %tmp_3_i17

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1665" st_id="200" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_out_4 = fadd float %tmp_i23, %tmp_3_i16

]]></node>
<StgValue><ssdm name="w_out_4"/></StgValue>
</operation>

<operation id="1666" st_id="200" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %y_out = fadd float %tmp_i24, %tmp_3_i17

]]></node>
<StgValue><ssdm name="y_out"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1667" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:13  store float %w_out_4, float* %S_r_buffer_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:14  store float %y_out, float* %S_r_buffer_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1670" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten5 = phi i8 [ %indvar_flatten_next5, %._crit_edge68 ], [ 0, %.preheader22 ]

]]></node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="1671" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %proc11 = phi i4 [ %p_v5, %._crit_edge68 ], [ 0, %.preheader22 ]

]]></node>
<StgValue><ssdm name="proc11"/></StgValue>
</operation>

<operation id="1672" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %i4 = phi i5 [ %i_5, %._crit_edge68 ], [ 0, %.preheader22 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="1673" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="64" op_0_bw="4">
<![CDATA[
.preheader:5  %tmp_57 = zext i4 %proc11 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1674" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6  %diag_1_addr_18 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="diag_1_addr_18"/></StgValue>
</operation>

<operation id="1675" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="3">
<![CDATA[
.preheader:7  %diag_1_load_15 = load i32* %diag_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_15"/></StgValue>
</operation>

<operation id="1676" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:8  %diag_2_addr_18 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="diag_2_addr_18"/></StgValue>
</operation>

<operation id="1677" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="3">
<![CDATA[
.preheader:9  %diag_2_load_15 = load i32* %diag_2_addr_18, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_15"/></StgValue>
</operation>

<operation id="1678" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:13  %exitcond_flatten6 = icmp eq i8 %indvar_flatten5, -128

]]></node>
<StgValue><ssdm name="exitcond_flatten6"/></StgValue>
</operation>

<operation id="1679" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:14  %indvar_flatten_next5 = add i8 %indvar_flatten5, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>

<operation id="1680" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:15  br i1 %exitcond_flatten6, label %.preheader34.loopexit, label %.preheader21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1681" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader21:0  %proc_15 = add i4 %proc11, 1

]]></node>
<StgValue><ssdm name="proc_15"/></StgValue>
</operation>

<operation id="1682" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21:3  %exitcond13 = icmp eq i5 %i4, -16

]]></node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="1683" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader21:4  %i4_mid2 = select i1 %exitcond13, i5 0, i5 %i4

]]></node>
<StgValue><ssdm name="i4_mid2"/></StgValue>
</operation>

<operation id="1684" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="64" op_0_bw="4">
<![CDATA[
.preheader21:5  %tmp_57_mid1 = zext i4 %proc_15 to i64

]]></node>
<StgValue><ssdm name="tmp_57_mid1"/></StgValue>
</operation>

<operation id="1685" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader21:6  %p_v5 = select i1 %exitcond13, i4 %proc_15, i4 %proc11

]]></node>
<StgValue><ssdm name="p_v5"/></StgValue>
</operation>

<operation id="1686" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21:9  %diag_1_addr_19 = getelementptr inbounds [8 x i32]* %diag_1, i64 0, i64 %tmp_57_mid1

]]></node>
<StgValue><ssdm name="diag_1_addr_19"/></StgValue>
</operation>

<operation id="1687" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="3">
<![CDATA[
.preheader21:10  %diag_1_load_16 = load i32* %diag_1_addr_19, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_16"/></StgValue>
</operation>

<operation id="1688" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21:11  %diag_2_addr_19 = getelementptr inbounds [8 x i32]* %diag_2, i64 0, i64 %tmp_57_mid1

]]></node>
<StgValue><ssdm name="diag_2_addr_19"/></StgValue>
</operation>

<operation id="1689" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="3">
<![CDATA[
.preheader21:12  %diag_2_load_16 = load i32* %diag_2_addr_19, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_16"/></StgValue>
</operation>

<operation id="1690" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge68:0  %i_5 = add i5 %i4_mid2, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1691" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge68:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1692" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %top_left_16 = phi i32 [ %idx2_idx1_i510_top_left_s, %._crit_edge68 ], [ %top_left_14, %.preheader22 ]

]]></node>
<StgValue><ssdm name="top_left_16"/></StgValue>
</operation>

<operation id="1693" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:3  %bottom_right_16 = phi i32 [ %bottom_right_write_assign_i5, %._crit_edge68 ], [ %bottom_right_14, %.preheader22 ]

]]></node>
<StgValue><ssdm name="bottom_right_16"/></StgValue>
</operation>

<operation id="1694" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="3">
<![CDATA[
.preheader:7  %diag_1_load_15 = load i32* %diag_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_15"/></StgValue>
</operation>

<operation id="1695" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="3">
<![CDATA[
.preheader:9  %diag_2_load_15 = load i32* %diag_2_addr_18, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_15"/></StgValue>
</operation>

<operation id="1696" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:10  %tmp_i22 = icmp sgt i32 %diag_1_load_15, %diag_2_load_15

]]></node>
<StgValue><ssdm name="tmp_i22"/></StgValue>
</operation>

<operation id="1697" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:11  %top_left_17 = select i1 %tmp_i22, i32 %diag_2_load_15, i32 %diag_1_load_15

]]></node>
<StgValue><ssdm name="top_left_17"/></StgValue>
</operation>

<operation id="1698" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12  %bottom_right_17 = select i1 %tmp_i22, i32 %diag_1_load_15, i32 %diag_2_load_15

]]></node>
<StgValue><ssdm name="bottom_right_17"/></StgValue>
</operation>

<operation id="1699" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="3">
<![CDATA[
.preheader21:10  %diag_1_load_16 = load i32* %diag_1_addr_19, align 4

]]></node>
<StgValue><ssdm name="diag_1_load_16"/></StgValue>
</operation>

<operation id="1700" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="3">
<![CDATA[
.preheader21:12  %diag_2_load_16 = load i32* %diag_2_addr_19, align 4

]]></node>
<StgValue><ssdm name="diag_2_load_16"/></StgValue>
</operation>

<operation id="1701" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21:13  %tmp_i22_mid1 = icmp sgt i32 %diag_1_load_16, %diag_2_load_16

]]></node>
<StgValue><ssdm name="tmp_i22_mid1"/></StgValue>
</operation>

<operation id="1702" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader21:14  %top_left_24_mid1 = select i1 %tmp_i22_mid1, i32 %diag_2_load_16, i32 %diag_1_load_16

]]></node>
<StgValue><ssdm name="top_left_24_mid1"/></StgValue>
</operation>

<operation id="1703" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader21:15  %top_left_24_mid2 = select i1 %exitcond13, i32 %top_left_24_mid1, i32 %top_left_17

]]></node>
<StgValue><ssdm name="top_left_24_mid2"/></StgValue>
</operation>

<operation id="1704" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader21:16  %bottom_right_30_mid1 = select i1 %tmp_i22_mid1, i32 %diag_1_load_16, i32 %diag_2_load_16

]]></node>
<StgValue><ssdm name="bottom_right_30_mid1"/></StgValue>
</operation>

<operation id="1705" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader21:17  %bottom_right_30_mid2 = select i1 %exitcond13, i32 %bottom_right_30_mid1, i32 %bottom_right_17

]]></node>
<StgValue><ssdm name="bottom_right_30_mid2"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1706" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader21:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_svd_wb_off_c_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1708" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader21:7  %tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_v5, i4 0)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1709" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="9" op_0_bw="8">
<![CDATA[
.preheader21:8  %tmp_130_cast = zext i8 %tmp_102 to i9

]]></node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="1710" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="5">
<![CDATA[
.preheader21:18  %i4_cast1 = zext i5 %i4_mid2 to i32

]]></node>
<StgValue><ssdm name="i4_cast1"/></StgValue>
</operation>

<operation id="1711" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader21:19  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader21:20  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1816)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1713" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader21:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21:22  %tmp_66 = icmp eq i5 %i4_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1715" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader21:23  %idx2_idx1_i510_top_left_s = select i1 %tmp_66, i32 %top_left_24_mid2, i32 %top_left_16

]]></node>
<StgValue><ssdm name="idx2_idx1_i510_top_left_s"/></StgValue>
</operation>

<operation id="1716" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader21:24  %bottom_right_write_assign_i5 = select i1 %tmp_66, i32 %bottom_right_30_mid2, i32 %bottom_right_16

]]></node>
<StgValue><ssdm name="bottom_right_write_assign_i5"/></StgValue>
</operation>

<operation id="1717" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21:25  %tmp_71 = icmp eq i32 %idx2_idx1_i510_top_left_s, 16

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1718" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21:26  %tmp_74 = icmp eq i32 %bottom_right_write_assign_i5, 16

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1719" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader21:27  %or_cond14 = or i1 %tmp_71, %tmp_74

]]></node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="1720" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:28  br i1 %or_cond14, label %._crit_edge68, label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1721" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_80 = icmp eq i32 %i4_cast1, %bottom_right_write_assign_i5

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1722" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_81 = icmp eq i32 %i4_cast1, %idx2_idx1_i510_top_left_s

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1723" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond5 = or i1 %tmp_80, %tmp_81

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="1724" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond5, label %._crit_edge70, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="9" op_0_bw="5">
<![CDATA[
:1  %tmp_82_cast = zext i5 %i4_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="1726" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_109 = add i9 %tmp_130_cast, %tmp_82_cast

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1727" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_132_cast = zext i9 %tmp_109 to i64

]]></node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="1728" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %S_r_buffer_0_addr_2 = getelementptr [128 x float]* %S_r_buffer_0, i64 0, i64 %tmp_132_cast

]]></node>
<StgValue><ssdm name="S_r_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="1729" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %S_r_buffer_1_addr_2 = getelementptr [128 x float]* %S_r_buffer_1, i64 0, i64 %tmp_132_cast

]]></node>
<StgValue><ssdm name="S_r_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="1730" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="7">
<![CDATA[
:6  %S_r_buffer_0_load = load float* %S_r_buffer_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_r_buffer_0_load"/></StgValue>
</operation>

<operation id="1731" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="6" op_0_bw="32">
<![CDATA[
:7  %tmp_110 = trunc i32 %idx2_idx1_i510_top_left_s to i6

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1732" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="7">
<![CDATA[
:13  %S_r_buffer_1_load = load float* %S_r_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_r_buffer_1_load"/></StgValue>
</operation>

<operation id="1733" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="6" op_0_bw="32">
<![CDATA[
:14  %tmp_112 = trunc i32 %bottom_right_write_assign_i5 to i6

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1734" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge70:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1816, i32 %tmp_85)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1735" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge70:1  br label %._crit_edge68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1736" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="10" op_0_bw="5">
<![CDATA[
:0  %tmp_82_cast1 = zext i5 %i4_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_82_cast1"/></StgValue>
</operation>

<operation id="1737" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="7">
<![CDATA[
:6  %S_r_buffer_0_load = load float* %S_r_buffer_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_r_buffer_0_load"/></StgValue>
</operation>

<operation id="1738" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:8  %tmp_134_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_110, i4 0)

]]></node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="1739" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp_111 = add i10 %tmp_134_cast, %tmp_82_cast1

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1740" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_135_cast = sext i10 %tmp_111 to i64

]]></node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="1741" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %S_addr_15 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_135_cast

]]></node>
<StgValue><ssdm name="S_addr_15"/></StgValue>
</operation>

<operation id="1742" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store float %S_r_buffer_0_load, float* %S_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="7">
<![CDATA[
:13  %S_r_buffer_1_load = load float* %S_r_buffer_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="S_r_buffer_1_load"/></StgValue>
</operation>

<operation id="1744" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:15  %tmp_137_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_112, i4 0)

]]></node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="1745" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %tmp_113 = add i10 %tmp_137_cast, %tmp_82_cast1

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1746" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="64" op_0_bw="10">
<![CDATA[
:17  %tmp_138_cast = sext i10 %tmp_113 to i64

]]></node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="1747" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %S_addr_16 = getelementptr [256 x float]* %S, i64 0, i64 %tmp_138_cast

]]></node>
<StgValue><ssdm name="S_addr_16"/></StgValue>
</operation>

<operation id="1748" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:19  store float %S_r_buffer_1_load, float* %S_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1750" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader34.loopexit:0  store i32 %top_left_16, i32* %top_left

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader34.loopexit:1  store i32 %bottom_right_16, i32* %bottom_right

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.loopexit:2  br label %.preheader34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
