

================================================================
== Vivado HLS Report for 'gonzomain'
================================================================
* Date:           Fri Mar 11 01:28:03 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        VivadoTest
* Solution:       gonzosolution
* Product family: zynq
* Target device:  xc7z010iclg225-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|      2.39|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   40|   40|         5|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %output_M_instance), !map !7

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %input_M_instance), !map !13

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @gonzomain_str) nounwind

ST_1: stg_10 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.88ns
:1  %exitcond = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_1 [1/1] 0.80ns
:3  %i_1 = add i4 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: p_n_assign [1/1] 0.00ns
:0  %p_n_assign = zext i4 %i to i64

ST_2: input_M_instance_addr [1/1] 0.00ns
:1  %input_M_instance_addr = getelementptr [8 x i32]* %input_M_instance, i64 0, i64 %p_n_assign

ST_2: input_M_instance_load [2/2] 2.39ns
:2  %input_M_instance_load = load i32* %input_M_instance_addr, align 4

ST_2: stg_19 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: input_M_instance_load [1/2] 2.39ns
:2  %input_M_instance_load = load i32* %input_M_instance_addr, align 4


 <State 4>: 2.01ns
ST_4: tmp [2/2] 2.01ns
:3  %tmp = add nsw i32 %input_M_instance_load, 3


 <State 5>: 2.01ns
ST_5: tmp [1/2] 2.01ns
:3  %tmp = add nsw i32 %input_M_instance_load, 3


 <State 6>: 2.39ns
ST_6: output_M_instance_addr [1/1] 0.00ns
:4  %output_M_instance_addr = getelementptr [8 x i32]* %output_M_instance, i64 0, i64 %p_n_assign

ST_6: stg_24 [1/1] 2.39ns
:5  store i32 %tmp, i32* %output_M_instance_addr, align 4

ST_6: stg_25 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
