

================================================================
== Vivado HLS Report for 'pynq_filters_Filter2D'
================================================================
* Date:           Thu Nov 28 03:42:56 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  313784|  313784|  313784|  313784|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1       |       0|       0|         1|          -|          -|     1|    no    |
        |- loop_height  |  313782|  313782|       651|          -|          -|   482|    no    |
        | + loop_width  |     648|     648|         8|          1|          1|   642|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       0|    421|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     60|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     44|
|Register         |        -|      -|     646|     12|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      9|     646|    537|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+-------+---+----+
    |               Instance              |              Module             | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------+---------------------------------+---------+-------+---+----+
    |pynq_filters_mux_3to1_sel2_10_1_U72  |pynq_filters_mux_3to1_sel2_10_1  |        0|      0|  0|  10|
    |pynq_filters_mux_3to1_sel2_10_1_U73  |pynq_filters_mux_3to1_sel2_10_1  |        0|      0|  0|  10|
    |pynq_filters_mux_3to1_sel2_10_1_U74  |pynq_filters_mux_3to1_sel2_10_1  |        0|      0|  0|  10|
    |pynq_filters_mux_3to1_sel2_10_1_U75  |pynq_filters_mux_3to1_sel2_10_1  |        0|      0|  0|  10|
    |pynq_filters_mux_3to1_sel2_10_1_U76  |pynq_filters_mux_3to1_sel2_10_1  |        0|      0|  0|  10|
    |pynq_filters_mux_3to1_sel2_10_1_U77  |pynq_filters_mux_3to1_sel2_10_1  |        0|      0|  0|  10|
    +-------------------------------------+---------------------------------+---------+-------+---+----+
    |Total                                |                                 |        0|      0|  0|  60|
    +-------------------------------------+---------------------------------+---------+-------+---+----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |pynq_filters_mac_muladd_12s_10s_22s_23_1_U78  |pynq_filters_mac_muladd_12s_10s_22s_23_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_12s_10s_22s_23_1_U79  |pynq_filters_mac_muladd_12s_10s_22s_23_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_12s_10s_22s_23_1_U85  |pynq_filters_mac_muladd_12s_10s_22s_23_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_12s_10s_23s_23_1_U80  |pynq_filters_mac_muladd_12s_10s_23s_23_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_12s_10s_23s_23_1_U84  |pynq_filters_mac_muladd_12s_10s_23s_23_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_12s_10s_23s_24_1_U82  |pynq_filters_mac_muladd_12s_10s_23s_24_1  | i0 + i1 * i2 |
    |pynq_filters_mul_mul_12s_10s_22_1_U81         |pynq_filters_mul_mul_12s_10s_22_1         |    i0 * i1   |
    |pynq_filters_mul_mul_12s_10s_22_1_U83         |pynq_filters_mul_mul_12s_10s_22_1         |    i0 * i1   |
    |pynq_filters_mul_mul_12s_10s_22_1_U86         |pynq_filters_mul_mul_12s_10s_22_1         |    i0 * i1   |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |                 Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_V_U  |pynq_filters_Filter2D_k_buf_0_val_3_V  |        1|  0|   0|   640|   10|     1|         6400|
    |k_buf_0_val_4_V_U  |pynq_filters_Filter2D_k_buf_0_val_3_V  |        1|  0|   0|   640|   10|     1|         6400|
    |k_buf_0_val_5_V_U  |pynq_filters_Filter2D_k_buf_0_val_3_V  |        1|  0|   0|   640|   10|     1|         6400|
    +-------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                                       |        3|  0|   0|  1920|   30|     3|        19200|
    +-------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_400_p2                         |     +    |      0|  0|   9|           9|           1|
    |j_V_fu_674_p2                         |     +    |      0|  0|  10|          10|           1|
    |p_Val2_24_2_fu_1072_p2                |     +    |      0|  0|  24|          24|          24|
    |p_Val2_2_fu_1133_p2                   |     +    |      0|  0|  10|          10|          10|
    |p_Val2_4_fu_1089_p2                   |     +    |      0|  0|  25|          25|          25|
    |p_assign_6_1_fu_518_p2                |     +    |      0|  0|  10|          10|           3|
    |p_assign_6_2_fu_562_p2                |     +    |      0|  0|  10|          10|           3|
    |r_V_fu_696_p2                         |     +    |      0|  0|  11|           2|          11|
    |tmp_40_fu_452_p2                      |     +    |      0|  0|  10|          10|           2|
    |addconv_fu_768_p2                     |     -    |      0|  0|  12|          11|          12|
    |p_assign_7_fu_492_p2                  |     -    |      0|  0|  10|           1|          10|
    |p_assign_fu_740_p2                    |     -    |      0|  0|  11|           1|          11|
    |tmp_47_fu_548_p2                      |     -    |      0|  0|   2|           1|           2|
    |tmp_49_fu_588_p2                      |     -    |      0|  0|   3|           3|           2|
    |ap_sig_1076                           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1077                           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1079                           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_183                            |    and   |      0|  0|   1|           1|           1|
    |brmerge40_demorgan_i_i_fu_1237_p2     |    and   |      0|  0|   1|           1|           1|
    |carry_fu_1153_p2                      |    and   |      0|  0|   1|           1|           1|
    |or_cond_i547_i_fu_478_p2              |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_821_p2                   |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_726_p2                 |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_1277_p2                   |    and   |      0|  0|   1|           1|           1|
    |p_38_i_i_fu_1225_p2                   |    and   |      0|  0|   1|           1|           1|
    |p_41_i_i_fu_1211_p2                   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_798_p2                    |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_1255_p2                  |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_fu_1193_p2            |   icmp   |      0|  0|   3|           9|           2|
    |Range1_all_zeros_fu_1199_p2           |   icmp   |      0|  0|   3|           9|           1|
    |Range2_all_ones_fu_1177_p2            |   icmp   |      0|  0|   3|           8|           2|
    |exitcond1_fu_394_p2                   |   icmp   |      0|  0|   3|           9|           6|
    |exitcond_fu_668_p2                    |   icmp   |      0|  0|   4|          10|          10|
    |icmp1_fu_690_p2                       |   icmp   |      0|  0|   3|           9|           1|
    |icmp_fu_428_p2                        |   icmp   |      0|  0|   3|           8|           1|
    |tmp_139_not_fu_412_p2                 |   icmp   |      0|  0|   3|           9|           7|
    |tmp_188_2_fu_440_p2                   |   icmp   |      0|  0|   3|           9|           1|
    |tmp_36_fu_406_p2                      |   icmp   |      0|  0|   3|           9|           7|
    |tmp_38_fu_434_p2                      |   icmp   |      0|  0|   3|           9|           1|
    |tmp_39_fu_446_p2                      |   icmp   |      0|  0|   3|           9|           7|
    |tmp_42_fu_472_p2                      |   icmp   |      0|  0|   4|          10|           9|
    |tmp_44_fu_506_p2                      |   icmp   |      0|  0|   4|          10|           9|
    |tmp_54_fu_720_p2                      |   icmp   |      0|  0|   4|          11|          10|
    |tmp_56_fu_762_p2                      |   icmp   |      0|  0|   4|          11|          10|
    |ap_sig_179                            |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_816_p2                     |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_1272_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_fu_1282_p2              |    or    |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_792_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp5_demorgan_fu_1243_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp6_fu_1287_p2                       |    or    |      0|  0|   1|           1|           1|
    |underflow_not_i_fu_1291_p2            |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_V_0_fu_862_p3         |  select  |      0|  0|  10|           1|          10|
    |col_buf_0_val_1_V_0_fu_881_p3         |  select  |      0|  0|  10|           1|          10|
    |col_buf_0_val_2_V_0_fu_900_p3         |  select  |      0|  0|  10|           1|          10|
    |deleted_ones_fu_1217_p3               |  select  |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_1261_p3              |  select  |      0|  0|   1|           1|           1|
    |p_Val2_10_mux_i_fu_1296_p3            |  select  |      0|  0|  10|           1|           9|
    |p_Val2_i_fu_1303_p3                   |  select  |      0|  0|  11|           1|          11|
    |p_dst_data_stream_V_V_din             |  select  |      0|  0|  10|           1|          10|
    |p_p_i548_i_fu_498_p3                  |  select  |      0|  0|  10|           1|          10|
    |p_p_i_i_fu_746_p3                     |  select  |      0|  0|  11|           1|          11|
    |sel_tmp_fu_778_p3                     |  select  |      0|  0|  13|           1|          13|
    |src_kernel_win_0_val_0_V_0_fu_933_p3  |  select  |      0|  0|  10|           1|          10|
    |src_kernel_win_0_val_1_V_0_fu_951_p3  |  select  |      0|  0|  10|           1|          10|
    |src_kernel_win_0_val_2_V_0_fu_969_p3  |  select  |      0|  0|  10|           1|          10|
    |tmp_112_fu_614_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_113_fu_622_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_48_fu_554_p3                      |  select  |      0|  0|   2|           1|           2|
    |tmp_50_fu_594_p3                      |  select  |      0|  0|   2|           1|           2|
    |x_fu_804_p3                           |  select  |      0|  0|  13|           1|          13|
    |y_1_1_fu_636_p3                       |  select  |      0|  0|   2|           1|           2|
    |y_1_2_fu_650_p3                       |  select  |      0|  0|   2|           1|           2|
    |col_assign_1_t_fu_845_p2              |    xor   |      0|  0|   2|           2|           2|
    |p_not_i_i_fu_1266_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_714_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_466_p2                         |    xor   |      0|  0|   2|           1|           2|
    |row_assign_8_1_t_fu_644_p2            |    xor   |      0|  0|   2|           2|           2|
    |row_assign_8_2_t_fu_658_p2            |    xor   |      0|  0|   2|           2|           2|
    |row_assign_8_fu_630_p2                |    xor   |      0|  0|   2|           2|           2|
    |tmp5_fu_1249_p2                       |    xor   |      0|  0|   2|           1|           2|
    |tmp_2_i_fu_1147_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_34_fu_357_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_3_i_fu_1205_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_45_fu_512_p2                      |    xor   |      0|  0|  11|          10|           2|
    |tmp_54_not_fu_786_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_i_fu_1231_p2                    |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 421|         346|         402|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it7        |   1|          2|    1|          2|
    |k_buf_0_val_4_V_d1           |  10|          3|   10|         30|
    |k_buf_0_val_5_V_d1           |  10|          3|   10|         30|
    |p_0104_0_i_reg_346           |  10|          2|   10|         20|
    |p_089_0_i_reg_335            |   9|          2|    9|         18|
    |p_dst_data_stream_V_V_blk_n  |   1|          2|    1|          2|
    |p_src_data_stream_V_V_blk_n  |   1|          2|    1|          2|
    |tmp_s_reg_324                |   1|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  44|         24|   44|        112|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |OP2_V_0_1_reg_1487                                          |  22|   0|   22|          0|
    |OP2_V_0_2_reg_1492                                          |  22|   0|   22|          0|
    |OP2_V_1_1_reg_1502                                          |  22|   0|   22|          0|
    |OP2_V_1_2_reg_1507                                          |  22|   0|   22|          0|
    |OP2_V_1_reg_1497                                            |  22|   0|   22|          0|
    |OP2_V_2_1_reg_1517                                          |  22|   0|   22|          0|
    |OP2_V_2_2_reg_1522                                          |  22|   0|   22|          0|
    |OP2_V_2_reg_1512                                            |  22|   0|   22|          0|
    |OP2_V_reg_1482                                              |  22|   0|   22|          0|
    |Range1_all_ones_reg_1710                                    |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1715                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                   |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                       |   1|   0|    1|          0|
    |ap_reg_ppstg_brmerge_reg_1603_pp0_iter1                     |   1|   0|    1|          0|
    |ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1                 |   1|   0|    1|          0|
    |ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3  |  10|   0|   10|          0|
    |ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1                     |   2|   0|    2|          0|
    |brmerge40_demorgan_i_i_reg_1731                             |   1|   0|    1|          0|
    |brmerge_reg_1603                                            |   1|   0|    1|          0|
    |carry_reg_1705                                              |   1|   0|    1|          0|
    |exitcond_reg_1580                                           |   1|   0|    1|          0|
    |i_V_reg_1531                                                |   9|   0|    9|          0|
    |icmp_reg_1545                                               |   1|   0|    1|          0|
    |k_buf_0_val_3_V_addr_reg_1614                               |  10|   0|   10|          0|
    |k_buf_0_val_4_V_addr_reg_1620                               |  10|   0|   10|          0|
    |k_buf_0_val_5_V_addr_reg_1626                               |  10|   0|   10|          0|
    |newsignbit_reg_1700                                         |   1|   0|    1|          0|
    |or_cond_i_i_reg_1589                                        |   1|   0|    1|          0|
    |or_cond_i_reg_1610                                          |   1|   0|    1|          0|
    |p_0104_0_i_reg_346                                          |  10|   0|   10|          0|
    |p_089_0_i_reg_335                                           |   9|   0|    9|          0|
    |p_38_i_i_reg_1720                                           |   1|   0|    1|          0|
    |p_Val2_21_1_2_reg_1664                                      |  22|   0|   22|          0|
    |p_Val2_21_2_1_reg_1679                                      |  22|   0|   22|          0|
    |p_Val2_24_0_2_reg_1659                                      |  23|   0|   23|          0|
    |p_Val2_24_2_reg_1684                                        |  24|   0|   24|          0|
    |p_Val2_2_reg_1694                                           |  10|   0|   10|          0|
    |p_Val2_s_reg_1654                                           |  22|   0|   22|          0|
    |right_border_buf_0_val_0_V_0_fu_198                         |  10|   0|   10|          0|
    |right_border_buf_0_val_1_V_0_fu_206                         |  10|   0|   10|          0|
    |right_border_buf_0_val_2_V_0_fu_202                         |  10|   0|   10|          0|
    |row_assign_8_1_t_reg_1570                                   |   2|   0|    2|          0|
    |row_assign_8_2_t_reg_1575                                   |   2|   0|    2|          0|
    |row_assign_8_reg_1565                                       |   2|   0|    2|          0|
    |src_kernel_win_0_val_0_V_0_reg_1632                         |  10|   0|   10|          0|
    |src_kernel_win_0_val_0_V_1_1_fu_178                         |  10|   0|   10|          0|
    |src_kernel_win_0_val_0_V_1_fu_174                           |  10|   0|   10|          0|
    |src_kernel_win_0_val_1_V_0_reg_1638                         |  10|   0|   10|          0|
    |src_kernel_win_0_val_1_V_1_1_fu_186                         |  10|   0|   10|          0|
    |src_kernel_win_0_val_1_V_1_fu_182                           |  10|   0|   10|          0|
    |src_kernel_win_0_val_2_V_0_reg_1644                         |  10|   0|   10|          0|
    |src_kernel_win_0_val_2_V_1_1_fu_194                         |  10|   0|   10|          0|
    |src_kernel_win_0_val_2_V_1_fu_190                           |  10|   0|   10|          0|
    |src_kernel_win_0_val_2_V_1_s_reg_1649                       |  10|   0|   10|          0|
    |tmp1_reg_1669                                               |  24|   0|   24|          0|
    |tmp2_reg_1674                                               |  23|   0|   23|          0|
    |tmp4_reg_1689                                               |  23|   0|   23|          0|
    |tmp_117_reg_1598                                            |   2|   0|    2|          0|
    |tmp_139_not_reg_1540                                        |   1|   0|    1|          0|
    |tmp_188_2_reg_1554                                          |   1|   0|    1|          0|
    |tmp_36_reg_1536                                             |   1|   0|    1|          0|
    |tmp_38_reg_1550                                             |   1|   0|    1|          0|
    |tmp_39_reg_1558                                             |   1|   0|    1|          0|
    |tmp_5_i_reg_1725                                            |   1|   0|    1|          0|
    |tmp_s_reg_324                                               |   1|   0|    1|          0|
    |underflow_reg_1736                                          |   1|   0|    1|          0|
    |x_reg_1593                                                  |  13|   0|   13|          0|
    |exitcond_reg_1580                                           |   0|   1|    1|          0|
    |or_cond_i_reg_1610                                          |   0|   1|    1|          0|
    |src_kernel_win_0_val_0_V_0_reg_1632                         |   0|  10|   10|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 646|  12|  658|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  pynq_filters_Filter2D  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  pynq_filters_Filter2D  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  pynq_filters_Filter2D  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  pynq_filters_Filter2D  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  pynq_filters_Filter2D  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  pynq_filters_Filter2D  | return value |
|p_src_data_stream_V_V_dout     |  in |   10|   ap_fifo  |  p_src_data_stream_V_V  |    pointer   |
|p_src_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_V_V  |    pointer   |
|p_src_data_stream_V_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_V_V  |    pointer   |
|p_dst_data_stream_V_V_din      | out |   10|   ap_fifo  |  p_dst_data_stream_V_V  |    pointer   |
|p_dst_data_stream_V_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_V_V  |    pointer   |
|p_dst_data_stream_V_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_V_V  |    pointer   |
|p_kernel_val_0_V_0_read        |  in |   12|   ap_none  | p_kernel_val_0_V_0_read |    scalar    |
|p_kernel_val_0_V_1_read        |  in |   12|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read        |  in |   12|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read        |  in |   12|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_1_read        |  in |   12|   ap_none  | p_kernel_val_1_V_1_read |    scalar    |
|p_kernel_val_1_V_2_read        |  in |   12|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read        |  in |   12|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read        |  in |   12|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
|p_kernel_val_2_V_2_read        |  in |   12|   ap_none  | p_kernel_val_2_V_2_read |    scalar    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / (!exitcond1)
4 --> 
	12  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_13 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: p_kernel_val_2_V_2_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_2_read)

ST_1: p_kernel_val_2_V_1_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_1_read)

ST_1: p_kernel_val_2_V_0_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:4  %p_kernel_val_2_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_0_read)

ST_1: p_kernel_val_1_V_2_read21 [1/1] 0.00ns
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_2_read21 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_2_read)

ST_1: p_kernel_val_1_V_1_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:6  %p_kernel_val_1_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_1_read)

ST_1: p_kernel_val_1_V_0_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %p_kernel_val_1_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_0_read)

ST_1: p_kernel_val_0_V_2_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:8  %p_kernel_val_0_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_2_read)

ST_1: p_kernel_val_0_V_1_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:9  %p_kernel_val_0_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_1_read)

ST_1: p_kernel_val_0_V_0_read_2 [1/1] 0.00ns
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_0_read)

ST_1: k_buf_0_val_3_V [1/1] 2.71ns
arrayctor.loop1.i.preheader:11  %k_buf_0_val_3_V = alloca [640 x i10], align 2

ST_1: k_buf_0_val_4_V [1/1] 2.71ns
arrayctor.loop1.i.preheader:12  %k_buf_0_val_4_V = alloca [640 x i10], align 2

ST_1: k_buf_0_val_5_V [1/1] 2.71ns
arrayctor.loop1.i.preheader:13  %k_buf_0_val_5_V = alloca [640 x i10], align 2

ST_1: stg_27 [1/1] 1.57ns
arrayctor.loop1.i.preheader:14  br label %arrayctor.loop1.i


 <State 2>: 1.57ns
ST_2: tmp_s [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_34, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_34 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_34 = xor i1 %tmp_s, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

ST_2: stg_32 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_33 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_0_V_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_0_V_1 = alloca i10

ST_2: src_kernel_win_0_val_0_V_1_1 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_0_V_1_1 = alloca i10

ST_2: src_kernel_win_0_val_1_V_1 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_1_V_1 = alloca i10

ST_2: src_kernel_win_0_val_1_V_1_1 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_1_V_1_1 = alloca i10

ST_2: src_kernel_win_0_val_2_V_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_2_V_1 = alloca i10

ST_2: src_kernel_win_0_val_2_V_1_1 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_2_V_1_1 = alloca i10

ST_2: right_border_buf_0_val_0_V_0 [1/1] 0.00ns
._crit_edge.i:6  %right_border_buf_0_val_0_V_0 = alloca i10

ST_2: right_border_buf_0_val_2_V_0 [1/1] 0.00ns
._crit_edge.i:7  %right_border_buf_0_val_2_V_0 = alloca i10

ST_2: right_border_buf_0_val_1_V_0 [1/1] 0.00ns
._crit_edge.i:8  %right_border_buf_0_val_1_V_0 = alloca i10

ST_2: OP2_V [1/1] 0.00ns
._crit_edge.i:9  %OP2_V = sext i12 %p_kernel_val_0_V_0_read_2 to i22

ST_2: OP2_V_0_1 [1/1] 0.00ns
._crit_edge.i:10  %OP2_V_0_1 = sext i12 %p_kernel_val_0_V_1_read_2 to i22

ST_2: OP2_V_0_2 [1/1] 0.00ns
._crit_edge.i:11  %OP2_V_0_2 = sext i12 %p_kernel_val_0_V_2_read_2 to i22

ST_2: OP2_V_1 [1/1] 0.00ns
._crit_edge.i:12  %OP2_V_1 = sext i12 %p_kernel_val_1_V_0_read_2 to i22

ST_2: OP2_V_1_1 [1/1] 0.00ns
._crit_edge.i:13  %OP2_V_1_1 = sext i12 %p_kernel_val_1_V_1_read_2 to i22

ST_2: OP2_V_1_2 [1/1] 0.00ns
._crit_edge.i:14  %OP2_V_1_2 = sext i12 %p_kernel_val_1_V_2_read21 to i22

ST_2: OP2_V_2 [1/1] 0.00ns
._crit_edge.i:15  %OP2_V_2 = sext i12 %p_kernel_val_2_V_0_read_2 to i22

ST_2: OP2_V_2_1 [1/1] 0.00ns
._crit_edge.i:16  %OP2_V_2_1 = sext i12 %p_kernel_val_2_V_1_read_2 to i22

ST_2: OP2_V_2_2 [1/1] 0.00ns
._crit_edge.i:17  %OP2_V_2_2 = sext i12 %p_kernel_val_2_V_2_read_2 to i22

ST_2: stg_52 [1/1] 1.57ns
._crit_edge.i:18  br label %0


 <State 3>: 6.65ns
ST_3: p_089_0_i [1/1] 0.00ns
:0  %p_089_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_60_cast_cast [1/1] 0.00ns
:1  %tmp_60_cast_cast = zext i9 %p_089_0_i to i10

ST_3: stg_55 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 0)

ST_3: exitcond1 [1/1] 2.03ns
:3  %exitcond1 = icmp eq i9 %p_089_0_i, -30

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i9 %p_089_0_i, 1

ST_3: stg_58 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit", label %1

ST_3: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_3: tmp_32 [1/1] 0.00ns
:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_3: tmp_36 [1/1] 2.03ns
:2  %tmp_36 = icmp ult i9 %p_089_0_i, -32

ST_3: tmp_139_not [1/1] 2.03ns
:3  %tmp_139_not = icmp ugt i9 %p_089_0_i, -33

ST_3: tmp_99 [1/1] 0.00ns
:4  %tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_089_0_i, i32 1, i32 8)

ST_3: icmp [1/1] 2.00ns
:5  %icmp = icmp ne i8 %tmp_99, 0

ST_3: tmp_38 [1/1] 2.03ns
:6  %tmp_38 = icmp eq i9 %p_089_0_i, 0

ST_3: tmp_188_2 [1/1] 2.03ns
:7  %tmp_188_2 = icmp eq i9 %p_089_0_i, 1

ST_3: tmp_39 [1/1] 2.03ns
:8  %tmp_39 = icmp ugt i9 %p_089_0_i, -32

ST_3: tmp_40 [1/1] 1.84ns
:9  %tmp_40 = add i10 %tmp_60_cast_cast, -1

ST_3: tmp_100 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:10  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)

ST_3: rev [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:11  %rev = xor i1 %tmp_100, true

ST_3: tmp_42 [1/1] 2.07ns
:12  %tmp_42 = icmp slt i10 %tmp_40, 480

ST_3: or_cond_i547_i [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:13  %or_cond_i547_i = and i1 %tmp_42, %rev

ST_3: tmp_101 [1/1] 0.00ns
:14  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)

ST_3: p_assign_7 [1/1] 1.84ns
:15  %p_assign_7 = sub i10 0, %tmp_60_cast_cast

ST_3: p_p_i548_i [1/1] 1.37ns
:16  %p_p_i548_i = select i1 %tmp_101, i10 %p_assign_7, i10 %tmp_40

ST_3: tmp_44 [1/1] 2.07ns
:17  %tmp_44 = icmp slt i10 %p_p_i548_i, 480

ST_3: tmp_45 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:18  %tmp_45 = xor i10 %p_p_i548_i, 3

ST_3: p_assign_6_1 [1/1] 1.84ns
:19  %p_assign_6_1 = add i10 %tmp_60_cast_cast, -2

ST_3: tmp_102 [1/1] 0.00ns
:20  %tmp_102 = trunc i10 %p_assign_6_1 to i2

ST_3: tmp_103 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:21  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)

ST_3: tmp_104 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:22  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)

ST_3: tmp_105 [1/1] 0.00ns
:23  %tmp_105 = trunc i9 %p_089_0_i to i2

ST_3: tmp_47 [1/1] 0.80ns
:24  %tmp_47 = sub i2 1, %tmp_105

ST_3: tmp_48 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:25  %tmp_48 = select i1 %tmp_104, i2 %tmp_47, i2 %tmp_102

ST_3: p_assign_6_2 [1/1] 1.84ns
:26  %p_assign_6_2 = add i10 %tmp_60_cast_cast, -3

ST_3: tmp_106 [1/1] 0.00ns
:27  %tmp_106 = trunc i10 %p_assign_6_2 to i2

ST_3: tmp_107 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:28  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)

ST_3: tmp_108 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:29  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)

ST_3: tmp_49 [1/1] 0.80ns
:30  %tmp_49 = sub i2 -2, %tmp_105

ST_3: tmp_50 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:31  %tmp_50 = select i1 %tmp_108, i2 %tmp_49, i2 %tmp_106

ST_3: tmp_109 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:32  %tmp_109 = trunc i10 %tmp_40 to i2

ST_3: tmp_110 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:33  %tmp_110 = trunc i10 %p_p_i548_i to i2

ST_3: tmp_111 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:34  %tmp_111 = trunc i10 %tmp_45 to i2

ST_3: tmp_112 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:35  %tmp_112 = select i1 %tmp_44, i2 %tmp_110, i2 %tmp_111

ST_3: tmp_113 [1/1] 0.00ns (grouped into LUT with out node row_assign_8)
:36  %tmp_113 = select i1 %or_cond_i547_i, i2 %tmp_109, i2 %tmp_112

ST_3: row_assign_8 [1/1] 1.37ns (out node of the LUT)
:37  %row_assign_8 = xor i2 %tmp_113, -1

ST_3: y_1_1 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_1_t)
:38  %y_1_1 = select i1 %tmp_103, i2 %tmp_48, i2 %tmp_102

ST_3: row_assign_8_1_t [1/1] 1.37ns (out node of the LUT)
:39  %row_assign_8_1_t = xor i2 %y_1_1, -1

ST_3: y_1_2 [1/1] 0.00ns (grouped into LUT with out node row_assign_8_2_t)
:40  %y_1_2 = select i1 %tmp_107, i2 %tmp_50, i2 %tmp_106

ST_3: row_assign_8_2_t [1/1] 1.37ns (out node of the LUT)
:41  %row_assign_8_2_t = xor i2 %y_1_2, -1

ST_3: stg_101 [1/1] 1.57ns
:42  br label %2

ST_3: stg_102 [1/1] 0.00ns
filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit:0  ret void


 <State 4>: 8.06ns
ST_4: p_0104_0_i [1/1] 0.00ns
:0  %p_0104_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge536.i ]

ST_4: tmp_63_cast_cast [1/1] 0.00ns
:1  %tmp_63_cast_cast = zext i10 %p_0104_0_i to i11

ST_4: stg_105 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 0)

ST_4: exitcond [1/1] 2.07ns
:3  %exitcond = icmp eq i10 %p_0104_0_i, -382

ST_4: j_V [1/1] 1.84ns
:4  %j_V = add i10 %p_0104_0_i, 1

ST_4: stg_108 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %.critedge.i_ifconv

ST_4: tmp_114 [1/1] 0.00ns
.critedge.i_ifconv:6  %tmp_114 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0104_0_i, i32 1, i32 9)

ST_4: icmp1 [1/1] 2.03ns
.critedge.i_ifconv:7  %icmp1 = icmp ne i9 %tmp_114, 0

ST_4: r_V [1/1] 1.84ns
.critedge.i_ifconv:9  %r_V = add i11 -1, %tmp_63_cast_cast

ST_4: r_V_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:10  %r_V_cast = sext i11 %r_V to i13

ST_4: tmp_115 [1/1] 0.00ns
.critedge.i_ifconv:11  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: rev1 [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i)
.critedge.i_ifconv:12  %rev1 = xor i1 %tmp_115, true

ST_4: tmp_54 [1/1] 2.11ns
.critedge.i_ifconv:13  %tmp_54 = icmp slt i11 %r_V, 640

ST_4: or_cond_i_i [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:14  %or_cond_i_i = and i1 %tmp_54, %rev1

ST_4: tmp_116 [1/1] 0.00ns
.critedge.i_ifconv:15  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: p_assign [1/1] 1.84ns
.critedge.i_ifconv:16  %p_assign = sub i11 0, %tmp_63_cast_cast

ST_4: p_p_i_i [1/1] 1.37ns
.critedge.i_ifconv:17  %p_p_i_i = select i1 %tmp_116, i11 %p_assign, i11 %r_V

ST_4: p_p_i_i_cast [1/1] 0.00ns
.critedge.i_ifconv:18  %p_p_i_i_cast = sext i11 %p_p_i_i to i12

ST_4: p_p_i_i_cast8 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:19  %p_p_i_i_cast8 = sext i11 %p_p_i_i to i13

ST_4: tmp_56 [1/1] 2.11ns
.critedge.i_ifconv:20  %tmp_56 = icmp slt i11 %p_p_i_i, 640

ST_4: addconv [1/1] 1.84ns
.critedge.i_ifconv:21  %addconv = sub i12 1279, %p_p_i_i_cast

ST_4: addconv_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:22  %addconv_cast = zext i12 %addconv to i13

ST_4: sel_tmp [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:23  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast

ST_4: tmp_54_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp5)
.critedge.i_ifconv:24  %tmp_54_not = xor i1 %tmp_54, true

ST_4: sel_tmp4 [1/1] 0.00ns (grouped into LUT with out node sel_tmp5)
.critedge.i_ifconv:25  %sel_tmp4 = or i1 %tmp_115, %tmp_54_not

ST_4: sel_tmp5 [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:26  %sel_tmp5 = and i1 %tmp_56, %sel_tmp4

ST_4: x [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:27  %x = select i1 %sel_tmp5, i13 %p_p_i_i_cast8, i13 %sel_tmp

ST_4: tmp_117 [1/1] 0.00ns
.critedge.i_ifconv:29  %tmp_117 = trunc i13 %x to i2

ST_4: brmerge [1/1] 1.37ns
.critedge.i_ifconv:30  %brmerge = or i1 %tmp_139_not, %tmp_54

ST_4: stg_132 [1/1] 0.00ns
.critedge.i_ifconv:45  br i1 %or_cond_i_i, label %3, label %._crit_edge529.i_ifconv

ST_4: stg_133 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit546.i.0

ST_4: stg_134 [1/1] 0.00ns
borderInterpolate.exit546.i.0:1  br i1 %tmp_38, label %"operator().exit589.i.0", label %._crit_edge531.i.1

ST_4: stg_135 [1/1] 0.00ns
._crit_edge531.i.1:0  br i1 %tmp_188_2, label %"operator().exit589.i.2", label %._crit_edge531.i.2

ST_4: stg_136 [1/1] 0.00ns
._crit_edge531.i.2:0  br label %._crit_edge529.i_ifconv

ST_4: stg_137 [1/1] 0.00ns
:0  br i1 %tmp_36, label %"operator().exit564.i.1.critedge", label %._crit_edge529.i_ifconv

ST_4: or_cond_i [1/1] 1.37ns
._crit_edge529.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

ST_4: stg_139 [1/1] 0.00ns
._crit_edge529.i_ifconv:7  br i1 %or_cond_i, label %.preheader, label %._crit_edge536.i


 <State 5>: 2.71ns
ST_5: col_assign_cast [1/1] 0.00ns
.critedge.i_ifconv:28  %col_assign_cast = sext i13 %x to i32

ST_5: tmp_58 [1/1] 0.00ns
.critedge.i_ifconv:31  %tmp_58 = zext i32 %col_assign_cast to i64

ST_5: k_buf_0_val_3_V_addr [1/1] 0.00ns
.critedge.i_ifconv:32  %k_buf_0_val_3_V_addr = getelementptr [640 x i10]* %k_buf_0_val_3_V, i64 0, i64 %tmp_58

ST_5: k_buf_0_val_3_V_load [2/2] 2.71ns
.critedge.i_ifconv:33  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2

ST_5: k_buf_0_val_4_V_addr [1/1] 0.00ns
.critedge.i_ifconv:37  %k_buf_0_val_4_V_addr = getelementptr [640 x i10]* %k_buf_0_val_4_V, i64 0, i64 %tmp_58

ST_5: k_buf_0_val_4_V_load [2/2] 2.71ns
.critedge.i_ifconv:38  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2

ST_5: k_buf_0_val_5_V_addr [1/1] 0.00ns
.critedge.i_ifconv:41  %k_buf_0_val_5_V_addr = getelementptr [640 x i10]* %k_buf_0_val_5_V, i64 0, i64 %tmp_58

ST_5: k_buf_0_val_5_V_load [2/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2


 <State 6>: 7.22ns
ST_6: right_border_buf_0_val_0_V_0_1 [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_V_0_1 = load i10* %right_border_buf_0_val_0_V_0

ST_6: right_border_buf_0_val_2_V_0_1 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_2_V_0_1 = load i10* %right_border_buf_0_val_2_V_0

ST_6: right_border_buf_0_val_1_V_0_1 [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_1_V_0_1 = load i10* %right_border_buf_0_val_1_V_0

ST_6: stg_151 [1/1] 0.00ns
.critedge.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_6: tmp_33 [1/1] 0.00ns
.critedge.i_ifconv:4  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_6: stg_153 [1/1] 0.00ns
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_154 [1/1] 0.00ns
.critedge.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind

ST_6: k_buf_0_val_3_V_load [1/2] 2.71ns
.critedge.i_ifconv:33  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2

ST_6: col_assign_1_t [1/1] 1.37ns
.critedge.i_ifconv:34  %col_assign_1_t = xor i2 %tmp_117, -1

ST_6: tmp_59 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_0_V_0)
.critedge.i_ifconv:35  %tmp_59 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_0_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

ST_6: col_buf_0_val_0_V_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i_ifconv:36  %col_buf_0_val_0_V_0 = select i1 %brmerge, i10 %k_buf_0_val_3_V_load, i10 %tmp_59

ST_6: k_buf_0_val_4_V_load [1/2] 2.71ns
.critedge.i_ifconv:38  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2

ST_6: tmp_60 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_1_V_0)
.critedge.i_ifconv:39  %tmp_60 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_1_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

ST_6: col_buf_0_val_1_V_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i_ifconv:40  %col_buf_0_val_1_V_0 = select i1 %brmerge, i10 %k_buf_0_val_4_V_load, i10 %tmp_60

ST_6: k_buf_0_val_5_V_load [1/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2

ST_6: tmp_61 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_2_V_0)
.critedge.i_ifconv:43  %tmp_61 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_2_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)

ST_6: col_buf_0_val_2_V_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i_ifconv:44  %col_buf_0_val_2_V_0 = select i1 %brmerge, i10 %k_buf_0_val_5_V_load, i10 %tmp_61

ST_6: tmp_V_13 [1/1] 4.38ns
borderInterpolate.exit546.i.0:0  %tmp_V_13 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

ST_6: stg_166 [1/1] 2.71ns
operator().exit589.i.0:0  store i10 %tmp_V_13, i10* %k_buf_0_val_5_V_addr, align 2

ST_6: stg_167 [1/1] 2.71ns
operator().exit589.i.0:1  store i10 %tmp_V_13, i10* %k_buf_0_val_4_V_addr, align 2

ST_6: stg_168 [1/1] 0.00ns
operator().exit589.i.0:2  br label %._crit_edge531.i.1

ST_6: stg_169 [1/1] 2.71ns
operator().exit589.i.2:0  store i10 %tmp_V_13, i10* %k_buf_0_val_3_V_addr, align 2

ST_6: stg_170 [1/1] 0.00ns
operator().exit589.i.2:1  br label %._crit_edge531.i.2

ST_6: stg_171 [1/1] 2.71ns
operator().exit564.i.1.critedge:0  store i10 %k_buf_0_val_4_V_load, i10* %k_buf_0_val_5_V_addr, align 2

ST_6: stg_172 [1/1] 2.71ns
operator().exit564.i.1.critedge:1  store i10 %k_buf_0_val_3_V_load, i10* %k_buf_0_val_4_V_addr, align 2

ST_6: tmp_V [1/1] 4.38ns
operator().exit564.i.1.critedge:2  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

ST_6: stg_174 [1/1] 2.71ns
operator().exit564.i.1.critedge:3  store i10 %tmp_V, i10* %k_buf_0_val_3_V_addr, align 2

ST_6: stg_175 [1/1] 0.00ns
operator().exit564.i.1.critedge:4  store i10 %col_buf_0_val_1_V_0, i10* %right_border_buf_0_val_1_V_0

ST_6: stg_176 [1/1] 0.00ns
operator().exit564.i.1.critedge:5  store i10 %col_buf_0_val_2_V_0, i10* %right_border_buf_0_val_2_V_0

ST_6: stg_177 [1/1] 0.00ns
operator().exit564.i.1.critedge:6  store i10 %col_buf_0_val_0_V_0, i10* %right_border_buf_0_val_0_V_0

ST_6: stg_178 [1/1] 0.00ns
operator().exit564.i.1.critedge:7  br label %._crit_edge529.i_ifconv

ST_6: tmp_62 [1/1] 1.57ns
._crit_edge529.i_ifconv:0  %tmp_62 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8)

ST_6: src_kernel_win_0_val_0_V_0 [1/1] 1.37ns
._crit_edge529.i_ifconv:1  %src_kernel_win_0_val_0_V_0 = select i1 %tmp_39, i10 %tmp_62, i10 %col_buf_0_val_0_V_0

ST_6: tmp_63 [1/1] 1.57ns
._crit_edge529.i_ifconv:2  %tmp_63 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_1_t)

ST_6: src_kernel_win_0_val_1_V_0 [1/1] 1.37ns
._crit_edge529.i_ifconv:3  %src_kernel_win_0_val_1_V_0 = select i1 %tmp_39, i10 %tmp_63, i10 %col_buf_0_val_1_V_0

ST_6: tmp_64 [1/1] 1.57ns
._crit_edge529.i_ifconv:4  %tmp_64 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_2_t)

ST_6: src_kernel_win_0_val_2_V_0 [1/1] 1.37ns
._crit_edge529.i_ifconv:5  %src_kernel_win_0_val_2_V_0 = select i1 %tmp_39, i10 %tmp_64, i10 %col_buf_0_val_2_V_0

ST_6: src_kernel_win_0_val_2_V_1_s [1/1] 0.00ns
.preheader:4  %src_kernel_win_0_val_2_V_1_s = load i10* %src_kernel_win_0_val_2_V_1

ST_6: src_kernel_win_0_val_2_V_1_1_142 [1/1] 0.00ns
.preheader:5  %src_kernel_win_0_val_2_V_1_1_142 = load i10* %src_kernel_win_0_val_2_V_1_1

ST_6: OP1_V [1/1] 0.00ns
.preheader:6  %OP1_V = sext i10 %src_kernel_win_0_val_2_V_1_1_142 to i22

ST_6: p_Val2_s [1/1] 6.38ns
.preheader:7  %p_Val2_s = mul i22 %OP2_V, %OP1_V

ST_6: src_kernel_win_0_val_2_V_1_2 [1/1] 0.00ns
._crit_edge536.i:2  %src_kernel_win_0_val_2_V_1_2 = load i10* %src_kernel_win_0_val_2_V_1

ST_6: stg_190 [1/1] 0.00ns
._crit_edge536.i:4  store i10 %src_kernel_win_0_val_2_V_1_2, i10* %src_kernel_win_0_val_2_V_1_1

ST_6: stg_191 [1/1] 0.00ns
._crit_edge536.i:5  store i10 %src_kernel_win_0_val_2_V_0, i10* %src_kernel_win_0_val_2_V_1


 <State 7>: 9.40ns
ST_7: tmp_230_0_cast [1/1] 0.00ns
.preheader:8  %tmp_230_0_cast = sext i22 %p_Val2_s to i23

ST_7: OP1_V_0_1 [1/1] 0.00ns
.preheader:9  %OP1_V_0_1 = sext i10 %src_kernel_win_0_val_2_V_1_s to i22

ST_7: p_Val2_21_0_1 [1/1] 3.36ns
.preheader:10  %p_Val2_21_0_1 = mul i22 %OP2_V_0_1, %OP1_V_0_1

ST_7: tmp_230_0_1_cast [1/1] 0.00ns
.preheader:11  %tmp_230_0_1_cast = sext i22 %p_Val2_21_0_1 to i23

ST_7: OP1_V_0_2 [1/1] 0.00ns
.preheader:12  %OP1_V_0_2 = sext i10 %src_kernel_win_0_val_2_V_0 to i22

ST_7: p_Val2_21_0_2 [1/1] 3.36ns
.preheader:13  %p_Val2_21_0_2 = mul i22 %OP2_V_0_2, %OP1_V_0_2

ST_7: tmp_230_0_2_cast [1/1] 0.00ns
.preheader:14  %tmp_230_0_2_cast = sext i22 %p_Val2_21_0_2 to i23

ST_7: tmp [1/1] 3.02ns
.preheader:15  %tmp = add i23 %tmp_230_0_cast, %tmp_230_0_2_cast

ST_7: p_Val2_24_0_2 [1/1] 3.02ns
.preheader:16  %p_Val2_24_0_2 = add i23 %tmp, %tmp_230_0_1_cast

ST_7: OP1_V_1_2 [1/1] 0.00ns
.preheader:24  %OP1_V_1_2 = sext i10 %src_kernel_win_0_val_1_V_0 to i22

ST_7: p_Val2_21_1_2 [1/1] 6.38ns
.preheader:25  %p_Val2_21_1_2 = mul i22 %OP2_V_1_2, %OP1_V_1_2


 <State 8>: 9.40ns
ST_8: src_kernel_win_0_val_0_V_1_s [1/1] 0.00ns
.preheader:0  %src_kernel_win_0_val_0_V_1_s = load i10* %src_kernel_win_0_val_0_V_1

ST_8: src_kernel_win_0_val_0_V_1_1_140 [1/1] 0.00ns
.preheader:1  %src_kernel_win_0_val_0_V_1_1_140 = load i10* %src_kernel_win_0_val_0_V_1_1

ST_8: src_kernel_win_0_val_1_V_1_s [1/1] 0.00ns
.preheader:2  %src_kernel_win_0_val_1_V_1_s = load i10* %src_kernel_win_0_val_1_V_1

ST_8: src_kernel_win_0_val_1_V_1_1_141 [1/1] 0.00ns
.preheader:3  %src_kernel_win_0_val_1_V_1_1_141 = load i10* %src_kernel_win_0_val_1_V_1_1

ST_8: p_Val2_24_0_2_cast [1/1] 0.00ns
.preheader:17  %p_Val2_24_0_2_cast = sext i23 %p_Val2_24_0_2 to i24

ST_8: OP1_V_1 [1/1] 0.00ns
.preheader:18  %OP1_V_1 = sext i10 %src_kernel_win_0_val_1_V_1_1_141 to i22

ST_8: p_Val2_21_1 [1/1] 3.36ns
.preheader:19  %p_Val2_21_1 = mul i22 %OP2_V_1, %OP1_V_1

ST_8: tmp_230_1_cast [1/1] 0.00ns
.preheader:20  %tmp_230_1_cast = sext i22 %p_Val2_21_1 to i24

ST_8: OP1_V_1_1 [1/1] 0.00ns
.preheader:21  %OP1_V_1_1 = sext i10 %src_kernel_win_0_val_1_V_1_s to i22

ST_8: p_Val2_21_1_1 [1/1] 3.36ns
.preheader:22  %p_Val2_21_1_1 = mul i22 %OP2_V_1_1, %OP1_V_1_1

ST_8: tmp_230_1_1_cast_cast [1/1] 0.00ns
.preheader:23  %tmp_230_1_1_cast_cast = sext i22 %p_Val2_21_1_1 to i23

ST_8: tmp_230_1_2_cast_cast [1/1] 0.00ns
.preheader:26  %tmp_230_1_2_cast_cast = sext i22 %p_Val2_21_1_2 to i23

ST_8: OP1_V_2 [1/1] 0.00ns
.preheader:27  %OP1_V_2 = sext i10 %src_kernel_win_0_val_0_V_1_1_140 to i22

ST_8: p_Val2_21_2 [1/1] 3.36ns
.preheader:28  %p_Val2_21_2 = mul i22 %OP2_V_2, %OP1_V_2

ST_8: tmp_230_2_cast_cast [1/1] 0.00ns
.preheader:29  %tmp_230_2_cast_cast = sext i22 %p_Val2_21_2 to i23

ST_8: tmp1 [1/1] 3.02ns
.preheader:30  %tmp1 = add i24 %p_Val2_24_0_2_cast, %tmp_230_1_cast

ST_8: tmp3 [1/1] 3.02ns
.preheader:31  %tmp3 = add i23 %tmp_230_1_2_cast_cast, %tmp_230_2_cast_cast

ST_8: tmp2 [1/1] 3.02ns
.preheader:32  %tmp2 = add i23 %tmp3, %tmp_230_1_1_cast_cast

ST_8: OP1_V_2_1 [1/1] 0.00ns
.preheader:36  %OP1_V_2_1 = sext i10 %src_kernel_win_0_val_0_V_1_s to i22

ST_8: p_Val2_21_2_1 [1/1] 6.38ns
.preheader:37  %p_Val2_21_2_1 = mul i22 %OP2_V_2_1, %OP1_V_2_1

ST_8: src_kernel_win_0_val_0_V_1_2 [1/1] 0.00ns
._crit_edge536.i:0  %src_kernel_win_0_val_0_V_1_2 = load i10* %src_kernel_win_0_val_0_V_1

ST_8: src_kernel_win_0_val_1_V_1_2 [1/1] 0.00ns
._crit_edge536.i:1  %src_kernel_win_0_val_1_V_1_2 = load i10* %src_kernel_win_0_val_1_V_1

ST_8: empty [1/1] 0.00ns
._crit_edge536.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_33)

ST_8: stg_226 [1/1] 0.00ns
._crit_edge536.i:6  store i10 %src_kernel_win_0_val_1_V_1_2, i10* %src_kernel_win_0_val_1_V_1_1

ST_8: stg_227 [1/1] 0.00ns
._crit_edge536.i:7  store i10 %src_kernel_win_0_val_1_V_0, i10* %src_kernel_win_0_val_1_V_1

ST_8: stg_228 [1/1] 0.00ns
._crit_edge536.i:8  store i10 %src_kernel_win_0_val_0_V_1_2, i10* %src_kernel_win_0_val_0_V_1_1

ST_8: stg_229 [1/1] 0.00ns
._crit_edge536.i:9  store i10 %src_kernel_win_0_val_0_V_0, i10* %src_kernel_win_0_val_0_V_1

ST_8: stg_230 [1/1] 0.00ns
._crit_edge536.i:10  br label %2


 <State 9>: 6.38ns
ST_9: tmp2_cast [1/1] 0.00ns
.preheader:33  %tmp2_cast = sext i23 %tmp2 to i24

ST_9: p_Val2_24_2 [1/1] 2.20ns
.preheader:34  %p_Val2_24_2 = add i24 %tmp2_cast, %tmp1

ST_9: tmp_230_2_1_cast_cast [1/1] 0.00ns
.preheader:38  %tmp_230_2_1_cast_cast = sext i22 %p_Val2_21_2_1 to i23

ST_9: OP1_V_2_2 [1/1] 0.00ns
.preheader:39  %OP1_V_2_2 = sext i10 %src_kernel_win_0_val_0_V_0 to i22

ST_9: p_Val2_21_2_2 [1/1] 3.36ns
.preheader:40  %p_Val2_21_2_2 = mul i22 %OP2_V_2_2, %OP1_V_2_2

ST_9: tmp_230_2_2_cast_cast [1/1] 0.00ns
.preheader:41  %tmp_230_2_2_cast_cast = sext i22 %p_Val2_21_2_2 to i23

ST_9: tmp4 [1/1] 3.02ns
.preheader:42  %tmp4 = add i23 %tmp_230_2_1_cast_cast, %tmp_230_2_2_cast_cast


 <State 10>: 8.15ns
ST_10: p_Val2_24_2_cast [1/1] 0.00ns
.preheader:35  %p_Val2_24_2_cast = sext i24 %p_Val2_24_2 to i25

ST_10: tmp4_cast [1/1] 0.00ns
.preheader:43  %tmp4_cast = sext i23 %tmp4 to i25

ST_10: p_Val2_4 [1/1] 2.20ns
.preheader:44  %p_Val2_4 = add i25 %tmp4_cast, %p_Val2_24_2_cast

ST_10: signbit [1/1] 0.00ns
.preheader:45  %signbit = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 24)

ST_10: p_Val2_1 [1/1] 0.00ns
.preheader:46  %p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %p_Val2_4, i32 6, i32 15)

ST_10: tmp_119 [1/1] 0.00ns
.preheader:47  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 5)

ST_10: tmp_1_i [1/1] 0.00ns
.preheader:48  %tmp_1_i = zext i1 %tmp_119 to i10

ST_10: tmp_120 [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader:49  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 15)

ST_10: p_Val2_2 [1/1] 1.84ns
.preheader:50  %p_Val2_2 = add i10 %p_Val2_1, %tmp_1_i

ST_10: newsignbit [1/1] 0.00ns
.preheader:51  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_2, i32 9)

ST_10: tmp_2_i [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader:52  %tmp_2_i = xor i1 %newsignbit, true

ST_10: carry [1/1] 1.37ns (out node of the LUT)
.preheader:53  %carry = and i1 %tmp_120, %tmp_2_i

ST_10: tmp_122 [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:54  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 16)

ST_10: tmp_66 [1/1] 0.00ns
.preheader:55  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %p_Val2_4, i32 17, i32 24)

ST_10: Range2_all_ones [1/1] 2.00ns
.preheader:56  %Range2_all_ones = icmp eq i8 %tmp_66, -1

ST_10: tmp_67 [1/1] 0.00ns
.preheader:57  %tmp_67 = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %p_Val2_4, i32 16, i32 24)

ST_10: Range1_all_ones [1/1] 2.03ns
.preheader:58  %Range1_all_ones = icmp eq i9 %tmp_67, -1

ST_10: Range1_all_zeros [1/1] 2.03ns
.preheader:59  %Range1_all_zeros = icmp eq i9 %tmp_67, 0

ST_10: tmp_3_i [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:61  %tmp_3_i = xor i1 %tmp_122, true

ST_10: p_41_i_i [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:62  %p_41_i_i = and i1 %Range2_all_ones, %tmp_3_i

ST_10: deleted_ones [1/1] 0.00ns (grouped into LUT with out node brmerge40_demorgan_i_i)
.preheader:63  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i [1/1] 1.37ns
.preheader:64  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: tmp_5_i [1/1] 1.37ns
.preheader:67  %tmp_5_i = xor i1 %signbit, true

ST_10: brmerge40_demorgan_i_i [1/1] 1.37ns (out node of the LUT)
.preheader:69  %brmerge40_demorgan_i_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp5_demorgan [1/1] 0.00ns (grouped into LUT with out node underflow)
.preheader:70  %tmp5_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_i

ST_10: tmp5 [1/1] 0.00ns (grouped into LUT with out node underflow)
.preheader:71  %tmp5 = xor i1 %tmp5_demorgan, true

ST_10: underflow [1/1] 1.37ns (out node of the LUT)
.preheader:72  %underflow = and i1 %signbit, %tmp5


 <State 11>: 8.48ns
ST_11: deleted_zeros [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:60  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_11: p_not_i_i [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:65  %p_not_i_i = xor i1 %deleted_zeros, true

ST_11: brmerge_i_i [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:66  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_11: overflow [1/1] 0.00ns (grouped into LUT with out node brmerge_i_i_i)
.preheader:68  %overflow = and i1 %brmerge_i_i, %tmp_5_i

ST_11: brmerge_i_i_i [1/1] 1.37ns (out node of the LUT)
.preheader:73  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_11: tmp6 [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_143)
.preheader:74  %tmp6 = or i1 %brmerge40_demorgan_i_i, %tmp_5_i

ST_11: underflow_not_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_143)
.preheader:75  %underflow_not_i = or i1 %tmp6, %p_38_i_i

ST_11: p_Val2_10_mux_i [1/1] 1.37ns (out node of the LUT)
.preheader:76  %p_Val2_10_mux_i = select i1 %brmerge_i_i_i, i10 511, i10 %p_Val2_2

ST_11: p_Val2_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_143)
.preheader:77  %p_Val2_i = select i1 %underflow, i10 -512, i10 %p_Val2_2

ST_11: p_Val2_s_143 [1/1] 1.37ns (out node of the LUT)
.preheader:78  %p_Val2_s_143 = select i1 %underflow_not_i, i10 %p_Val2_10_mux_i, i10 %p_Val2_i

ST_11: stg_275 [1/1] 4.38ns
.preheader:79  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_V_V, i10 %p_Val2_s_143)

ST_11: stg_276 [1/1] 0.00ns
.preheader:80  br label %._crit_edge536.i


 <State 12>: 0.00ns
ST_12: empty_144 [1/1] 0.00ns
:0  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_32)

ST_12: stg_278 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13                           (specinterface    ) [ 0000000000000]
stg_14                           (specinterface    ) [ 0000000000000]
p_kernel_val_2_V_2_read_2        (read             ) [ 0010000000000]
p_kernel_val_2_V_1_read_2        (read             ) [ 0010000000000]
p_kernel_val_2_V_0_read_2        (read             ) [ 0010000000000]
p_kernel_val_1_V_2_read21        (read             ) [ 0010000000000]
p_kernel_val_1_V_1_read_2        (read             ) [ 0010000000000]
p_kernel_val_1_V_0_read_2        (read             ) [ 0010000000000]
p_kernel_val_0_V_2_read_2        (read             ) [ 0010000000000]
p_kernel_val_0_V_1_read_2        (read             ) [ 0010000000000]
p_kernel_val_0_V_0_read_2        (read             ) [ 0010000000000]
k_buf_0_val_3_V                  (alloca           ) [ 0011111111111]
k_buf_0_val_4_V                  (alloca           ) [ 0011111111111]
k_buf_0_val_5_V                  (alloca           ) [ 0011111111111]
stg_27                           (br               ) [ 0110000000000]
tmp_s                            (phi              ) [ 0010000000000]
tmp_34                           (xor              ) [ 0110000000000]
rbegin_i_i                       (specregionbegin  ) [ 0000000000000]
rend_i_i                         (specregionend    ) [ 0000000000000]
stg_32                           (speclooptripcount) [ 0000000000000]
stg_33                           (br               ) [ 0110000000000]
src_kernel_win_0_val_0_V_1       (alloca           ) [ 0001111111111]
src_kernel_win_0_val_0_V_1_1     (alloca           ) [ 0001111111111]
src_kernel_win_0_val_1_V_1       (alloca           ) [ 0001111111111]
src_kernel_win_0_val_1_V_1_1     (alloca           ) [ 0001111111111]
src_kernel_win_0_val_2_V_1       (alloca           ) [ 0001111111111]
src_kernel_win_0_val_2_V_1_1     (alloca           ) [ 0001111111111]
right_border_buf_0_val_0_V_0     (alloca           ) [ 0001111111111]
right_border_buf_0_val_2_V_0     (alloca           ) [ 0001111111111]
right_border_buf_0_val_1_V_0     (alloca           ) [ 0001111111111]
OP2_V                            (sext             ) [ 0001111111111]
OP2_V_0_1                        (sext             ) [ 0001111111111]
OP2_V_0_2                        (sext             ) [ 0001111111111]
OP2_V_1                          (sext             ) [ 0001111111111]
OP2_V_1_1                        (sext             ) [ 0001111111111]
OP2_V_1_2                        (sext             ) [ 0001111111111]
OP2_V_2                          (sext             ) [ 0001111111111]
OP2_V_2_1                        (sext             ) [ 0001111111111]
OP2_V_2_2                        (sext             ) [ 0001111111111]
stg_52                           (br               ) [ 0011111111111]
p_089_0_i                        (phi              ) [ 0001000000000]
tmp_60_cast_cast                 (zext             ) [ 0000000000000]
stg_55                           (speclooptripcount) [ 0000000000000]
exitcond1                        (icmp             ) [ 0001111111111]
i_V                              (add              ) [ 0011111111111]
stg_58                           (br               ) [ 0000000000000]
stg_59                           (specloopname     ) [ 0000000000000]
tmp_32                           (specregionbegin  ) [ 0000111111111]
tmp_36                           (icmp             ) [ 0000111111110]
tmp_139_not                      (icmp             ) [ 0000111111110]
tmp_99                           (partselect       ) [ 0000000000000]
icmp                             (icmp             ) [ 0000111111110]
tmp_38                           (icmp             ) [ 0000111111110]
tmp_188_2                        (icmp             ) [ 0000111111110]
tmp_39                           (icmp             ) [ 0000111111110]
tmp_40                           (add              ) [ 0000000000000]
tmp_100                          (bitselect        ) [ 0000000000000]
rev                              (xor              ) [ 0000000000000]
tmp_42                           (icmp             ) [ 0000000000000]
or_cond_i547_i                   (and              ) [ 0000000000000]
tmp_101                          (bitselect        ) [ 0000000000000]
p_assign_7                       (sub              ) [ 0000000000000]
p_p_i548_i                       (select           ) [ 0000000000000]
tmp_44                           (icmp             ) [ 0000000000000]
tmp_45                           (xor              ) [ 0000000000000]
p_assign_6_1                     (add              ) [ 0000000000000]
tmp_102                          (trunc            ) [ 0000000000000]
tmp_103                          (bitselect        ) [ 0000000000000]
tmp_104                          (bitselect        ) [ 0000000000000]
tmp_105                          (trunc            ) [ 0000000000000]
tmp_47                           (sub              ) [ 0000000000000]
tmp_48                           (select           ) [ 0000000000000]
p_assign_6_2                     (add              ) [ 0000000000000]
tmp_106                          (trunc            ) [ 0000000000000]
tmp_107                          (bitselect        ) [ 0000000000000]
tmp_108                          (bitselect        ) [ 0000000000000]
tmp_49                           (sub              ) [ 0000000000000]
tmp_50                           (select           ) [ 0000000000000]
tmp_109                          (trunc            ) [ 0000000000000]
tmp_110                          (trunc            ) [ 0000000000000]
tmp_111                          (trunc            ) [ 0000000000000]
tmp_112                          (select           ) [ 0000000000000]
tmp_113                          (select           ) [ 0000000000000]
row_assign_8                     (xor              ) [ 0000111111110]
y_1_1                            (select           ) [ 0000000000000]
row_assign_8_1_t                 (xor              ) [ 0000111111110]
y_1_2                            (select           ) [ 0000000000000]
row_assign_8_2_t                 (xor              ) [ 0000111111110]
stg_101                          (br               ) [ 0001111111111]
stg_102                          (ret              ) [ 0000000000000]
p_0104_0_i                       (phi              ) [ 0000100001110]
tmp_63_cast_cast                 (zext             ) [ 0000000000000]
stg_105                          (speclooptripcount) [ 0000000000000]
exitcond                         (icmp             ) [ 0001111111111]
j_V                              (add              ) [ 0001111111111]
stg_108                          (br               ) [ 0000000000000]
tmp_114                          (partselect       ) [ 0000000000000]
icmp1                            (icmp             ) [ 0000000000000]
r_V                              (add              ) [ 0000000000000]
r_V_cast                         (sext             ) [ 0000000000000]
tmp_115                          (bitselect        ) [ 0000000000000]
rev1                             (xor              ) [ 0000000000000]
tmp_54                           (icmp             ) [ 0000000000000]
or_cond_i_i                      (and              ) [ 0001111111111]
tmp_116                          (bitselect        ) [ 0000000000000]
p_assign                         (sub              ) [ 0000000000000]
p_p_i_i                          (select           ) [ 0000000000000]
p_p_i_i_cast                     (sext             ) [ 0000000000000]
p_p_i_i_cast8                    (sext             ) [ 0000000000000]
tmp_56                           (icmp             ) [ 0000000000000]
addconv                          (sub              ) [ 0000000000000]
addconv_cast                     (zext             ) [ 0000000000000]
sel_tmp                          (select           ) [ 0000000000000]
tmp_54_not                       (xor              ) [ 0000000000000]
sel_tmp4                         (or               ) [ 0000000000000]
sel_tmp5                         (and              ) [ 0000000000000]
x                                (select           ) [ 0000110000000]
tmp_117                          (trunc            ) [ 0000111000000]
brmerge                          (or               ) [ 0000111000000]
stg_132                          (br               ) [ 0000000000000]
stg_133                          (br               ) [ 0000000000000]
stg_134                          (br               ) [ 0000000000000]
stg_135                          (br               ) [ 0000000000000]
stg_136                          (br               ) [ 0000000000000]
stg_137                          (br               ) [ 0000000000000]
or_cond_i                        (and              ) [ 0000111111110]
stg_139                          (br               ) [ 0000000000000]
col_assign_cast                  (sext             ) [ 0000000000000]
tmp_58                           (zext             ) [ 0000000000000]
k_buf_0_val_3_V_addr             (getelementptr    ) [ 0000101000000]
k_buf_0_val_4_V_addr             (getelementptr    ) [ 0000101000000]
k_buf_0_val_5_V_addr             (getelementptr    ) [ 0000101000000]
right_border_buf_0_val_0_V_0_1   (load             ) [ 0000000000000]
right_border_buf_0_val_2_V_0_1   (load             ) [ 0000000000000]
right_border_buf_0_val_1_V_0_1   (load             ) [ 0000000000000]
stg_151                          (specloopname     ) [ 0000000000000]
tmp_33                           (specregionbegin  ) [ 0000100110000]
stg_153                          (specpipeline     ) [ 0000000000000]
stg_154                          (specloopname     ) [ 0000000000000]
k_buf_0_val_3_V_load             (load             ) [ 0000000000000]
col_assign_1_t                   (xor              ) [ 0000000000000]
tmp_59                           (mux              ) [ 0000000000000]
col_buf_0_val_0_V_0              (select           ) [ 0000000000000]
k_buf_0_val_4_V_load             (load             ) [ 0000000000000]
tmp_60                           (mux              ) [ 0000000000000]
col_buf_0_val_1_V_0              (select           ) [ 0000000000000]
k_buf_0_val_5_V_load             (load             ) [ 0000000000000]
tmp_61                           (mux              ) [ 0000000000000]
col_buf_0_val_2_V_0              (select           ) [ 0000000000000]
tmp_V_13                         (read             ) [ 0000000000000]
stg_166                          (store            ) [ 0000000000000]
stg_167                          (store            ) [ 0000000000000]
stg_168                          (br               ) [ 0000000000000]
stg_169                          (store            ) [ 0000000000000]
stg_170                          (br               ) [ 0000000000000]
stg_171                          (store            ) [ 0000000000000]
stg_172                          (store            ) [ 0000000000000]
tmp_V                            (read             ) [ 0000000000000]
stg_174                          (store            ) [ 0000000000000]
stg_175                          (store            ) [ 0000000000000]
stg_176                          (store            ) [ 0000000000000]
stg_177                          (store            ) [ 0000000000000]
stg_178                          (br               ) [ 0000000000000]
tmp_62                           (mux              ) [ 0000000000000]
src_kernel_win_0_val_0_V_0       (select           ) [ 0000100111000]
tmp_63                           (mux              ) [ 0000000000000]
src_kernel_win_0_val_1_V_0       (select           ) [ 0000100110000]
tmp_64                           (mux              ) [ 0000000000000]
src_kernel_win_0_val_2_V_0       (select           ) [ 0000100100000]
src_kernel_win_0_val_2_V_1_s     (load             ) [ 0000100100000]
src_kernel_win_0_val_2_V_1_1_142 (load             ) [ 0000000000000]
OP1_V                            (sext             ) [ 0000000000000]
p_Val2_s                         (mul              ) [ 0000100100000]
src_kernel_win_0_val_2_V_1_2     (load             ) [ 0000000000000]
stg_190                          (store            ) [ 0000000000000]
stg_191                          (store            ) [ 0000000000000]
tmp_230_0_cast                   (sext             ) [ 0000000000000]
OP1_V_0_1                        (sext             ) [ 0000000000000]
p_Val2_21_0_1                    (mul              ) [ 0000000000000]
tmp_230_0_1_cast                 (sext             ) [ 0000000000000]
OP1_V_0_2                        (sext             ) [ 0000000000000]
p_Val2_21_0_2                    (mul              ) [ 0000000000000]
tmp_230_0_2_cast                 (sext             ) [ 0000000000000]
tmp                              (add              ) [ 0000000000000]
p_Val2_24_0_2                    (add              ) [ 0000100010000]
OP1_V_1_2                        (sext             ) [ 0000000000000]
p_Val2_21_1_2                    (mul              ) [ 0000100010000]
src_kernel_win_0_val_0_V_1_s     (load             ) [ 0000000000000]
src_kernel_win_0_val_0_V_1_1_140 (load             ) [ 0000000000000]
src_kernel_win_0_val_1_V_1_s     (load             ) [ 0000000000000]
src_kernel_win_0_val_1_V_1_1_141 (load             ) [ 0000000000000]
p_Val2_24_0_2_cast               (sext             ) [ 0000000000000]
OP1_V_1                          (sext             ) [ 0000000000000]
p_Val2_21_1                      (mul              ) [ 0000000000000]
tmp_230_1_cast                   (sext             ) [ 0000000000000]
OP1_V_1_1                        (sext             ) [ 0000000000000]
p_Val2_21_1_1                    (mul              ) [ 0000000000000]
tmp_230_1_1_cast_cast            (sext             ) [ 0000000000000]
tmp_230_1_2_cast_cast            (sext             ) [ 0000000000000]
OP1_V_2                          (sext             ) [ 0000000000000]
p_Val2_21_2                      (mul              ) [ 0000000000000]
tmp_230_2_cast_cast              (sext             ) [ 0000000000000]
tmp1                             (add              ) [ 0000100001000]
tmp3                             (add              ) [ 0000000000000]
tmp2                             (add              ) [ 0000100001000]
OP1_V_2_1                        (sext             ) [ 0000000000000]
p_Val2_21_2_1                    (mul              ) [ 0000100001000]
src_kernel_win_0_val_0_V_1_2     (load             ) [ 0000000000000]
src_kernel_win_0_val_1_V_1_2     (load             ) [ 0000000000000]
empty                            (specregionend    ) [ 0000000000000]
stg_226                          (store            ) [ 0000000000000]
stg_227                          (store            ) [ 0000000000000]
stg_228                          (store            ) [ 0000000000000]
stg_229                          (store            ) [ 0000000000000]
stg_230                          (br               ) [ 0001111111111]
tmp2_cast                        (sext             ) [ 0000000000000]
p_Val2_24_2                      (add              ) [ 0000100000100]
tmp_230_2_1_cast_cast            (sext             ) [ 0000000000000]
OP1_V_2_2                        (sext             ) [ 0000000000000]
p_Val2_21_2_2                    (mul              ) [ 0000000000000]
tmp_230_2_2_cast_cast            (sext             ) [ 0000000000000]
tmp4                             (add              ) [ 0000100000100]
p_Val2_24_2_cast                 (sext             ) [ 0000000000000]
tmp4_cast                        (sext             ) [ 0000000000000]
p_Val2_4                         (add              ) [ 0000000000000]
signbit                          (bitselect        ) [ 0000000000000]
p_Val2_1                         (partselect       ) [ 0000000000000]
tmp_119                          (bitselect        ) [ 0000000000000]
tmp_1_i                          (zext             ) [ 0000000000000]
tmp_120                          (bitselect        ) [ 0000000000000]
p_Val2_2                         (add              ) [ 0000100000010]
newsignbit                       (bitselect        ) [ 0000100000010]
tmp_2_i                          (xor              ) [ 0000000000000]
carry                            (and              ) [ 0000100000010]
tmp_122                          (bitselect        ) [ 0000000000000]
tmp_66                           (partselect       ) [ 0000000000000]
Range2_all_ones                  (icmp             ) [ 0000000000000]
tmp_67                           (partselect       ) [ 0000000000000]
Range1_all_ones                  (icmp             ) [ 0000100000010]
Range1_all_zeros                 (icmp             ) [ 0000100000010]
tmp_3_i                          (xor              ) [ 0000000000000]
p_41_i_i                         (and              ) [ 0000000000000]
deleted_ones                     (select           ) [ 0000000000000]
p_38_i_i                         (and              ) [ 0000100000010]
tmp_5_i                          (xor              ) [ 0000100000010]
brmerge40_demorgan_i_i           (and              ) [ 0000100000010]
tmp5_demorgan                    (or               ) [ 0000000000000]
tmp5                             (xor              ) [ 0000000000000]
underflow                        (and              ) [ 0000100000010]
deleted_zeros                    (select           ) [ 0000000000000]
p_not_i_i                        (xor              ) [ 0000000000000]
brmerge_i_i                      (or               ) [ 0000000000000]
overflow                         (and              ) [ 0000000000000]
brmerge_i_i_i                    (or               ) [ 0000000000000]
tmp6                             (or               ) [ 0000000000000]
underflow_not_i                  (or               ) [ 0000000000000]
p_Val2_10_mux_i                  (select           ) [ 0000000000000]
p_Val2_i                         (select           ) [ 0000000000000]
p_Val2_s_143                     (select           ) [ 0000000000000]
stg_275                          (write            ) [ 0000000000000]
stg_276                          (br               ) [ 0000000000000]
empty_144                        (specregionend    ) [ 0000000000000]
stg_278                          (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_0_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_1_V_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_kernel_val_2_V_2_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_6_MC_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1842"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i10.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="k_buf_0_val_3_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="k_buf_0_val_4_V_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="k_buf_0_val_5_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_val_0_V_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_V_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_kernel_win_0_val_0_V_1_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_V_1_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="src_kernel_win_0_val_1_V_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_V_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="src_kernel_win_0_val_1_V_1_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_V_1_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="src_kernel_win_0_val_2_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_V_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="src_kernel_win_0_val_2_V_1_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_V_1_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_val_0_V_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_V_0/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="right_border_buf_0_val_2_V_0_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_V_0/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="right_border_buf_0_val_1_V_0_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_V_0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_kernel_val_2_V_2_read_2_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_2_read_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_kernel_val_2_V_1_read_2_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_read_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_2_V_0_read_2_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_read_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_1_V_2_read21_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_read21/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_kernel_val_1_V_1_read_2_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_1_read_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_kernel_val_1_V_0_read_2_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_read_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_kernel_val_0_V_2_read_2_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_read_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_kernel_val_0_V_1_read_2_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_read_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_kernel_val_0_V_0_read_2_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_0_read_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_13/6 tmp_V/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="stg_275_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_275/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_buf_0_val_3_V_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_V_addr/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="318" dir="0" index="3" bw="10" slack="1"/>
<pin id="319" dir="0" index="4" bw="10" slack="0"/>
<pin id="286" dir="1" index="2" bw="10" slack="0"/>
<pin id="320" dir="1" index="5" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_V_load/5 stg_169/6 stg_174/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="k_buf_0_val_4_V_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_V_addr/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="314" dir="0" index="3" bw="10" slack="1"/>
<pin id="315" dir="0" index="4" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="10" slack="0"/>
<pin id="316" dir="1" index="5" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_V_load/5 stg_167/6 stg_172/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="k_buf_0_val_5_V_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_V_addr/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="310" dir="0" index="3" bw="10" slack="1"/>
<pin id="311" dir="0" index="4" bw="10" slack="0"/>
<pin id="308" dir="1" index="2" bw="10" slack="0"/>
<pin id="312" dir="1" index="5" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_V_load/5 stg_166/6 stg_171/6 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_s_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_s_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_089_0_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="1"/>
<pin id="337" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_089_0_i (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_089_0_i_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="9" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_089_0_i/3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_0104_0_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0104_0_i (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_0104_0_i_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0104_0_i/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_34_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="OP2_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="1"/>
<pin id="365" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="OP2_V_0_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="1"/>
<pin id="368" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="OP2_V_0_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="1"/>
<pin id="371" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="OP2_V_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="1"/>
<pin id="374" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="OP2_V_1_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="OP2_V_1_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="1"/>
<pin id="380" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="OP2_V_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="1"/>
<pin id="383" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="OP2_V_2_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="1"/>
<pin id="386" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="OP2_V_2_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="1" index="1" bw="22" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_60_cast_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast_cast/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="exitcond1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_36_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_139_not_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="9" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_139_not/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_99_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="0" index="3" bw="5" slack="0"/>
<pin id="423" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_38_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_188_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188_2/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_39_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="0" index="1" bw="9" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_40_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_100_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="rev_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_42_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_cond_i547_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i547_i/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_101_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="10" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_assign_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_p_i548_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="0" index="2" bw="10" slack="0"/>
<pin id="502" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p_i548_i/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_44_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_45_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_assign_6_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_102_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_103_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_104_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_105_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_47_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_48_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="0"/>
<pin id="558" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_assign_6_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="0"/>
<pin id="565" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_106_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_107_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="10" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_108_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_49_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_50_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="2" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_109_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_110_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_111_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_112_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="0" index="2" bw="2" slack="0"/>
<pin id="618" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_112/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_113_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="0" index="2" bw="2" slack="0"/>
<pin id="626" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_113/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="row_assign_8_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="0"/>
<pin id="633" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="y_1_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="0" index="2" bw="2" slack="0"/>
<pin id="640" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="row_assign_8_1_t_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8_1_t/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="y_1_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="0" index="2" bw="2" slack="0"/>
<pin id="654" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_2/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="row_assign_8_2_t_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8_2_t/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_63_cast_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast_cast/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="exitcond_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="10" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="j_V_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_114_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="0" index="1" bw="10" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="0" index="3" bw="5" slack="0"/>
<pin id="685" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_114/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="0" index="1" bw="9" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="r_V_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="10" slack="0"/>
<pin id="699" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="r_V_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_115_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="11" slack="0"/>
<pin id="709" dir="0" index="2" bw="5" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_115/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="rev1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_54_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="or_cond_i_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_116_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="11" slack="0"/>
<pin id="735" dir="0" index="2" bw="5" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_116/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_assign_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="10" slack="0"/>
<pin id="743" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_p_i_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="11" slack="0"/>
<pin id="749" dir="0" index="2" bw="11" slack="0"/>
<pin id="750" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p_i_i/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_p_i_i_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="0"/>
<pin id="756" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_i_i_cast/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_p_i_i_cast8_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="11" slack="0"/>
<pin id="760" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_i_i_cast8/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_56_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="0" index="1" bw="11" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="addconv_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="addconv/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="addconv_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="12" slack="0"/>
<pin id="776" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addconv_cast/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sel_tmp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="13" slack="0"/>
<pin id="781" dir="0" index="2" bw="13" slack="0"/>
<pin id="782" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_54_not_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_54_not/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sel_tmp4_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sel_tmp5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="x_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="13" slack="0"/>
<pin id="807" dir="0" index="2" bw="13" slack="0"/>
<pin id="808" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_117_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="0"/>
<pin id="814" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="brmerge_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="or_cond_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="col_assign_cast_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="13" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_58_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="right_border_buf_0_val_0_V_0_1_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="4"/>
<pin id="838" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_V_0_1/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="right_border_buf_0_val_2_V_0_1_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="4"/>
<pin id="841" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_V_0_1/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="right_border_buf_0_val_1_V_0_1_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="4"/>
<pin id="844" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_V_0_1/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="col_assign_1_t_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="2"/>
<pin id="847" dir="0" index="1" bw="2" slack="0"/>
<pin id="848" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_1_t/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_59_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="10" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="0" index="3" bw="1" slack="0"/>
<pin id="855" dir="0" index="4" bw="2" slack="0"/>
<pin id="856" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="col_buf_0_val_0_V_0_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="2"/>
<pin id="864" dir="0" index="1" bw="10" slack="0"/>
<pin id="865" dir="0" index="2" bw="10" slack="0"/>
<pin id="866" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_V_0/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_60_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="0" index="1" bw="10" slack="0"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="0" index="3" bw="1" slack="0"/>
<pin id="874" dir="0" index="4" bw="2" slack="0"/>
<pin id="875" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="col_buf_0_val_1_V_0_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="2"/>
<pin id="883" dir="0" index="1" bw="10" slack="0"/>
<pin id="884" dir="0" index="2" bw="10" slack="0"/>
<pin id="885" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_V_0/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_61_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="0"/>
<pin id="890" dir="0" index="1" bw="10" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="0" index="3" bw="1" slack="0"/>
<pin id="893" dir="0" index="4" bw="2" slack="0"/>
<pin id="894" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="col_buf_0_val_2_V_0_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="2"/>
<pin id="902" dir="0" index="1" bw="10" slack="0"/>
<pin id="903" dir="0" index="2" bw="10" slack="0"/>
<pin id="904" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_V_0/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="stg_175_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="0"/>
<pin id="909" dir="0" index="1" bw="10" slack="4"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_175/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="stg_176_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="10" slack="0"/>
<pin id="914" dir="0" index="1" bw="10" slack="4"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_176/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="stg_177_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="0" index="1" bw="10" slack="4"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_177/6 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_62_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="0"/>
<pin id="925" dir="0" index="2" bw="10" slack="0"/>
<pin id="926" dir="0" index="3" bw="10" slack="0"/>
<pin id="927" dir="0" index="4" bw="2" slack="3"/>
<pin id="928" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="src_kernel_win_0_val_0_V_0_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="3"/>
<pin id="935" dir="0" index="1" bw="10" slack="0"/>
<pin id="936" dir="0" index="2" bw="10" slack="0"/>
<pin id="937" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_V_0/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_63_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="0" index="1" bw="10" slack="0"/>
<pin id="943" dir="0" index="2" bw="10" slack="0"/>
<pin id="944" dir="0" index="3" bw="10" slack="0"/>
<pin id="945" dir="0" index="4" bw="2" slack="3"/>
<pin id="946" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="src_kernel_win_0_val_1_V_0_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="3"/>
<pin id="953" dir="0" index="1" bw="10" slack="0"/>
<pin id="954" dir="0" index="2" bw="10" slack="0"/>
<pin id="955" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_V_0/6 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_64_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="0"/>
<pin id="960" dir="0" index="1" bw="10" slack="0"/>
<pin id="961" dir="0" index="2" bw="10" slack="0"/>
<pin id="962" dir="0" index="3" bw="10" slack="0"/>
<pin id="963" dir="0" index="4" bw="2" slack="3"/>
<pin id="964" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="969" class="1004" name="src_kernel_win_0_val_2_V_0_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="3"/>
<pin id="971" dir="0" index="1" bw="10" slack="0"/>
<pin id="972" dir="0" index="2" bw="10" slack="0"/>
<pin id="973" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_2_V_0/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="src_kernel_win_0_val_2_V_1_s_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="4"/>
<pin id="978" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_V_1_s/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="src_kernel_win_0_val_2_V_1_1_142_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="4"/>
<pin id="981" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_V_1_1_142/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="OP1_V_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="0"/>
<pin id="984" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="src_kernel_win_0_val_2_V_1_2_load_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="4"/>
<pin id="988" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_V_1_2/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="stg_190_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="0"/>
<pin id="991" dir="0" index="1" bw="10" slack="4"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_190/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="stg_191_store_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="10" slack="0"/>
<pin id="996" dir="0" index="1" bw="10" slack="4"/>
<pin id="997" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_191/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_230_0_cast_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="22" slack="1"/>
<pin id="1001" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_230_0_cast/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="OP1_V_0_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="10" slack="1"/>
<pin id="1004" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_0_1/7 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="OP1_V_0_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="1"/>
<pin id="1007" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_0_2/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="OP1_V_1_2_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="1"/>
<pin id="1010" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_2/7 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="src_kernel_win_0_val_0_V_1_s_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="6"/>
<pin id="1013" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_V_1_s/8 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="src_kernel_win_0_val_0_V_1_1_140_load_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="6"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_V_1_1_140/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="src_kernel_win_0_val_1_V_1_s_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="10" slack="6"/>
<pin id="1019" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_V_1_s/8 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="src_kernel_win_0_val_1_V_1_1_141_load_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="6"/>
<pin id="1022" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_V_1_1_141/8 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="p_Val2_24_0_2_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="23" slack="1"/>
<pin id="1025" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_24_0_2_cast/8 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="OP1_V_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="0"/>
<pin id="1028" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/8 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="OP1_V_1_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="0"/>
<pin id="1032" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_1/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_230_1_2_cast_cast_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="22" slack="1"/>
<pin id="1036" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_230_1_2_cast_cast/8 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="OP1_V_2_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/8 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="OP1_V_2_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="0"/>
<pin id="1043" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_1/8 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="src_kernel_win_0_val_0_V_1_2_load_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="10" slack="6"/>
<pin id="1047" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_V_1_2/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="src_kernel_win_0_val_1_V_1_2_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="6"/>
<pin id="1050" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_V_1_2/8 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="stg_226_store_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="0"/>
<pin id="1053" dir="0" index="1" bw="10" slack="6"/>
<pin id="1054" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_226/8 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="stg_227_store_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="2"/>
<pin id="1058" dir="0" index="1" bw="10" slack="6"/>
<pin id="1059" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_227/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="stg_228_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="10" slack="0"/>
<pin id="1062" dir="0" index="1" bw="10" slack="6"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_228/8 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="stg_229_store_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="10" slack="2"/>
<pin id="1067" dir="0" index="1" bw="10" slack="6"/>
<pin id="1068" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_229/8 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp2_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="23" slack="1"/>
<pin id="1071" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="p_Val2_24_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="23" slack="0"/>
<pin id="1074" dir="0" index="1" bw="24" slack="1"/>
<pin id="1075" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24_2/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_230_2_1_cast_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="22" slack="1"/>
<pin id="1079" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_230_2_1_cast_cast/9 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="OP1_V_2_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="10" slack="3"/>
<pin id="1082" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_2/9 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="p_Val2_24_2_cast_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="24" slack="1"/>
<pin id="1085" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_24_2_cast/10 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp4_cast_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="23" slack="1"/>
<pin id="1088" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/10 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="p_Val2_4_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="23" slack="0"/>
<pin id="1091" dir="0" index="1" bw="24" slack="0"/>
<pin id="1092" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="signbit_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="25" slack="0"/>
<pin id="1098" dir="0" index="2" bw="6" slack="0"/>
<pin id="1099" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/10 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="p_Val2_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="0"/>
<pin id="1105" dir="0" index="1" bw="25" slack="0"/>
<pin id="1106" dir="0" index="2" bw="4" slack="0"/>
<pin id="1107" dir="0" index="3" bw="5" slack="0"/>
<pin id="1108" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/10 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_119_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="25" slack="0"/>
<pin id="1116" dir="0" index="2" bw="4" slack="0"/>
<pin id="1117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/10 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_1_i_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/10 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_120_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="25" slack="0"/>
<pin id="1128" dir="0" index="2" bw="5" slack="0"/>
<pin id="1129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/10 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="p_Val2_2_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="newsignbit_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="10" slack="0"/>
<pin id="1142" dir="0" index="2" bw="5" slack="0"/>
<pin id="1143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/10 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_2_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i/10 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="carry_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/10 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_122_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="25" slack="0"/>
<pin id="1162" dir="0" index="2" bw="6" slack="0"/>
<pin id="1163" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/10 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_66_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="25" slack="0"/>
<pin id="1170" dir="0" index="2" bw="6" slack="0"/>
<pin id="1171" dir="0" index="3" bw="6" slack="0"/>
<pin id="1172" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/10 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="Range2_all_ones_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="0"/>
<pin id="1179" dir="0" index="1" bw="8" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/10 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_67_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="9" slack="0"/>
<pin id="1185" dir="0" index="1" bw="25" slack="0"/>
<pin id="1186" dir="0" index="2" bw="6" slack="0"/>
<pin id="1187" dir="0" index="3" bw="6" slack="0"/>
<pin id="1188" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/10 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="Range1_all_ones_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="9" slack="0"/>
<pin id="1195" dir="0" index="1" bw="9" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="Range1_all_zeros_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="0"/>
<pin id="1201" dir="0" index="1" bw="9" slack="0"/>
<pin id="1202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_3_i_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3_i/10 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="p_41_i_i_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="deleted_ones_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="0" index="2" bw="1" slack="0"/>
<pin id="1221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="p_38_i_i_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_5_i_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5_i/10 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="brmerge40_demorgan_i_i_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i_i/10 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp5_demorgan_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5_demorgan/10 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="tmp5_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="1" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/10 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="underflow_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="deleted_zeros_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="1"/>
<pin id="1263" dir="0" index="1" bw="1" slack="1"/>
<pin id="1264" dir="0" index="2" bw="1" slack="1"/>
<pin id="1265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/11 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="p_not_i_i_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/11 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="brmerge_i_i_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="0" index="1" bw="1" slack="0"/>
<pin id="1275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/11 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="overflow_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="1" slack="1"/>
<pin id="1280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/11 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="brmerge_i_i_i_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/11 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="tmp6_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="0" index="1" bw="1" slack="1"/>
<pin id="1290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/11 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="underflow_not_i_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="1"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not_i/11 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="p_Val2_10_mux_i_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="10" slack="0"/>
<pin id="1299" dir="0" index="2" bw="10" slack="1"/>
<pin id="1300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10_mux_i/11 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="p_Val2_i_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="0" index="1" bw="10" slack="0"/>
<pin id="1306" dir="0" index="2" bw="10" slack="1"/>
<pin id="1307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_i/11 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="p_Val2_s_143_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="0" index="1" bw="10" slack="0"/>
<pin id="1312" dir="0" index="2" bw="10" slack="0"/>
<pin id="1313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_143/11 "/>
</bind>
</comp>

<comp id="1318" class="1007" name="grp_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="12" slack="6"/>
<pin id="1320" dir="0" index="1" bw="10" slack="0"/>
<pin id="1321" dir="0" index="2" bw="22" slack="0"/>
<pin id="1322" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_21_2/8 tmp_230_2_cast_cast/8 tmp3/8 "/>
</bind>
</comp>

<comp id="1325" class="1007" name="grp_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="12" slack="7"/>
<pin id="1327" dir="0" index="1" bw="10" slack="0"/>
<pin id="1328" dir="0" index="2" bw="22" slack="0"/>
<pin id="1329" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_21_2_2/9 tmp_230_2_2_cast_cast/9 tmp4/9 "/>
</bind>
</comp>

<comp id="1332" class="1007" name="grp_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="12" slack="6"/>
<pin id="1334" dir="0" index="1" bw="10" slack="0"/>
<pin id="1335" dir="0" index="2" bw="23" slack="0"/>
<pin id="1336" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_21_1_1/8 tmp_230_1_1_cast_cast/8 tmp2/8 "/>
</bind>
</comp>

<comp id="1339" class="1007" name="p_Val2_21_1_2_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="12" slack="5"/>
<pin id="1341" dir="0" index="1" bw="10" slack="0"/>
<pin id="1342" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_21_1_2/7 "/>
</bind>
</comp>

<comp id="1344" class="1007" name="grp_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="12" slack="6"/>
<pin id="1346" dir="0" index="1" bw="10" slack="0"/>
<pin id="1347" dir="0" index="2" bw="23" slack="0"/>
<pin id="1348" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_21_1/8 tmp_230_1_cast/8 tmp1/8 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="p_Val2_21_2_1_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="6"/>
<pin id="1353" dir="0" index="1" bw="10" slack="0"/>
<pin id="1354" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_21_2_1/8 "/>
</bind>
</comp>

<comp id="1356" class="1007" name="grp_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="12" slack="0"/>
<pin id="1358" dir="0" index="1" bw="10" slack="0"/>
<pin id="1359" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="1360" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_21_0_1/7 tmp_230_0_1_cast/7 p_Val2_24_0_2/7 "/>
</bind>
</comp>

<comp id="1362" class="1007" name="grp_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="12" slack="5"/>
<pin id="1364" dir="0" index="1" bw="10" slack="0"/>
<pin id="1365" dir="0" index="2" bw="22" slack="0"/>
<pin id="1366" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_21_0_2/7 tmp_230_0_2_cast/7 tmp/7 "/>
</bind>
</comp>

<comp id="1370" class="1007" name="p_Val2_s_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="12" slack="4"/>
<pin id="1372" dir="0" index="1" bw="10" slack="0"/>
<pin id="1373" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="p_kernel_val_2_V_2_read_2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="12" slack="1"/>
<pin id="1377" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_2_read_2 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="p_kernel_val_2_V_1_read_2_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="12" slack="1"/>
<pin id="1382" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_1_read_2 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="p_kernel_val_2_V_0_read_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="12" slack="1"/>
<pin id="1387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_0_read_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="p_kernel_val_1_V_2_read21_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="12" slack="1"/>
<pin id="1392" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_2_read21 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="p_kernel_val_1_V_1_read_2_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="12" slack="1"/>
<pin id="1397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_1_read_2 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="p_kernel_val_1_V_0_read_2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="12" slack="1"/>
<pin id="1402" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_0_read_2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="p_kernel_val_0_V_2_read_2_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="12" slack="1"/>
<pin id="1407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_2_read_2 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="p_kernel_val_0_V_1_read_2_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="12" slack="1"/>
<pin id="1412" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_1_read_2 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="p_kernel_val_0_V_0_read_2_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="12" slack="1"/>
<pin id="1417" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_0_read_2 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="tmp_34_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="src_kernel_win_0_val_0_V_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="10" slack="6"/>
<pin id="1427" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_V_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="src_kernel_win_0_val_0_V_1_1_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="10" slack="6"/>
<pin id="1434" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_V_1_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="src_kernel_win_0_val_1_V_1_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="10" slack="6"/>
<pin id="1440" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_V_1 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="src_kernel_win_0_val_1_V_1_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="10" slack="6"/>
<pin id="1447" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_V_1_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="src_kernel_win_0_val_2_V_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="10" slack="4"/>
<pin id="1453" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_V_1 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="src_kernel_win_0_val_2_V_1_1_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="10" slack="4"/>
<pin id="1460" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_V_1_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="right_border_buf_0_val_0_V_0_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="10" slack="4"/>
<pin id="1466" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_V_0 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="right_border_buf_0_val_2_V_0_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="10" slack="4"/>
<pin id="1472" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_V_0 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="right_border_buf_0_val_1_V_0_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="10" slack="4"/>
<pin id="1478" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_V_0 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="OP2_V_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="22" slack="4"/>
<pin id="1484" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1487" class="1005" name="OP2_V_0_1_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="22" slack="5"/>
<pin id="1489" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="OP2_V_0_2_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="22" slack="5"/>
<pin id="1494" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_2 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="OP2_V_1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="22" slack="6"/>
<pin id="1499" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="OP2_V_1_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="22" slack="6"/>
<pin id="1504" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opset="OP2_V_1_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="OP2_V_1_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="22" slack="5"/>
<pin id="1509" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="OP2_V_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="22" slack="6"/>
<pin id="1514" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="OP2_V_2_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="22" slack="6"/>
<pin id="1519" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opset="OP2_V_2_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="OP2_V_2_2_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="22" slack="7"/>
<pin id="1524" dir="1" index="1" bw="22" slack="7"/>
</pin_list>
<bind>
<opset="OP2_V_2_2 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="exitcond1_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="i_V_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="9" slack="0"/>
<pin id="1533" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_36_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="1"/>
<pin id="1538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="tmp_139_not_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="1"/>
<pin id="1542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139_not "/>
</bind>
</comp>

<comp id="1545" class="1005" name="icmp_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="1"/>
<pin id="1547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_38_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="1"/>
<pin id="1552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_188_2_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_188_2 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_39_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="3"/>
<pin id="1560" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="row_assign_8_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="2" slack="3"/>
<pin id="1567" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="row_assign_8_1_t_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="2" slack="3"/>
<pin id="1572" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_1_t "/>
</bind>
</comp>

<comp id="1575" class="1005" name="row_assign_8_2_t_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="2" slack="3"/>
<pin id="1577" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_2_t "/>
</bind>
</comp>

<comp id="1580" class="1005" name="exitcond_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="2"/>
<pin id="1582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1584" class="1005" name="j_V_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="10" slack="0"/>
<pin id="1586" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1589" class="1005" name="or_cond_i_i_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="2"/>
<pin id="1591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1593" class="1005" name="x_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="13" slack="1"/>
<pin id="1595" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1598" class="1005" name="tmp_117_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="2" slack="2"/>
<pin id="1600" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="brmerge_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="1"/>
<pin id="1605" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1610" class="1005" name="or_cond_i_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="2"/>
<pin id="1612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1614" class="1005" name="k_buf_0_val_3_V_addr_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="10" slack="1"/>
<pin id="1616" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_V_addr "/>
</bind>
</comp>

<comp id="1620" class="1005" name="k_buf_0_val_4_V_addr_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="10" slack="1"/>
<pin id="1622" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_V_addr "/>
</bind>
</comp>

<comp id="1626" class="1005" name="k_buf_0_val_5_V_addr_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="10" slack="1"/>
<pin id="1628" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_V_addr "/>
</bind>
</comp>

<comp id="1632" class="1005" name="src_kernel_win_0_val_0_V_0_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="10" slack="2"/>
<pin id="1634" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_V_0 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="src_kernel_win_0_val_1_V_0_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="10" slack="1"/>
<pin id="1640" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_V_0 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="src_kernel_win_0_val_2_V_0_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="10" slack="1"/>
<pin id="1646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_V_0 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="src_kernel_win_0_val_2_V_1_s_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="10" slack="1"/>
<pin id="1651" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_V_1_s "/>
</bind>
</comp>

<comp id="1654" class="1005" name="p_Val2_s_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="22" slack="1"/>
<pin id="1656" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1659" class="1005" name="p_Val2_24_0_2_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="23" slack="1"/>
<pin id="1661" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_24_0_2 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="p_Val2_21_1_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="22" slack="1"/>
<pin id="1666" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_1_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp1_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="24" slack="1"/>
<pin id="1671" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="tmp2_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="23" slack="1"/>
<pin id="1676" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="p_Val2_21_2_1_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="22" slack="1"/>
<pin id="1681" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21_2_1 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="p_Val2_24_2_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="24" slack="1"/>
<pin id="1686" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_24_2 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="tmp4_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="23" slack="1"/>
<pin id="1691" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="p_Val2_2_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="10" slack="1"/>
<pin id="1696" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="newsignbit_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="1"/>
<pin id="1702" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1705" class="1005" name="carry_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="1"/>
<pin id="1707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1710" class="1005" name="Range1_all_ones_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="1"/>
<pin id="1712" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1715" class="1005" name="Range1_all_zeros_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="1" slack="1"/>
<pin id="1717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1720" class="1005" name="p_38_i_i_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="1"/>
<pin id="1722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1725" class="1005" name="tmp_5_i_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="1"/>
<pin id="1727" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="1731" class="1005" name="brmerge40_demorgan_i_i_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="1"/>
<pin id="1733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i_i "/>
</bind>
</comp>

<comp id="1736" class="1005" name="underflow_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="1"/>
<pin id="1738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="132" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="160" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="264" pin="2"/><net_sink comp="305" pin=4"/></net>

<net id="317"><net_src comp="264" pin="2"/><net_sink comp="294" pin=4"/></net>

<net id="321"><net_src comp="264" pin="2"/><net_sink comp="283" pin=4"/></net>

<net id="322"><net_src comp="294" pin="2"/><net_sink comp="305" pin=4"/></net>

<net id="323"><net_src comp="283" pin="2"/><net_sink comp="294" pin=4"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="84" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="328" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="393"><net_src comp="339" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="339" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="339" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="339" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="339" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="339" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="339" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="339" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="339" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="390" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="78" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="80" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="452" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="466" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="452" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="80" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="390" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="484" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="452" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="498" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="86" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="390" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="518" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="518" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="80" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="339" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="90" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="536" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="524" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="390" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="92" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="78" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="80" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="78" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="562" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="80" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="94" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="544" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="580" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="568" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="452" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="498" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="512" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="506" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="606" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="478" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="602" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="614" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="96" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="528" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="554" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="524" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="96" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="572" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="594" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="568" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="96" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="350" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="350" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="100" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="350" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="102" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="686"><net_src comp="104" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="350" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="50" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="80" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="694"><net_src comp="680" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="52" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="106" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="664" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="108" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="696" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="110" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="706" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="696" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="112" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="714" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="108" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="696" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="110" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="114" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="664" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="732" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="696" pin="2"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="746" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="746" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="746" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="112" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="116" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="754" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="726" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="702" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="774" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="720" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="40" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="706" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="762" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="758" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="778" pin="3"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="804" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="720" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="690" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="849"><net_src comp="96" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="857"><net_src comp="128" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="836" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="130" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="130" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="861"><net_src comp="845" pin="2"/><net_sink comp="850" pin=4"/></net>

<net id="867"><net_src comp="283" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="850" pin="5"/><net_sink comp="862" pin=2"/></net>

<net id="876"><net_src comp="128" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="842" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="130" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="879"><net_src comp="130" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="880"><net_src comp="845" pin="2"/><net_sink comp="869" pin=4"/></net>

<net id="886"><net_src comp="294" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="869" pin="5"/><net_sink comp="881" pin=2"/></net>

<net id="895"><net_src comp="128" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="839" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="130" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="130" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="899"><net_src comp="845" pin="2"/><net_sink comp="888" pin=4"/></net>

<net id="905"><net_src comp="305" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="906"><net_src comp="888" pin="5"/><net_sink comp="900" pin=2"/></net>

<net id="911"><net_src comp="881" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="900" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="862" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="929"><net_src comp="128" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="862" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="881" pin="3"/><net_sink comp="922" pin=2"/></net>

<net id="932"><net_src comp="900" pin="3"/><net_sink comp="922" pin=3"/></net>

<net id="938"><net_src comp="922" pin="5"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="862" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="947"><net_src comp="128" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="862" pin="3"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="881" pin="3"/><net_sink comp="940" pin=2"/></net>

<net id="950"><net_src comp="900" pin="3"/><net_sink comp="940" pin=3"/></net>

<net id="956"><net_src comp="940" pin="5"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="881" pin="3"/><net_sink comp="951" pin=2"/></net>

<net id="965"><net_src comp="128" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="862" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="881" pin="3"/><net_sink comp="958" pin=2"/></net>

<net id="968"><net_src comp="900" pin="3"/><net_sink comp="958" pin=3"/></net>

<net id="974"><net_src comp="958" pin="5"/><net_sink comp="969" pin=1"/></net>

<net id="975"><net_src comp="900" pin="3"/><net_sink comp="969" pin=2"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="993"><net_src comp="986" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="969" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1017" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="1014" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="1011" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1055"><net_src comp="1048" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1064"><net_src comp="1045" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1093"><net_src comp="1086" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1083" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1100"><net_src comp="134" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="136" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1109"><net_src comp="138" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="1089" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1111"><net_src comp="140" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1112"><net_src comp="142" pin="0"/><net_sink comp="1103" pin=3"/></net>

<net id="1118"><net_src comp="134" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1089" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="144" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="1113" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="134" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1089" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="142" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1137"><net_src comp="1103" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1121" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1144"><net_src comp="78" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="80" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1151"><net_src comp="1139" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="40" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1125" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1164"><net_src comp="134" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="1089" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="32" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1173"><net_src comp="146" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="1089" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1175"><net_src comp="148" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1176"><net_src comp="136" pin="0"/><net_sink comp="1167" pin=3"/></net>

<net id="1181"><net_src comp="1167" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="150" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1189"><net_src comp="152" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="1089" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1191"><net_src comp="32" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1192"><net_src comp="136" pin="0"/><net_sink comp="1183" pin=3"/></net>

<net id="1197"><net_src comp="1183" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="154" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1183" pin="4"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="52" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="1159" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="40" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1177" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="1153" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="1193" pin="2"/><net_sink comp="1217" pin=2"/></net>

<net id="1229"><net_src comp="1153" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1193" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1095" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="40" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1139" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1217" pin="3"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="1225" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1253"><net_src comp="1243" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="40" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="1095" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="1249" pin="2"/><net_sink comp="1255" pin=1"/></net>

<net id="1270"><net_src comp="1261" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="40" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1276"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1281"><net_src comp="1272" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1286"><net_src comp="1277" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1295"><net_src comp="1287" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1301"><net_src comp="1282" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1302"><net_src comp="156" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1308"><net_src comp="158" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1314"><net_src comp="1291" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1315"><net_src comp="1296" pin="3"/><net_sink comp="1309" pin=1"/></net>

<net id="1316"><net_src comp="1303" pin="3"/><net_sink comp="1309" pin=2"/></net>

<net id="1317"><net_src comp="1309" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="1323"><net_src comp="1037" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1324"><net_src comp="1034" pin="1"/><net_sink comp="1318" pin=2"/></net>

<net id="1330"><net_src comp="1080" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1331"><net_src comp="1077" pin="1"/><net_sink comp="1325" pin=2"/></net>

<net id="1337"><net_src comp="1030" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1338"><net_src comp="1318" pin="3"/><net_sink comp="1332" pin=2"/></net>

<net id="1343"><net_src comp="1008" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1026" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1350"><net_src comp="1023" pin="1"/><net_sink comp="1344" pin=2"/></net>

<net id="1355"><net_src comp="1041" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="1002" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1367"><net_src comp="1005" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1368"><net_src comp="999" pin="1"/><net_sink comp="1362" pin=2"/></net>

<net id="1369"><net_src comp="1362" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1374"><net_src comp="982" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="210" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1383"><net_src comp="216" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1388"><net_src comp="222" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1393"><net_src comp="228" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1398"><net_src comp="234" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1403"><net_src comp="240" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1408"><net_src comp="246" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1413"><net_src comp="252" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1418"><net_src comp="258" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1423"><net_src comp="357" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1428"><net_src comp="174" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1431"><net_src comp="1425" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1435"><net_src comp="178" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1441"><net_src comp="182" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1444"><net_src comp="1438" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1448"><net_src comp="186" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1454"><net_src comp="190" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1457"><net_src comp="1451" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1461"><net_src comp="194" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1467"><net_src comp="198" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1473"><net_src comp="202" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1479"><net_src comp="206" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1485"><net_src comp="363" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1490"><net_src comp="366" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1495"><net_src comp="369" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1500"><net_src comp="372" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1505"><net_src comp="375" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1510"><net_src comp="378" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1515"><net_src comp="381" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1520"><net_src comp="384" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1525"><net_src comp="387" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1530"><net_src comp="394" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1534"><net_src comp="400" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1539"><net_src comp="406" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="412" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1548"><net_src comp="428" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1553"><net_src comp="434" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1557"><net_src comp="440" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="446" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1564"><net_src comp="1558" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1568"><net_src comp="630" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="922" pin=4"/></net>

<net id="1573"><net_src comp="644" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="940" pin=4"/></net>

<net id="1578"><net_src comp="658" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="958" pin=4"/></net>

<net id="1583"><net_src comp="668" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1587"><net_src comp="674" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1592"><net_src comp="726" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1596"><net_src comp="804" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1601"><net_src comp="812" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1606"><net_src comp="816" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1609"><net_src comp="1603" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1613"><net_src comp="821" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1617"><net_src comp="277" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1619"><net_src comp="1614" pin="1"/><net_sink comp="283" pin=3"/></net>

<net id="1623"><net_src comp="288" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="1629"><net_src comp="299" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1631"><net_src comp="1626" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="1635"><net_src comp="933" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1641"><net_src comp="951" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1647"><net_src comp="969" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1652"><net_src comp="976" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1657"><net_src comp="1370" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1662"><net_src comp="1356" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1667"><net_src comp="1339" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1672"><net_src comp="1344" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1677"><net_src comp="1332" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1682"><net_src comp="1351" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1687"><net_src comp="1072" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1692"><net_src comp="1325" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1697"><net_src comp="1133" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="1303" pin=2"/></net>

<net id="1703"><net_src comp="1139" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1708"><net_src comp="1153" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1713"><net_src comp="1193" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1718"><net_src comp="1199" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="1723"><net_src comp="1225" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1728"><net_src comp="1231" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1734"><net_src comp="1237" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1739"><net_src comp="1255" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="1303" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V_V | {}
	Port: p_dst_data_stream_V_V | {11 }
 - Input state : 
	Port: pynq_filters_Filter2D : p_src_data_stream_V_V | {6 }
	Port: pynq_filters_Filter2D : p_dst_data_stream_V_V | {}
	Port: pynq_filters_Filter2D : p_kernel_val_0_V_0_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_1_V_1_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_2_V_1_read | {1 }
	Port: pynq_filters_Filter2D : p_kernel_val_2_V_2_read | {1 }
  - Chain level:
	State 1
	State 2
		tmp_34 : 1
		rend_i_i : 1
		stg_33 : 1
	State 3
		tmp_60_cast_cast : 1
		exitcond1 : 1
		i_V : 1
		stg_58 : 2
		tmp_36 : 1
		tmp_139_not : 1
		tmp_99 : 1
		icmp : 2
		tmp_38 : 1
		tmp_188_2 : 1
		tmp_39 : 1
		tmp_40 : 2
		tmp_100 : 3
		rev : 4
		tmp_42 : 3
		or_cond_i547_i : 4
		tmp_101 : 3
		p_assign_7 : 2
		p_p_i548_i : 4
		tmp_44 : 5
		tmp_45 : 5
		p_assign_6_1 : 2
		tmp_102 : 3
		tmp_103 : 3
		tmp_104 : 3
		tmp_105 : 1
		tmp_47 : 2
		tmp_48 : 4
		p_assign_6_2 : 2
		tmp_106 : 3
		tmp_107 : 3
		tmp_108 : 3
		tmp_49 : 2
		tmp_50 : 4
		tmp_109 : 3
		tmp_110 : 5
		tmp_111 : 5
		tmp_112 : 6
		tmp_113 : 7
		row_assign_8 : 8
		y_1_1 : 5
		row_assign_8_1_t : 6
		y_1_2 : 5
		row_assign_8_2_t : 6
	State 4
		tmp_63_cast_cast : 1
		exitcond : 1
		j_V : 1
		stg_108 : 2
		tmp_114 : 1
		icmp1 : 2
		r_V : 2
		r_V_cast : 3
		tmp_115 : 3
		rev1 : 4
		tmp_54 : 3
		or_cond_i_i : 4
		tmp_116 : 3
		p_assign : 2
		p_p_i_i : 4
		p_p_i_i_cast : 5
		p_p_i_i_cast8 : 5
		tmp_56 : 5
		addconv : 6
		addconv_cast : 7
		sel_tmp : 8
		tmp_54_not : 4
		sel_tmp4 : 4
		sel_tmp5 : 6
		x : 9
		tmp_117 : 10
		brmerge : 4
		stg_132 : 4
		or_cond_i : 3
		stg_139 : 3
	State 5
		tmp_58 : 1
		k_buf_0_val_3_V_addr : 2
		k_buf_0_val_3_V_load : 3
		k_buf_0_val_4_V_addr : 2
		k_buf_0_val_4_V_load : 3
		k_buf_0_val_5_V_addr : 2
		k_buf_0_val_5_V_load : 3
	State 6
		col_buf_0_val_0_V_0 : 1
		col_buf_0_val_1_V_0 : 1
		col_buf_0_val_2_V_0 : 1
		stg_171 : 1
		stg_172 : 1
		stg_175 : 2
		stg_176 : 2
		stg_177 : 2
		tmp_62 : 2
		src_kernel_win_0_val_0_V_0 : 3
		tmp_63 : 2
		src_kernel_win_0_val_1_V_0 : 3
		tmp_64 : 2
		src_kernel_win_0_val_2_V_0 : 3
		OP1_V : 1
		p_Val2_s : 2
		stg_190 : 1
		stg_191 : 4
	State 7
		p_Val2_21_0_1 : 1
		tmp_230_0_1_cast : 2
		p_Val2_21_0_2 : 1
		tmp_230_0_2_cast : 2
		tmp : 3
		p_Val2_24_0_2 : 4
		p_Val2_21_1_2 : 1
	State 8
		OP1_V_1 : 1
		p_Val2_21_1 : 2
		tmp_230_1_cast : 3
		OP1_V_1_1 : 1
		p_Val2_21_1_1 : 2
		tmp_230_1_1_cast_cast : 3
		OP1_V_2 : 1
		p_Val2_21_2 : 2
		tmp_230_2_cast_cast : 3
		tmp1 : 4
		tmp3 : 4
		tmp2 : 5
		OP1_V_2_1 : 1
		p_Val2_21_2_1 : 2
		stg_226 : 1
		stg_228 : 1
	State 9
		p_Val2_24_2 : 1
		p_Val2_21_2_2 : 1
		tmp_230_2_2_cast_cast : 2
		tmp4 : 3
	State 10
		p_Val2_4 : 1
		signbit : 2
		p_Val2_1 : 2
		tmp_119 : 2
		tmp_1_i : 3
		tmp_120 : 2
		p_Val2_2 : 4
		newsignbit : 5
		tmp_2_i : 6
		carry : 6
		tmp_122 : 2
		tmp_66 : 2
		Range2_all_ones : 3
		tmp_67 : 2
		Range1_all_ones : 3
		Range1_all_zeros : 3
		tmp_3_i : 3
		p_41_i_i : 4
		deleted_ones : 6
		p_38_i_i : 6
		tmp_5_i : 3
		brmerge40_demorgan_i_i : 7
		tmp5_demorgan : 7
		tmp5 : 7
		underflow : 7
	State 11
		p_not_i_i : 1
		brmerge_i_i : 1
		overflow : 1
		brmerge_i_i_i : 1
		p_Val2_10_mux_i : 1
		p_Val2_s_143 : 2
		stg_275 : 3
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |           p_p_i548_i_fu_498           |    0    |    0    |    10   |
|          |             tmp_48_fu_554             |    0    |    0    |    2    |
|          |             tmp_50_fu_594             |    0    |    0    |    2    |
|          |             tmp_112_fu_614            |    0    |    0    |    2    |
|          |             tmp_113_fu_622            |    0    |    0    |    2    |
|          |              y_1_1_fu_636             |    0    |    0    |    2    |
|          |              y_1_2_fu_650             |    0    |    0    |    2    |
|          |             p_p_i_i_fu_746            |    0    |    0    |    11   |
|          |             sel_tmp_fu_778            |    0    |    0    |    13   |
|          |                x_fu_804               |    0    |    0    |    13   |
|  select  |       col_buf_0_val_0_V_0_fu_862      |    0    |    0    |    10   |
|          |       col_buf_0_val_1_V_0_fu_881      |    0    |    0    |    10   |
|          |       col_buf_0_val_2_V_0_fu_900      |    0    |    0    |    10   |
|          |   src_kernel_win_0_val_0_V_0_fu_933   |    0    |    0    |    10   |
|          |   src_kernel_win_0_val_1_V_0_fu_951   |    0    |    0    |    10   |
|          |   src_kernel_win_0_val_2_V_0_fu_969   |    0    |    0    |    10   |
|          |          deleted_ones_fu_1217         |    0    |    0    |    1    |
|          |         deleted_zeros_fu_1261         |    0    |    0    |    1    |
|          |        p_Val2_10_mux_i_fu_1296        |    0    |    0    |    10   |
|          |            p_Val2_i_fu_1303           |    0    |    0    |    10   |
|          |          p_Val2_s_143_fu_1309         |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|          |               i_V_fu_400              |    0    |    0    |    9    |
|          |             tmp_40_fu_452             |    0    |    0    |    9    |
|          |          p_assign_6_1_fu_518          |    0    |    0    |    9    |
|          |          p_assign_6_2_fu_562          |    0    |    0    |    9    |
|    add   |               j_V_fu_674              |    0    |    0    |    10   |
|          |               r_V_fu_696              |    0    |    0    |    10   |
|          |          p_Val2_24_2_fu_1072          |    0    |    0    |    24   |
|          |            p_Val2_4_fu_1089           |    0    |    0    |    24   |
|          |            p_Val2_2_fu_1133           |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_59_fu_850             |    0    |    0    |    10   |
|          |             tmp_60_fu_869             |    0    |    0    |    10   |
|    mux   |             tmp_61_fu_888             |    0    |    0    |    10   |
|          |             tmp_62_fu_922             |    0    |    0    |    10   |
|          |             tmp_63_fu_940             |    0    |    0    |    10   |
|          |             tmp_64_fu_958             |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|          |            exitcond1_fu_394           |    0    |    0    |    3    |
|          |             tmp_36_fu_406             |    0    |    0    |    3    |
|          |           tmp_139_not_fu_412          |    0    |    0    |    3    |
|          |              icmp_fu_428              |    0    |    0    |    3    |
|          |             tmp_38_fu_434             |    0    |    0    |    3    |
|          |            tmp_188_2_fu_440           |    0    |    0    |    3    |
|          |             tmp_39_fu_446             |    0    |    0    |    3    |
|   icmp   |             tmp_42_fu_472             |    0    |    0    |    4    |
|          |             tmp_44_fu_506             |    0    |    0    |    4    |
|          |            exitcond_fu_668            |    0    |    0    |    4    |
|          |              icmp1_fu_690             |    0    |    0    |    3    |
|          |             tmp_54_fu_720             |    0    |    0    |    4    |
|          |             tmp_56_fu_762             |    0    |    0    |    4    |
|          |        Range2_all_ones_fu_1177        |    0    |    0    |    3    |
|          |        Range1_all_ones_fu_1193        |    0    |    0    |    3    |
|          |        Range1_all_zeros_fu_1199       |    0    |    0    |    3    |
|----------|---------------------------------------|---------|---------|---------|
|          |           p_assign_7_fu_492           |    0    |    0    |    9    |
|          |             tmp_47_fu_548             |    0    |    0    |    2    |
|    sub   |             tmp_49_fu_588             |    0    |    0    |    2    |
|          |            p_assign_fu_740            |    0    |    0    |    10   |
|          |             addconv_fu_768            |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_34_fu_357             |    0    |    0    |    1    |
|          |               rev_fu_466              |    0    |    0    |    1    |
|          |             tmp_45_fu_512             |    0    |    0    |    11   |
|          |          row_assign_8_fu_630          |    0    |    0    |    2    |
|          |        row_assign_8_1_t_fu_644        |    0    |    0    |    2    |
|          |        row_assign_8_2_t_fu_658        |    0    |    0    |    2    |
|    xor   |              rev1_fu_714              |    0    |    0    |    1    |
|          |           tmp_54_not_fu_786           |    0    |    0    |    1    |
|          |         col_assign_1_t_fu_845         |    0    |    0    |    2    |
|          |            tmp_2_i_fu_1147            |    0    |    0    |    1    |
|          |            tmp_3_i_fu_1205            |    0    |    0    |    1    |
|          |            tmp_5_i_fu_1231            |    0    |    0    |    1    |
|          |              tmp5_fu_1249             |    0    |    0    |    1    |
|          |           p_not_i_i_fu_1266           |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |         or_cond_i547_i_fu_478         |    0    |    0    |    1    |
|          |           or_cond_i_i_fu_726          |    0    |    0    |    1    |
|          |            sel_tmp5_fu_798            |    0    |    0    |    1    |
|          |            or_cond_i_fu_821           |    0    |    0    |    1    |
|    and   |             carry_fu_1153             |    0    |    0    |    1    |
|          |            p_41_i_i_fu_1211           |    0    |    0    |    1    |
|          |            p_38_i_i_fu_1225           |    0    |    0    |    1    |
|          |     brmerge40_demorgan_i_i_fu_1237    |    0    |    0    |    1    |
|          |           underflow_fu_1255           |    0    |    0    |    1    |
|          |            overflow_fu_1277           |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sel_tmp4_fu_792            |    0    |    0    |    1    |
|          |             brmerge_fu_816            |    0    |    0    |    1    |
|          |         tmp5_demorgan_fu_1243         |    0    |    0    |    1    |
|    or    |          brmerge_i_i_fu_1272          |    0    |    0    |    1    |
|          |         brmerge_i_i_i_fu_1282         |    0    |    0    |    1    |
|          |              tmp6_fu_1287             |    0    |    0    |    1    |
|          |        underflow_not_i_fu_1291        |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |              grp_fu_1318              |    1    |    0    |    0    |
|          |              grp_fu_1325              |    1    |    0    |    0    |
|  muladd  |              grp_fu_1332              |    1    |    0    |    0    |
|          |              grp_fu_1344              |    1    |    0    |    0    |
|          |              grp_fu_1356              |    1    |    0    |    0    |
|          |              grp_fu_1362              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         p_Val2_21_1_2_fu_1339         |    1    |    0    |    0    |
|    mul   |         p_Val2_21_2_1_fu_1351         |    1    |    0    |    0    |
|          |            p_Val2_s_fu_1370           |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_2_read_2_read_fu_210 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_1_read_2_read_fu_216 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_read_2_read_fu_222 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_read21_read_fu_228 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_1_read_2_read_fu_234 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_0_read_2_read_fu_240 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_read_2_read_fu_246 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_read_2_read_fu_252 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_0_read_2_read_fu_258 |    0    |    0    |    0    |
|          |            grp_read_fu_264            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |          stg_275_write_fu_270         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              OP2_V_fu_363             |    0    |    0    |    0    |
|          |            OP2_V_0_1_fu_366           |    0    |    0    |    0    |
|          |            OP2_V_0_2_fu_369           |    0    |    0    |    0    |
|          |             OP2_V_1_fu_372            |    0    |    0    |    0    |
|          |            OP2_V_1_1_fu_375           |    0    |    0    |    0    |
|          |            OP2_V_1_2_fu_378           |    0    |    0    |    0    |
|          |             OP2_V_2_fu_381            |    0    |    0    |    0    |
|          |            OP2_V_2_1_fu_384           |    0    |    0    |    0    |
|          |            OP2_V_2_2_fu_387           |    0    |    0    |    0    |
|          |            r_V_cast_fu_702            |    0    |    0    |    0    |
|          |          p_p_i_i_cast_fu_754          |    0    |    0    |    0    |
|          |          p_p_i_i_cast8_fu_758         |    0    |    0    |    0    |
|          |         col_assign_cast_fu_826        |    0    |    0    |    0    |
|          |              OP1_V_fu_982             |    0    |    0    |    0    |
|   sext   |         tmp_230_0_cast_fu_999         |    0    |    0    |    0    |
|          |           OP1_V_0_1_fu_1002           |    0    |    0    |    0    |
|          |           OP1_V_0_2_fu_1005           |    0    |    0    |    0    |
|          |           OP1_V_1_2_fu_1008           |    0    |    0    |    0    |
|          |       p_Val2_24_0_2_cast_fu_1023      |    0    |    0    |    0    |
|          |            OP1_V_1_fu_1026            |    0    |    0    |    0    |
|          |           OP1_V_1_1_fu_1030           |    0    |    0    |    0    |
|          |     tmp_230_1_2_cast_cast_fu_1034     |    0    |    0    |    0    |
|          |            OP1_V_2_fu_1037            |    0    |    0    |    0    |
|          |           OP1_V_2_1_fu_1041           |    0    |    0    |    0    |
|          |           tmp2_cast_fu_1069           |    0    |    0    |    0    |
|          |     tmp_230_2_1_cast_cast_fu_1077     |    0    |    0    |    0    |
|          |           OP1_V_2_2_fu_1080           |    0    |    0    |    0    |
|          |        p_Val2_24_2_cast_fu_1083       |    0    |    0    |    0    |
|          |           tmp4_cast_fu_1086           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |        tmp_60_cast_cast_fu_390        |    0    |    0    |    0    |
|          |        tmp_63_cast_cast_fu_664        |    0    |    0    |    0    |
|   zext   |          addconv_cast_fu_774          |    0    |    0    |    0    |
|          |             tmp_58_fu_829             |    0    |    0    |    0    |
|          |            tmp_1_i_fu_1121            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_99_fu_418             |    0    |    0    |    0    |
|          |             tmp_114_fu_680            |    0    |    0    |    0    |
|partselect|            p_Val2_1_fu_1103           |    0    |    0    |    0    |
|          |             tmp_66_fu_1167            |    0    |    0    |    0    |
|          |             tmp_67_fu_1183            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_100_fu_458            |    0    |    0    |    0    |
|          |             tmp_101_fu_484            |    0    |    0    |    0    |
|          |             tmp_103_fu_528            |    0    |    0    |    0    |
|          |             tmp_104_fu_536            |    0    |    0    |    0    |
|          |             tmp_107_fu_572            |    0    |    0    |    0    |
|          |             tmp_108_fu_580            |    0    |    0    |    0    |
| bitselect|             tmp_115_fu_706            |    0    |    0    |    0    |
|          |             tmp_116_fu_732            |    0    |    0    |    0    |
|          |            signbit_fu_1095            |    0    |    0    |    0    |
|          |            tmp_119_fu_1113            |    0    |    0    |    0    |
|          |            tmp_120_fu_1125            |    0    |    0    |    0    |
|          |           newsignbit_fu_1139          |    0    |    0    |    0    |
|          |            tmp_122_fu_1159            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_102_fu_524            |    0    |    0    |    0    |
|          |             tmp_105_fu_544            |    0    |    0    |    0    |
|          |             tmp_106_fu_568            |    0    |    0    |    0    |
|   trunc  |             tmp_109_fu_602            |    0    |    0    |    0    |
|          |             tmp_110_fu_606            |    0    |    0    |    0    |
|          |             tmp_111_fu_610            |    0    |    0    |    0    |
|          |             tmp_117_fu_812            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    9    |    0    |   458   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|k_buf_0_val_3_V|    1   |    0   |    0   |
|k_buf_0_val_4_V|    1   |    0   |    0   |
|k_buf_0_val_5_V|    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    3   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          OP2_V_0_1_reg_1487         |   22   |
|          OP2_V_0_2_reg_1492         |   22   |
|          OP2_V_1_1_reg_1502         |   22   |
|          OP2_V_1_2_reg_1507         |   22   |
|           OP2_V_1_reg_1497          |   22   |
|          OP2_V_2_1_reg_1517         |   22   |
|          OP2_V_2_2_reg_1522         |   22   |
|           OP2_V_2_reg_1512          |   22   |
|            OP2_V_reg_1482           |   22   |
|       Range1_all_ones_reg_1710      |    1   |
|      Range1_all_zeros_reg_1715      |    1   |
|   brmerge40_demorgan_i_i_reg_1731   |    1   |
|           brmerge_reg_1603          |    1   |
|            carry_reg_1705           |    1   |
|          exitcond1_reg_1527         |    1   |
|          exitcond_reg_1580          |    1   |
|             i_V_reg_1531            |    9   |
|            icmp_reg_1545            |    1   |
|             j_V_reg_1584            |   10   |
|    k_buf_0_val_3_V_addr_reg_1614    |   10   |
|    k_buf_0_val_4_V_addr_reg_1620    |   10   |
|    k_buf_0_val_5_V_addr_reg_1626    |   10   |
|         newsignbit_reg_1700         |    1   |
|         or_cond_i_i_reg_1589        |    1   |
|          or_cond_i_reg_1610         |    1   |
|          p_0104_0_i_reg_346         |   10   |
|          p_089_0_i_reg_335          |    9   |
|          p_38_i_i_reg_1720          |    1   |
|        p_Val2_21_1_2_reg_1664       |   22   |
|        p_Val2_21_2_1_reg_1679       |   22   |
|        p_Val2_24_0_2_reg_1659       |   23   |
|         p_Val2_24_2_reg_1684        |   24   |
|          p_Val2_2_reg_1694          |   10   |
|          p_Val2_s_reg_1654          |   22   |
|  p_kernel_val_0_V_0_read_2_reg_1415 |   12   |
|  p_kernel_val_0_V_1_read_2_reg_1410 |   12   |
|  p_kernel_val_0_V_2_read_2_reg_1405 |   12   |
|  p_kernel_val_1_V_0_read_2_reg_1400 |   12   |
|  p_kernel_val_1_V_1_read_2_reg_1395 |   12   |
|  p_kernel_val_1_V_2_read21_reg_1390 |   12   |
|  p_kernel_val_2_V_0_read_2_reg_1385 |   12   |
|  p_kernel_val_2_V_1_read_2_reg_1380 |   12   |
|  p_kernel_val_2_V_2_read_2_reg_1375 |   12   |
|right_border_buf_0_val_0_V_0_reg_1464|   10   |
|right_border_buf_0_val_1_V_0_reg_1476|   10   |
|right_border_buf_0_val_2_V_0_reg_1470|   10   |
|      row_assign_8_1_t_reg_1570      |    2   |
|      row_assign_8_2_t_reg_1575      |    2   |
|        row_assign_8_reg_1565        |    2   |
| src_kernel_win_0_val_0_V_0_reg_1632 |   10   |
|src_kernel_win_0_val_0_V_1_1_reg_1432|   10   |
| src_kernel_win_0_val_0_V_1_reg_1425 |   10   |
| src_kernel_win_0_val_1_V_0_reg_1638 |   10   |
|src_kernel_win_0_val_1_V_1_1_reg_1445|   10   |
| src_kernel_win_0_val_1_V_1_reg_1438 |   10   |
| src_kernel_win_0_val_2_V_0_reg_1644 |   10   |
|src_kernel_win_0_val_2_V_1_1_reg_1458|   10   |
| src_kernel_win_0_val_2_V_1_reg_1451 |   10   |
|src_kernel_win_0_val_2_V_1_s_reg_1649|   10   |
|            tmp1_reg_1669            |   24   |
|            tmp2_reg_1674            |   23   |
|            tmp4_reg_1689            |   23   |
|           tmp_117_reg_1598          |    2   |
|         tmp_139_not_reg_1540        |    1   |
|          tmp_188_2_reg_1554         |    1   |
|           tmp_34_reg_1420           |    1   |
|           tmp_36_reg_1536           |    1   |
|           tmp_38_reg_1550           |    1   |
|           tmp_39_reg_1558           |    1   |
|           tmp_5_i_reg_1725          |    1   |
|            tmp_s_reg_324            |    1   |
|          underflow_reg_1736         |    1   |
|              x_reg_1593             |   13   |
+-------------------------------------+--------+
|                Total                |   739  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_294 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_294 |  p4  |   2  |  10  |   20   ||    10   |
| grp_access_fu_305 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_305 |  p4  |   2  |  10  |   20   ||    10   |
|    grp_fu_1356    |  p0  |   2  |  12  |   24   ||    12   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   124  ||  9.426  ||    62   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   458  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   62   |
|  Register |    -   |    -   |    -   |   739  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |    9   |   739  |   520  |
+-----------+--------+--------+--------+--------+--------+
