Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Apr 25 15:31:20 2021
| Host         : pepitoigrillo-Z370-HD3 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_drc -file rvfpga_drc_opted.rpt -pb rvfpga_drc_opted.pb -rpx rvfpga_drc_opted.rpx
| Design       : rvfpga
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 179
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| BIIVRC-1    | Warning  | Bank IO standard internal Vref conflict                     | 1          |
| BUFC-1      | Warning  | Input Buffer Connections                                    | 2          |
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| CHECK-3     | Warning  | Report rule limit reached                                   | 2          |
| DPIP-1      | Warning  | Input pipelining                                            | 8          |
| DPOP-1      | Warning  | PREG Output pipelining                                      | 4          |
| DPOP-2      | Warning  | MREG Output pipelining                                      | 4          |
| DPOR-1      | Warning  | Asynchronous load check                                     | 16         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 101        |
| REQP-1839   | Warning  | RAMB36 async control check                                  | 20         |
| REQP-1840   | Warning  | RAMB18 async control check                                  | 20         |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BIIVRC-1#1 Warning
Bank IO standard internal Vref conflict  - IOBank:34
Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, ddram_dq[0]   (SSTL18_II, Vref=0.900V) 
 at site R7 conflict with constrained INTERNAL_VREF of 0.750V.ddram_dq[0]
Related violations: <none>

BUFC-1#1 Warning
Input Buffer Connections  
Input buffer ddr2/ldc/IOBUFDS/IBUFDS (in ddr2/ldc/IOBUFDS macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer ddr2/ldc/IOBUFDS_1/IBUFDS (in ddr2/ldc/IOBUFDS_1 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 input swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 output swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2 multiplier stage swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (swervolf/swerv_eh1/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_1__31 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/exu/mul_e1/low_e2_ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_1__32 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/exu/mul_e1/low_e3_ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_1__4203 is driving clock pin of 18 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_byten_dc3ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_external_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/misaligned_fault_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_hi_dc3ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[0] (the first 15 of 18 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_1__4204 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_hit_rdc_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/hitable_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_hit_way_dc23_ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_1__4205 is driving clock pin of 13 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_hit_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/hitable_dc23_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wr_ptr_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wr_ptr_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wr_ptr_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dc_ctl/was_externalff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc3ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc3ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__1 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs1_byp_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/ld_rs2_byp_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/low_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/rs1_sign_e1_ff/dout_reg[0], swervolf/swerv_eh1/swerv/exu/mul_e1/rs2_sign_e1_ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__552 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[1].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__553 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__554 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__555 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__556 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[2].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__557 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[0].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__558 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[1].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__559 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[2].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__560 is driving clock pin of 256 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[0].TAG_PACKET[7].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[0].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[1].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[2].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[3].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[4].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[5].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_DIRTY[3].TAG_DIRTY[10].TAG_PACKET[6].TAG_DIRTY_WAYS[3].dc_way_tagdirty_dup/dffsc/dout_reg[0] (the first 15 of 256 listed)
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__580 is driving clock pin of 7 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/ldst_dual_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/access_fault_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_external_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/misaligned_fault_dc2ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/stbuf/ldst_dual_dc2ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__581 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__582 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__583 is driving clock pin of 98 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_timerff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18], swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19] (the first 15 of 98 listed)
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__746 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_rep_wayf2_ff/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/mb_tagv_ff/dout_reg[3], swervolf/swerv_eh1/swerv/ifu/mem_ctl/unc_miss_ff/dout_reg[0]
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__747 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__748 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__749 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__750 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__751 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__752 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__753 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__754 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__865 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__866 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__867 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__868 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[3].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#33 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__869 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#34 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__870 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#35 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__871 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#36 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__872 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[2].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#37 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__873 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#38 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__874 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#39 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__875 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#40 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__876 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[1].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#41 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__877 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[3].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#42 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__878 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[2].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#43 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__879 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[1].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#44 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__880 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[0].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[10].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[11].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[12].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[13].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[14].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[15].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[16].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[17].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[18].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[19].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[1].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[20].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[21].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_WAIT[0].TAG_WAIT[22].TAG_WAIT_WAYS[0].dc_way_tagwait_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#45 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__881 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#46 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__882 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#47 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__883 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#48 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__884 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[3].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#49 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__885 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#50 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__886 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#51 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__887 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#52 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__888 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[2].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#53 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__889 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#54 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__890 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#55 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__891 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#56 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__892 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#57 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__893 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[3].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#58 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__894 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[2].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#59 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__895 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[1].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#60 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[0]_i_2__896 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].TAG_VALID_WAYS[0].dc_way_tagvalid_dup/dffsc/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#61 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__143 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#62 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__144 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#63 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__145 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#64 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__146 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#65 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__147 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#66 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__148 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#67 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__149 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#68 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__150 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#69 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__17 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1], swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]
Related violations: <none>

PLHOLDVIO-2#70 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__214 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[3].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#71 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__215 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[2].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#72 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__216 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[1].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#73 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[1]_i_2__217 is driving clock pin of 64 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[0].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[10].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[11].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[12].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[13].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[14].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[15].dc_way_count_dup/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dc_ctl/CLK_GRP_WAY_COUNT[0].WAY_COUNT[16].dc_way_count_dup/dffs/dout_reg[0] (the first 15 of 64 listed)
Related violations: <none>

PLHOLDVIO-2#74 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__36 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#75 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__37 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#76 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__38 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#77 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__39 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#78 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__40 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#79 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__41 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#80 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__42 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#81 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[2]_i_2__43 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2] (the first 15 of 24 listed)
Related violations: <none>

PLHOLDVIO-2#82 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/dout[31]_i_2__40 is driving clock pin of 78 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[4], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[6], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[0], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[1], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[2], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[3], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[4], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[6], swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_hi_ff/dout_reg[0] (the first 15 of 78 listed)
Related violations: <none>

PLHOLDVIO-2#83 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#84 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__0 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#85 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#86 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__2 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#87 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__3 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#88 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__4 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#89 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__5 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#90 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_0_i_1__6 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1, swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2
Related violations: <none>

PLHOLDVIO-2#91 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__2 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#92 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__29 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[0].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[0].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#93 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__3 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#94 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__30 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[1].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#95 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__31 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[2].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#96 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__32 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[3].DC_DEPTH_TAG_MUL[0].dc_way_tag/ram_core_reg, swervolf/swerv_eh1/mem/dc_mem/dc_tag_inst/DC_TAG_WAYS[3].DC_DEPTH_TAG_MUL[1].dc_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#97 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__4 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#98 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/ram_core_reg_i_1__5 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg
Related violations: <none>

PLHOLDVIO-2#99 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_gen/rptc_hrc[31]_i_3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/timer_ptc/rptc_hrc_reg[0], swervolf/timer_ptc/rptc_hrc_reg[10], swervolf/timer_ptc/rptc_hrc_reg[11], swervolf/timer_ptc/rptc_hrc_reg[12], swervolf/timer_ptc/rptc_hrc_reg[13], swervolf/timer_ptc/rptc_hrc_reg[14], swervolf/timer_ptc/rptc_hrc_reg[15], swervolf/timer_ptc/rptc_hrc_reg[16], swervolf/timer_ptc/rptc_hrc_reg[17], swervolf/timer_ptc/rptc_hrc_reg[18], swervolf/timer_ptc/rptc_hrc_reg[19], swervolf/timer_ptc/rptc_hrc_reg[1], swervolf/timer_ptc/rptc_hrc_reg[20], swervolf/timer_ptc/rptc_hrc_reg[21], swervolf/timer_ptc/rptc_hrc_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#100 Warning
Non-Optimal connections which could lead to hold violations  
A LUT swervolf/timer_ptc/rptc_cntr[31]_i_3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/timer_ptc/rptc_cntr_reg[0], swervolf/timer_ptc/rptc_cntr_reg[10], swervolf/timer_ptc/rptc_cntr_reg[11], swervolf/timer_ptc/rptc_cntr_reg[12], swervolf/timer_ptc/rptc_cntr_reg[13], swervolf/timer_ptc/rptc_cntr_reg[14], swervolf/timer_ptc/rptc_cntr_reg[15], swervolf/timer_ptc/rptc_cntr_reg[16], swervolf/timer_ptc/rptc_cntr_reg[17], swervolf/timer_ptc/rptc_cntr_reg[18], swervolf/timer_ptc/rptc_cntr_reg[19], swervolf/timer_ptc/rptc_cntr_reg[1], swervolf/timer_ptc/rptc_cntr_reg[20], swervolf/timer_ptc/rptc_cntr_reg[21], swervolf/timer_ptc/rptc_cntr_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#101 Warning
Non-Optimal connections which could lead to hold violations  
A LUT swervolf/timer_ptc/rptc_lrc[31]_i_3 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
swervolf/timer_ptc/rptc_lrc_reg[0], swervolf/timer_ptc/rptc_lrc_reg[10], swervolf/timer_ptc/rptc_lrc_reg[11], swervolf/timer_ptc/rptc_lrc_reg[12], swervolf/timer_ptc/rptc_lrc_reg[13], swervolf/timer_ptc/rptc_lrc_reg[14], swervolf/timer_ptc/rptc_lrc_reg[15], swervolf/timer_ptc/rptc_lrc_reg[16], swervolf/timer_ptc/rptc_lrc_reg[17], swervolf/timer_ptc/rptc_lrc_reg[18], swervolf/timer_ptc/rptc_lrc_reg[19], swervolf/timer_ptc/rptc_lrc_reg[1], swervolf/timer_ptc/rptc_lrc_reg[20], swervolf/timer_ptc/rptc_lrc_reg[21], swervolf/timer_ptc/rptc_lrc_reg[22] (the first 15 of 32 listed)
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[4] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[5] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[6] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_10_reg_0 has an input control pin ddr2/ldc/storage_10_reg_0/WEBWE[7] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 ddr2/ldc/storage_13_reg has an input control pin ddr2/ldc/storage_13_reg/ENARDEN (net: ddr2/ldc/soc_read_r_buffer_syncfifo_re) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[0] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[1] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[2] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 ddr2/ldc/storage_10_reg_1 has an input control pin ddr2/ldc/storage_10_reg_1/WEBWE[3] (net: ddr2/ldc/vns_roundrobin5_grant_reg_0) which is driven by a register (cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/wb_dout_way_sel_lp[0].dc_rw_adr_ff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


