

================================================================
== Vitis HLS Report for 'resize_1_0_128_128_64_64_1_false_2_2_2_s'
================================================================
* Date:           Mon Jul 15 19:05:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      171|    20427|  1.710 us|  0.204 ms|  171|  20427|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s  |      170|    20426|  1.700 us|  0.204 ms|  170|  20426|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|   10|    3877|   4468|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|   10|    3946|   4556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s  |        3|  10|  3877|  4468|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                    |        3|  10|  3877|  4468|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |in_mat_data_read             |   9|          2|    1|          2|
    |out_resize_mat_cols_c_blk_n  |   9|          2|    1|          2|
    |out_resize_mat_data_write    |   9|          2|    1|          2|
    |out_resize_mat_rows_c_blk_n  |   9|          2|    1|          2|
    |p_src_cols_blk_n             |   9|          2|    1|          2|
    |p_src_rows_blk_n             |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  86|         19|    9|         19|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   2|   0|    2|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |p_src_cols_read_reg_110                                                    |  32|   0|   32|          0|
    |p_src_rows_read_reg_115                                                    |  32|   0|   32|          0|
    |start_once_reg                                                             |   1|   0|    1|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  69|   0|   69|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|  resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>|  return value|
|p_src_rows_dout                       |   in|   32|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_num_data_valid             |   in|    3|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_fifo_cap                   |   in|    3|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_empty_n                    |   in|    1|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_rows_read                       |  out|    1|     ap_fifo|                                         p_src_rows|       pointer|
|p_src_cols_dout                       |   in|   32|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_num_data_valid             |   in|    3|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_fifo_cap                   |   in|    3|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_empty_n                    |   in|    1|     ap_fifo|                                         p_src_cols|       pointer|
|p_src_cols_read                       |  out|    1|     ap_fifo|                                         p_src_cols|       pointer|
|in_mat_data_dout                      |   in|    8|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_num_data_valid            |   in|    3|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_fifo_cap                  |   in|    3|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_empty_n                   |   in|    1|     ap_fifo|                                        in_mat_data|       pointer|
|in_mat_data_read                      |  out|    1|     ap_fifo|                                        in_mat_data|       pointer|
|p_read                                |   in|   32|     ap_none|                                             p_read|        scalar|
|p_read1                               |   in|   32|     ap_none|                                            p_read1|        scalar|
|out_resize_mat_data_din               |  out|    8|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_num_data_valid    |   in|    3|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_fifo_cap          |   in|    3|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_full_n            |   in|    1|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_data_write             |  out|    1|     ap_fifo|                                out_resize_mat_data|       pointer|
|out_resize_mat_rows_c_din             |  out|   32|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_num_data_valid  |   in|    3|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_fifo_cap        |   in|    3|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_full_n          |   in|    1|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_rows_c_write           |  out|    1|     ap_fifo|                              out_resize_mat_rows_c|       pointer|
|out_resize_mat_cols_c_din             |  out|   32|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_num_data_valid  |   in|    3|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_fifo_cap        |   in|    3|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_full_n          |   in|    1|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
|out_resize_mat_cols_c_write           |  out|    1|     ap_fifo|                              out_resize_mat_cols_c|       pointer|
+--------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

