{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "multibit_soft-error_protection"}, {"score": 0.004392565073466714, "phrase": "svalinn_framework"}, {"score": 0.004260134699483774, "phrase": "comprehensive_analysis"}, {"score": 0.0041316803676012155, "phrase": "multibit_error_protection_overheads"}, {"score": 0.003946195919158241, "phrase": "better_architecture-level_design_choices"}, {"score": 0.0033857878144822906, "phrase": "error-correcting_code"}, {"score": 0.0031360786664165093, "phrase": "residue_codes"}, {"score": 0.0029951555610569225, "phrase": "spatial_and_temporal_redundancy"}, {"score": 0.002416589459425828, "phrase": "case_study"}, {"score": 0.0021049977753042253, "phrase": "simple_openrisc_core"}], "paper_keywords": [""], "paper_abstract": "The Svalinn framework provides comprehensive analysis of multibit error protection overheads to facilitate better architecture-level design choices. Supported protection techniques include hardening, parity, error-correcting code, parity prediction, residue codes, and spatial and temporal redundancy. The overheads of these are characterized via synthesis and, as a case study, presented here in the context of a simple openrisc core.", "paper_title": "EVALUATING OVERHEADS OF MULTIBIT SOFT-ERROR PROTECTION IN THE PROCESSOR CORE", "paper_id": "WOS:000323014300008"}