[
  {
    "name": "Default-MIPS",
    "url": "examples/examples_set/default_mips.json",
    "description": "MIPS instruction set",
    "size": "18+",
    "url_base_asm": "examples/assembly_mips/",
    "url_base_mc": "examples/microcode/"
  },
  {
    "name": "Default-RISCV",
    "url": "examples/examples_set/default_rv32.json",
    "description": "RISC-V instruction set",
    "size": "18+",
    "url_base_asm": "examples/assembly_rv32/",
    "url_base_mc": "examples/microcode/"
  },
  {
    "name": "Instructive-MIPS",
    "url": "examples/examples_set/default_mips_instructive.json",
    "description": "MIPS instruction set",
    "size": "12+",
    "url_base_asm": "examples/assembly_mips/",
    "url_base_mc": "examples/microcode/"
  },
  {
    "name": "Instructive-RISCV",
    "url": "examples/examples_set/default_rv32_instructive.json",
    "description": "RISC-V instruction set",
    "size": "12+",
    "url_base_asm": "examples/assembly_rv32/",
    "url_base_mc": "examples/microcode/"
  },
  {
    "name": "AG-EC",
    "url": "examples/examples_set/ag_rv32_packed.json",
    "description": "RISC-V instruction set",
    "size": "10+",
    "url_base_asm": "examples/assembly_ag/",
    "url_base_mc": "examples/microcode/"
  }
]
