
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FinalProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FinalProject_impl_1.udb 
// Netlist created on Thu Dec  7 02:09:59 2023
// Netlist written on Thu Dec  7 02:10:03 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( controllerIn, fpga_clk, controlClk, controlLatch, rgb, VSYNC, 
             HSYNC );
  input  controllerIn, fpga_clk;
  output controlClk, controlLatch;
  output [5:0] rgb;
  output VSYNC, HSYNC;
  wire   \jump1.slowClk_N_156[6] , \jump1.slowClk_N_156[5] , \jump1.n14615 , 
         \jump1.n13 , \jump1.n12020 , \jump1.n14 , vga_clk, \jump1.n12022 , 
         \jump1.slowClk_N_156[4] , \jump1.slowClk_N_156[3] , \jump1.n14612 , 
         \jump1.n15 , \jump1.n12018 , \jump1.n16 , \jump1.cube_bot_9__N_42[0] , 
         \jump1.n14522 , VCC_net, \cube_bot[2] , \jump1.cube_bot_2__N_57 , 
         \jump1.slowClk , \jump1.n11980 , \jump1.cube_bot_9__N_42[7] , 
         \jump1.n14549 , \jump1.n11986 , \jump1.n3470[7] , \cube_bot[9] , 
         \jump1.slowClk_N_156[2] , \jump1.slowClk_N_156[1] , \jump1.n14609 , 
         \jump1.n17 , \jump1.n12016 , \jump1.n18_adj_200 , 
         \jump1.slowClk_N_156[0] , \jump1.n14567 , \jump1.n19 , 
         \jump1.cube_bot_9__N_42[6] , \jump1.cube_bot_9__N_42[5] , 
         \jump1.n14546 , \cube_bot[8] , \jump1.n11984 , \cube_bot[7] , 
         \jump1.n14543 , \cube_bot[6] , \jump1.n11982 , \cube_bot[5] , 
         \jump1.cube_bot_9__N_42[3] , \jump1.cube_bot_9__N_42[4] , 
         \jump1.slowClk_N_156[18] , \jump1.slowClk_N_156[17] , \jump1.n14633 , 
         \jump1.n12032 , \jump1.n2 , \jump1.slowClk_N_156[16] , 
         \jump1.slowClk_N_156[15] , \jump1.n14630 , \jump1.n3 , \jump1.n12030 , 
         \jump1.n4_adj_204 , \jump1.slowClk_N_156[14] , 
         \jump1.slowClk_N_156[13] , \jump1.n14627 , \jump1.n5 , \jump1.n12028 , 
         \jump1.n6_adj_205 , \jump1.cube_bot_9__N_42[1] , \jump1.n14540 , 
         \cube_bot[4] , \cube_bot[3] , \jump1.cube_bot_9__N_42[2] , 
         \jump1.slowClk_N_156[12] , \jump1.slowClk_N_156[11] , \jump1.n14624 , 
         \jump1.n7 , \jump1.n12026 , \jump1.n8_adj_206 , 
         \jump1.slowClk_N_156[10] , \jump1.slowClk_N_156[9] , \jump1.n14621 , 
         \jump1.n9 , \jump1.n12024 , \jump1.n10_adj_207 , 
         \jump1.slowClk_N_156[8] , \jump1.slowClk_N_156[7] , \jump1.n14618 , 
         \jump1.n11 , \jump1.n12_adj_208 , \controller1.count_8__N_71[16] , 
         \controller1.count_8__N_71[15] , \controller1.n14603 , 
         \controller1.slowCount[7] , \controller1.n12050 , 
         \controller1.slowCount[6] , \controller1.clk , 
         \controller1.count_8__N_71[14] , \controller1.count_8__N_71[13] , 
         \controller1.n14600 , \controller1.slowCount[5] , 
         \controller1.n12048 , \controller1.slowCount[4] , 
         \controller1.count_8__N_71[12] , \controller1.count_8__N_71[11] , 
         \controller1.n14597 , \controller1.slowCount[3] , 
         \controller1.n12046 , \controller1.slowCount[2] , 
         \controller1.count_8__N_71[10] , \controller1.count_8__N_71[9] , 
         \controller1.n14594 , \controller1.slowCount[1] , 
         \controller1.n12044 , \controller1.slowCount[0] , 
         \controller1.count_8__N_71[8] , \controller1.count_8__N_71[7] , 
         \controller1.n14591 , \controller1.count[8] , \controller1.n12042 , 
         \controller1.n10 , \controller1.count_8__N_71[6] , 
         \controller1.count_8__N_71[5] , \controller1.n14588 , 
         \controller1.n11 , \controller1.n12040 , \controller1.n12 , 
         \controller1.count_8__N_71[4] , \controller1.count_8__N_71[3] , 
         \controller1.n14585 , \controller1.n13 , \controller1.n12038 , 
         \controller1.n14 , \controller1.count_8__N_71[2] , 
         \controller1.count_8__N_71[1] , \controller1.n14582 , 
         \controller1.n15 , \controller1.n12036 , \controller1.n16 , 
         \controller1.count_8__N_71[0] , \controller1.n14579 , 
         \controller1.n17 , \vga_1.row_9__N_2[8] , \vga_1.row_9__N_2[7] , 
         \vga_1.n14660 , \row[8] , \vga_1.n11975 , \row[7] , row_0__N_21, 
         frameClk, \vga_1.n11977 , \vga_1.col_9__N_22[9] , \vga_1.n14648 , 
         \vga_1.n12013 , \col[9] , col_0__N_41, \vga_1.col_9__N_22[8] , 
         \vga_1.col_9__N_22[7] , \vga_1.n14645 , \col[8] , \vga_1.n12011 , 
         \col[7] , \vga_1.row_9__N_2[6] , \vga_1.row_9__N_2[5] , 
         \vga_1.n14657 , \row[6] , \vga_1.n11973 , \row[5] , 
         \vga_1.col_9__N_22[6] , \vga_1.col_9__N_22[5] , \vga_1.n14642 , 
         \col[6] , \vga_1.n12009 , \col[5] , \vga_1.col_9__N_22[4] , 
         \vga_1.col_9__N_22[3] , \vga_1.n14639 , \col[4] , \vga_1.n12007 , 
         \col[3] , \vga_1.col_9__N_22[2] , \vga_1.col_9__N_22[1] , 
         \vga_1.n14636 , \col[2] , \vga_1.n12005 , \col[1] , 
         \vga_1.col_9__N_22[0] , \vga_1.n14564 , \col[0] , 
         \vga_1.row_9__N_2[4] , \vga_1.row_9__N_2[3] , \vga_1.n14654 , 
         \row[4] , \vga_1.n11971 , \row[3] , \vga_1.row_9__N_2[9] , 
         \vga_1.n14663 , \row[9] , \vga_1.row_9__N_2[0] , \vga_1.n14561 , 
         \row[0] , \vga_1.n11969 , \vga_1.row_9__N_2[2] , 
         \vga_1.row_9__N_2[1] , \vga_1.n14651 , \row[2] , \row[1] , 
         \spikeMove1.n14537 , \spikeMove1.rollCount[6] , 
         \spikeMove1.int_rightMost_5__N_104 , \spikeMove1.rollCount[5] , 
         \int_rightMost[5] , \int_rightMost[6] , \spikeMove1.n14534 , 
         \spikeMove1.rollCount[4] , \spikeMove1.int_rightMost_3__N_112 , 
         \spikeMove1.rollCount[3] , \int_rightMost[3] , \int_rightMost[4] , 
         \spikeMove1.n14531 , \spikeMove1.rollCount[2] , 
         \spikeMove1.int_rightMost_1__N_120 , \spikeMove1.rollCount[1] , 
         \int_rightMost[1] , \int_rightMost[2] , \spikeMove1.n14528 , 
         \spikeMove1.rollCount[0] , \int_rightMost[0] , 
         \spikeMove1.rollCount_6__N_84[6] , \spikeMove1.rollCount_6__N_84[5] , 
         \spikeMove1.n14576 , \spikeMove1.n12001 , rollCount_0__N_97, 
         \controllerResult[4] , frame2Clk, \spikeMove1.rollCount_6__N_84[4] , 
         \spikeMove1.rollCount_6__N_84[3] , \spikeMove1.n14573 , 
         \spikeMove1.n11999 , \spikeMove1.rollCount_6__N_84[2] , 
         \spikeMove1.rollCount_6__N_84[1] , \spikeMove1.n14570 , 
         \spikeMove1.n11997 , \spikeMove1.rollCount_6__N_84[0] , 
         \spikeMove1.n14555 , \jump1.cube_bot_5__N_50 , 
         \jump1.cube_bot_4__N_52 , n5002, n4980, lastPosition_4__N_130, 
         cube_bot_4__N_53, \cube_bot[0].sig_006.FeedThruLUT , 
         \cube_bot[1].sig_000.FeedThruLUT , \cube_bot[0] , \cube_bot[1] , 
         \jump1.lastPosition_0__N_134 , \jump1.lastPosition[1] , 
         \jump1.lastPosition[0] , \cube_bot[3].sig_002.FeedThruLUT , 
         \cube_bot[2].sig_001.FeedThruLUT , \jump1.lastPosition[2] , 
         \jump1.lastPosition[3] , \cube_bot[8].sig_004.FeedThruLUT , 
         \cube_bot[7].sig_003.FeedThruLUT , \jump1.lastPosition[7] , 
         \jump1.lastPosition[8] , cube_bot_1__N_58, cube_bot_0__N_59, n3226, 
         lastPosition_5__N_128, lastPosition_6__N_127, n3141, 
         \jump1.lastPosition[6] , \jump1.lastPosition[5] , 
         \controller1.intermediate[5].sig_008.FeedThruLUT , 
         \controller1.intermediate[6].sig_007.FeedThruLUT , 
         \controller1.intermediate[5] , \controller1.intermediate[6] , 
         controlClk_c, \controller1.intermediate[7] , 
         \controller1.intermediate[3].sig_010.FeedThruLUT , 
         \controller1.intermediate[4].sig_009.FeedThruLUT , 
         \controller1.intermediate[3] , \controller1.intermediate[4] , 
         \controller1.intermediate[1].sig_012.FeedThruLUT , 
         \controller1.intermediate[2].sig_011.FeedThruLUT , 
         \controller1.intermediate[1] , \controller1.intermediate[2] , 
         \controller1.intermediate_0__N_1 , 
         \controller1.intermediate[0].sig_013.FeedThruLUT , controllerIn_c, 
         \controller1.intermediate[0] , \playing_rgb[0] , \playing_rgb[1] , 
         \cube_gen1.playing_rgb_0__N_65 , \cube_gen1.playing_rgb_0__N_63[0] , 
         cube_rgb_4__N_82, collided, \cube_gen1.background[1] , 
         \cube_gen1.playing_rgb_0__N_64 , playing_rgb_1__N_62, 
         \game_machine1.rgb_c_0_N_146 , rgb_c_1, rgb_c_0, 
         \game_machine1.rgb_c_2_N_144 , \game_machine1.rgb_c_3_N_143 , n1704, 
         \current_state[0] , \game_machine1.n13289 , n8259, cube_rgb_4__N_83, 
         \current_state[1] , rgb_c_3, rgb_c_2, 
         \cube_gen1.backgroundROM1.background_0__N_81 , 
         \cube_gen1.backgroundROM1.background_1__N_80 , 
         \cube_gen1.backgroundROM1.n8501 , \cube_gen1.backgroundROM1.n13066 , 
         \cube_gen1.backgroundROM1.n14098 , \cube_gen1.backgroundROM1.n13648 , 
         \cube_gen1.backgroundROM1.n8445 , \cube_gen1.backgroundROM1.n14110 , 
         \cube_gen1.background[0] , \spikeMove1.spikeInterval_1__N_69[1] , 
         \spikeMove1.spikeInterval_4__N_66[0] , \spikeInterval[0] , 
         \spikeInterval[1] , \spikeMove1.spikeInterval_4__N_66[2] , 
         \spikeMove1.spikeInterval_4__N_66[3] , \spikeInterval[2] , 
         \spikeInterval[3] , \spikeMove1.rollClk_N_154 , rollClk_N_155, 
         rollClk, \cube_gen1.backgroundROM1.n8520 , 
         \cube_gen1.backgroundROM1.n27131 , n10667, 
         \cube_gen1.backgroundROM1.n13673 , \cube_gen1.backgroundROM1.n13675 , 
         n6, \cube_gen1.backgroundROM1.n28669 , 
         \cube_gen1.backgroundROM1.n13002 , 
         \cube_gen1.backgroundROM1.n32765_adj_157 , \controllerResult[7] , 
         \jump1.n12428 , \jump1.n8320 , \jump1.n4_adj_202 , \jump1.n4_adj_201 , 
         \jump1.n48 , controlLatch_c, \game_machine1.n22 , 
         \controllerResult[6] , \game_machine1.current_state_1__N_135 , 
         \controller1.controlLatch_c_N_147 , 
         \current_state[0].sig_014.FeedThruLUT , 
         \game_machine1.current_state_1__N_136 , n1223, n16, n10, n13454, n614, 
         n16_adj_209, n13495, n1230, \game_machine1.n13685 , n10663, n41, 
         n8371, n8223, \game_machine1.n20 , \cube_gen1.collided_N_152 , 
         \cube_gen1.n12352 , \cube_gen1.n1159 , n8565, \vga_1.n88 , n9762, 
         n340, \vga_1.n9 , n11131, n19338, n13666, n8484, n27771, n95, n14092, 
         \cube_gen1.backgroundROM1.n24956 , n13672, 
         \cube_gen1.backgroundROM1.n14095 , \vga_1.frameClk_N_149 , 
         frame2Clk_N_150, \vga_1.frame2Clk_N_151 , n23034, n19354, 
         \cube_gen1.backgroundROM1.n8466 , \cube_gen1.backgroundROM1.n15225 , 
         n3407, n14_adj_211, \spikeArr[0] , n10640, \cube_gen1.n13277 , 
         \cube_gen1.n77 , \cube_gen1.n13221 , n10547, n13292, n1076, 
         \spikeArr[14] , \cube_gen1.n13270 , n13458, n13268, 
         \cube_gen1.n4_adj_181 , \cube_gen1.n4970 , \cube_gen1.n10464 , 
         \cube_gen1.n10654 , \cube_gen1.n1389 , \cube_gen1.n10450 , n1235, 
         \cube_gen1.n12_adj_172 , \cube_gen1.n10462 , \cube_gen1.n1312 , 
         \cube_gen1.n4_c , n1307, \spikeArr[16] , \cube_gen1.n13462 , 
         \cube_gen1.n10440 , \cube_gen1.n8303 , \cube_gen1.n12_adj_174 , 
         \cube_gen1.n10_adj_171 , \cube_gen1.n14_adj_175 , n12923, 
         \cube_gen1.backgroundROM1.n8058 , \cube_gen1.backgroundROM1.n20250 , 
         \cube_gen1.backgroundROM1.n10644 , \cube_gen1.backgroundROM1.n8702 , 
         \cube_gen1.backgroundROM1.n829 , n97, 
         \cube_gen1.backgroundROM1.n14086 , \cube_gen1.backgroundROM1.n8472 , 
         \cube_gen1.backgroundROM1.n8458 , \cube_gen1.backgroundROM1.n14089 , 
         \cube_gen1.backgroundROM1.n14080 , n13664, 
         \cube_gen1.backgroundROM1.n14083 , \cube_gen1.backgroundROM1.n8453 , 
         \cube_gen1.backgroundROM1.n8618 , \cube_gen1.backgroundROM1.n8478 , 
         \cube_gen1.backgroundROM1.n13692 , \cube_gen1.backgroundROM1.n18 , 
         \cube_gen1.backgroundROM1.n21 , \cube_gen1.backgroundROM1.n14104 , 
         \cube_gen1.backgroundROM1.n14107 , \cube_gen1.backgroundROM1.n8560 , 
         \cube_gen1.backgroundROM1.n9468 , \cube_gen1.backgroundROM1.n13697 , 
         \cube_gen1.backgroundROM1.n10 , \cube_gen1.backgroundROM1.n16 , 
         \cube_gen1.backgroundROM1.n8518 , \cube_gen1.backgroundROM1.n13262 , 
         \jump1.n65 , \jump1.n5000 , \jump1.n13285 , \jump1.lastPosition[9] , 
         \jump1.n18 , \jump1.n43 , \jump1.n80 , \jump1.n10713 , 
         \jump1.n18_adj_190 , \jump1.n16_adj_191 , \jump1.n14_adj_194 , 
         \jump1.n16_adj_192 , \jump1.n14_adj_193 , 
         \cube_bot[9].sig_005.FeedThruLUT , \jump1.n12_adj_195 , 
         \jump1.n10_adj_196 , \jump1.n12 , \jump1.n10 , 
         \jump1.lastPosition[4] , \jump1.n8_adj_197 , \jump1.n6_adj_198 , 
         \jump1.n8 , \jump1.n6 , \jump1.n4_adj_199 , \jump1.n4 , 
         \jump1.lastPosition_4__N_129[4] , n5011, \cube_gen1.n4_adj_177 , 
         \jump1.n13283 , \vga_1.n13 , n336, \controller1.controlClk_c_N_148 , 
         n14_adj_210, n999, \spikeMove1.n6 , \spikeInterval[4] , 
         \cube_gen1.n8293 , n152, \spikeArr[2] , n229, \cube_gen1.n8294 , n12, 
         \cube_gen1.n10412 , n691, \spikeArr[9] , n768, \cube_gen1.n8305 , 
         n3564, n8, \cube_gen1.n6_c , n14, n845, n306, \spikeArr[4] , n383, 
         \cube_gen1.n8296 , \cube_gen1.n8295 , \spikeArr[3] , n460, 
         \spikeArr[5] , \cube_gen1.n8304 , \vga_1.HSYNC_c_N_138 , HSYNC_c, 
         n537, \spikeArr[10] , \cube_gen1.n8299 , n922, \spikeArr[11] , 
         \cube_gen1.n8302 , n1461, \cube_gen1.backgroundROM1.n8467 , n1384, 
         \spikeArr[18] , \cube_gen1.n1466 , \game_machine1.rgb_c_5_N_141 , 
         \game_machine1.rgb_c_4_N_142 , \cube_gen1.backgroundROM1.n19 , 
         \cube_gen1.cube_rgb[4] , \cube_gen1.n697 , \cube_gen1.n620 , n8366, 
         n91, \cube_gen1.backgroundROM1.n13225 , n8374, \vga_1.n8 , 
         \vga_1.VSYNC_c_N_139 , \vga_1.VSYNC_c_N_140 , VSYNC_c, n9840, n80, 
         \cube_gen1.backgroundROM1.n8444 , \cube_gen1.backgroundROM1.n12373 , 
         n4, \cube_gen1.n13295 , n8487, \cube_gen1.backgroundROM1.n13671 , 
         n9786, \vga_1.n13680 , \spikeArr[15] , \cube_gen1.n10553 , 
         \cube_gen1.n12413 , \cube_gen1.n16_adj_163 , n76, \spikeArr[1] , 
         \cube_gen1.backgroundROM1.n23067 , \cube_gen1.backgroundROM1.n24892 , 
         \cube_gen1.backgroundROM1.n8594 , \cube_gen1.n10365 , 
         \cube_gen1.n4_adj_184 , \cube_gen1.n4_adj_182 , \cube_gen1.n10545 , 
         \cube_gen1.n9 , \cube_gen1.n12408 , \cube_gen1.n10551 , 
         \cube_gen1.n1236 , \cube_gen1.n13477 , \cube_gen1.n13280 , 
         \cube_gen1.n8243 , \cube_gen1.n4_adj_160 , 
         \cube_gen1.spikeInterval_1__N_69[2] , \spikeMove1.n11951 , 
         \cube_gen1.n1467 , \cube_gen1.n7620 , \cube_gen1.n8300 , 
         \spikeArr[12] , \spikeArr[7] , \cube_gen1.collided_N_153 , 
         \cube_gen1.n8297 , \spikeArr[6] , \spikeArr[8] , \cube_gen1.n10446 , 
         \cube_gen1.n4_adj_161 , \cube_gen1.n6_adj_162 , \cube_gen1.n8_c , 
         \cube_gen1.n10_adj_164 , \cube_gen1.n2995 , \cube_gen1.n13210 , 
         \cube_gen1.n12 , \cube_gen1.n14_c , \cube_gen1.n6_adj_170 , 
         \cube_gen1.n1543 , \cube_gen1.n5 , \cube_gen1.n16_adj_165 , 
         \cube_gen1.n18 , \cube_gen1.n4_adj_166 , \cube_gen1.n6_adj_167 , 
         \cube_gen1.n8_adj_169 , \cube_gen1.n20 , \spikeArr[19] , 
         \spikeArr[17] , \cube_gen1.n10653 , \cube_gen1.n4_adj_173 , 
         \cube_gen1.n14288 , \cube_gen1.n16_adj_176 , \cube_gen1.n18_adj_178 , 
         \cube_gen1.n8_adj_179 , \cube_gen1.n13489 , \cube_gen1.n15 , 
         \cube_gen1.n6_adj_180 , \cube_gen1.n12522 , \cube_gen1.n10_adj_185 , 
         \cube_gen1.n8_adj_183 , \cube_gen1.n10444 , \spikeArr[13] , 
         \cube_gen1.n10448 , \cube_gen1.n10392 , \cube_gen1.n4_adj_186 , 
         \cube_gen1.n8_adj_188 , \cube_gen1.n7 , 
         \cube_gen1.backgroundROM1.n8567 , \cube_gen1.backgroundROM1.n13695 , 
         \cube_gen1.backgroundROM1.n8 , n8368, \cube_gen1.backgroundROM1.n15 , 
         \cube_gen1.backgroundROM1.n24574 , \cube_gen1.backgroundROM1.n32765 , 
         \cube_gen1.backgroundROM1.n13659 , \cube_gen1.backgroundROM1.n13286 , 
         \cube_gen1.backgroundROM1.n8_adj_158 , \jump1.cube_bot_6__N_48 , 
         current_state_0__N_137, \spikeMove1.spikeInterval_4__N_66[4] , 
         rgb_c_5, rgb_c_4, fpga_clk_c, \mypll_1.lscc_pll_inst.feedback_w ;

  jump1_SLICE_0 \jump1.SLICE_0 ( .DI1(\jump1.slowClk_N_156[6] ), 
    .DI0(\jump1.slowClk_N_156[5] ), .D1(\jump1.n14615 ), .C1(\jump1.n13 ), 
    .D0(\jump1.n12020 ), .C0(\jump1.n14 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12020 ), .CIN1(\jump1.n14615 ), .Q0(\jump1.n14 ), 
    .Q1(\jump1.n13 ), .F0(\jump1.slowClk_N_156[5] ), 
    .F1(\jump1.slowClk_N_156[6] ), .COUT1(\jump1.n12022 ), 
    .COUT0(\jump1.n14615 ));
  jump1_SLICE_1 \jump1.SLICE_1 ( .DI1(\jump1.slowClk_N_156[4] ), 
    .DI0(\jump1.slowClk_N_156[3] ), .D1(\jump1.n14612 ), .C1(\jump1.n15 ), 
    .D0(\jump1.n12018 ), .C0(\jump1.n16 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12018 ), .CIN1(\jump1.n14612 ), .Q0(\jump1.n16 ), 
    .Q1(\jump1.n15 ), .F0(\jump1.slowClk_N_156[3] ), 
    .F1(\jump1.slowClk_N_156[4] ), .COUT1(\jump1.n12020 ), 
    .COUT0(\jump1.n14612 ));
  jump1_SLICE_2 \jump1.SLICE_2 ( .DI1(\jump1.cube_bot_9__N_42[0] ), 
    .D1(\jump1.n14522 ), .C1(VCC_net), .B1(\cube_bot[2] ), 
    .LSR(\jump1.cube_bot_2__N_57 ), .CLK(\jump1.slowClk ), 
    .CIN1(\jump1.n14522 ), .Q1(\cube_bot[2] ), 
    .F1(\jump1.cube_bot_9__N_42[0] ), .COUT1(\jump1.n11980 ), 
    .COUT0(\jump1.n14522 ));
  jump1_SLICE_3 \jump1.SLICE_3 ( .DI0(\jump1.cube_bot_9__N_42[7] ), 
    .D1(\jump1.n14549 ), .D0(\jump1.n11986 ), .C0(\jump1.n3470[7] ), 
    .B0(\cube_bot[9] ), .LSR(\jump1.cube_bot_2__N_57 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11986 ), .CIN1(\jump1.n14549 ), .Q0(\cube_bot[9] ), 
    .F0(\jump1.cube_bot_9__N_42[7] ), .COUT0(\jump1.n14549 ));
  jump1_SLICE_4 \jump1.SLICE_4 ( .DI1(\jump1.slowClk_N_156[2] ), 
    .DI0(\jump1.slowClk_N_156[1] ), .D1(\jump1.n14609 ), .C1(\jump1.n17 ), 
    .D0(\jump1.n12016 ), .C0(\jump1.n18_adj_200 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12016 ), .CIN1(\jump1.n14609 ), .Q0(\jump1.n18_adj_200 ), 
    .Q1(\jump1.n17 ), .F0(\jump1.slowClk_N_156[1] ), 
    .F1(\jump1.slowClk_N_156[2] ), .COUT1(\jump1.n12018 ), 
    .COUT0(\jump1.n14609 ));
  jump1_SLICE_5 \jump1.SLICE_5 ( .DI1(\jump1.slowClk_N_156[0] ), 
    .D1(\jump1.n14567 ), .C1(\jump1.n19 ), .B1(VCC_net), .CLK(vga_clk), 
    .CIN1(\jump1.n14567 ), .Q1(\jump1.n19 ), .F1(\jump1.slowClk_N_156[0] ), 
    .COUT1(\jump1.n12016 ), .COUT0(\jump1.n14567 ));
  jump1_SLICE_6 \jump1.SLICE_6 ( .DI1(\jump1.cube_bot_9__N_42[6] ), 
    .DI0(\jump1.cube_bot_9__N_42[5] ), .D1(\jump1.n14546 ), 
    .C1(\jump1.n3470[7] ), .B1(\cube_bot[8] ), .D0(\jump1.n11984 ), 
    .C0(\jump1.n3470[7] ), .B0(\cube_bot[7] ), .LSR(\jump1.cube_bot_2__N_57 ), 
    .CLK(\jump1.slowClk ), .CIN0(\jump1.n11984 ), .CIN1(\jump1.n14546 ), 
    .Q0(\cube_bot[7] ), .Q1(\cube_bot[8] ), .F0(\jump1.cube_bot_9__N_42[5] ), 
    .F1(\jump1.cube_bot_9__N_42[6] ), .COUT1(\jump1.n11986 ), 
    .COUT0(\jump1.n14546 ));
  jump1_SLICE_7 \jump1.SLICE_7 ( .D1(\jump1.n14543 ), .C1(\jump1.n3470[7] ), 
    .B1(\cube_bot[6] ), .D0(\jump1.n11982 ), .C0(\jump1.n3470[7] ), 
    .B0(\cube_bot[5] ), .CIN0(\jump1.n11982 ), .CIN1(\jump1.n14543 ), 
    .F0(\jump1.cube_bot_9__N_42[3] ), .F1(\jump1.cube_bot_9__N_42[4] ), 
    .COUT1(\jump1.n11984 ), .COUT0(\jump1.n14543 ));
  jump1_SLICE_8 \jump1.SLICE_8 ( .DI1(\jump1.slowClk_N_156[18] ), 
    .DI0(\jump1.slowClk_N_156[17] ), .D1(\jump1.n14633 ), .C1(\jump1.slowClk ), 
    .D0(\jump1.n12032 ), .C0(\jump1.n2 ), .CLK(vga_clk), .CIN0(\jump1.n12032 ), 
    .CIN1(\jump1.n14633 ), .Q0(\jump1.n2 ), .Q1(\jump1.slowClk ), 
    .F0(\jump1.slowClk_N_156[17] ), .F1(\jump1.slowClk_N_156[18] ), 
    .COUT0(\jump1.n14633 ));
  jump1_SLICE_9 \jump1.SLICE_9 ( .DI1(\jump1.slowClk_N_156[16] ), 
    .DI0(\jump1.slowClk_N_156[15] ), .D1(\jump1.n14630 ), .C1(\jump1.n3 ), 
    .D0(\jump1.n12030 ), .C0(\jump1.n4_adj_204 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12030 ), .CIN1(\jump1.n14630 ), .Q0(\jump1.n4_adj_204 ), 
    .Q1(\jump1.n3 ), .F0(\jump1.slowClk_N_156[15] ), 
    .F1(\jump1.slowClk_N_156[16] ), .COUT1(\jump1.n12032 ), 
    .COUT0(\jump1.n14630 ));
  jump1_SLICE_10 \jump1.SLICE_10 ( .DI1(\jump1.slowClk_N_156[14] ), 
    .DI0(\jump1.slowClk_N_156[13] ), .D1(\jump1.n14627 ), .C1(\jump1.n5 ), 
    .D0(\jump1.n12028 ), .C0(\jump1.n6_adj_205 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12028 ), .CIN1(\jump1.n14627 ), .Q0(\jump1.n6_adj_205 ), 
    .Q1(\jump1.n5 ), .F0(\jump1.slowClk_N_156[13] ), 
    .F1(\jump1.slowClk_N_156[14] ), .COUT1(\jump1.n12030 ), 
    .COUT0(\jump1.n14627 ));
  jump1_SLICE_11 \jump1.SLICE_11 ( .DI0(\jump1.cube_bot_9__N_42[1] ), 
    .D1(\jump1.n14540 ), .C1(\jump1.n3470[7] ), .B1(\cube_bot[4] ), 
    .D0(\jump1.n11980 ), .C0(\jump1.n3470[7] ), .B0(\cube_bot[3] ), 
    .LSR(\jump1.cube_bot_2__N_57 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11980 ), .CIN1(\jump1.n14540 ), .Q0(\cube_bot[3] ), 
    .F0(\jump1.cube_bot_9__N_42[1] ), .F1(\jump1.cube_bot_9__N_42[2] ), 
    .COUT1(\jump1.n11982 ), .COUT0(\jump1.n14540 ));
  jump1_SLICE_12 \jump1.SLICE_12 ( .DI1(\jump1.slowClk_N_156[12] ), 
    .DI0(\jump1.slowClk_N_156[11] ), .D1(\jump1.n14624 ), .C1(\jump1.n7 ), 
    .D0(\jump1.n12026 ), .C0(\jump1.n8_adj_206 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12026 ), .CIN1(\jump1.n14624 ), .Q0(\jump1.n8_adj_206 ), 
    .Q1(\jump1.n7 ), .F0(\jump1.slowClk_N_156[11] ), 
    .F1(\jump1.slowClk_N_156[12] ), .COUT1(\jump1.n12028 ), 
    .COUT0(\jump1.n14624 ));
  jump1_SLICE_13 \jump1.SLICE_13 ( .DI1(\jump1.slowClk_N_156[10] ), 
    .DI0(\jump1.slowClk_N_156[9] ), .D1(\jump1.n14621 ), .C1(\jump1.n9 ), 
    .D0(\jump1.n12024 ), .C0(\jump1.n10_adj_207 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12024 ), .CIN1(\jump1.n14621 ), .Q0(\jump1.n10_adj_207 ), 
    .Q1(\jump1.n9 ), .F0(\jump1.slowClk_N_156[9] ), 
    .F1(\jump1.slowClk_N_156[10] ), .COUT1(\jump1.n12026 ), 
    .COUT0(\jump1.n14621 ));
  jump1_SLICE_14 \jump1.SLICE_14 ( .DI1(\jump1.slowClk_N_156[8] ), 
    .DI0(\jump1.slowClk_N_156[7] ), .D1(\jump1.n14618 ), .C1(\jump1.n11 ), 
    .D0(\jump1.n12022 ), .C0(\jump1.n12_adj_208 ), .CLK(vga_clk), 
    .CIN0(\jump1.n12022 ), .CIN1(\jump1.n14618 ), .Q0(\jump1.n12_adj_208 ), 
    .Q1(\jump1.n11 ), .F0(\jump1.slowClk_N_156[7] ), 
    .F1(\jump1.slowClk_N_156[8] ), .COUT1(\jump1.n12024 ), 
    .COUT0(\jump1.n14618 ));
  controller1_SLICE_15 \controller1.SLICE_15 ( 
    .DI1(\controller1.count_8__N_71[16] ), 
    .DI0(\controller1.count_8__N_71[15] ), .D1(\controller1.n14603 ), 
    .C1(\controller1.slowCount[7] ), .D0(\controller1.n12050 ), 
    .C0(\controller1.slowCount[6] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12050 ), .CIN1(\controller1.n14603 ), 
    .Q0(\controller1.slowCount[6] ), .Q1(\controller1.slowCount[7] ), 
    .F0(\controller1.count_8__N_71[15] ), .F1(\controller1.count_8__N_71[16] ), 
    .COUT0(\controller1.n14603 ));
  controller1_SLICE_16 \controller1.SLICE_16 ( 
    .DI1(\controller1.count_8__N_71[14] ), 
    .DI0(\controller1.count_8__N_71[13] ), .D1(\controller1.n14600 ), 
    .C1(\controller1.slowCount[5] ), .D0(\controller1.n12048 ), 
    .C0(\controller1.slowCount[4] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12048 ), .CIN1(\controller1.n14600 ), 
    .Q0(\controller1.slowCount[4] ), .Q1(\controller1.slowCount[5] ), 
    .F0(\controller1.count_8__N_71[13] ), .F1(\controller1.count_8__N_71[14] ), 
    .COUT1(\controller1.n12050 ), .COUT0(\controller1.n14600 ));
  controller1_SLICE_17 \controller1.SLICE_17 ( 
    .DI1(\controller1.count_8__N_71[12] ), 
    .DI0(\controller1.count_8__N_71[11] ), .D1(\controller1.n14597 ), 
    .C1(\controller1.slowCount[3] ), .D0(\controller1.n12046 ), 
    .C0(\controller1.slowCount[2] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12046 ), .CIN1(\controller1.n14597 ), 
    .Q0(\controller1.slowCount[2] ), .Q1(\controller1.slowCount[3] ), 
    .F0(\controller1.count_8__N_71[11] ), .F1(\controller1.count_8__N_71[12] ), 
    .COUT1(\controller1.n12048 ), .COUT0(\controller1.n14597 ));
  controller1_SLICE_18 \controller1.SLICE_18 ( 
    .DI1(\controller1.count_8__N_71[10] ), 
    .DI0(\controller1.count_8__N_71[9] ), .D1(\controller1.n14594 ), 
    .C1(\controller1.slowCount[1] ), .D0(\controller1.n12044 ), 
    .C0(\controller1.slowCount[0] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12044 ), .CIN1(\controller1.n14594 ), 
    .Q0(\controller1.slowCount[0] ), .Q1(\controller1.slowCount[1] ), 
    .F0(\controller1.count_8__N_71[9] ), .F1(\controller1.count_8__N_71[10] ), 
    .COUT1(\controller1.n12046 ), .COUT0(\controller1.n14594 ));
  controller1_SLICE_19 \controller1.SLICE_19 ( 
    .DI1(\controller1.count_8__N_71[8] ), .DI0(\controller1.count_8__N_71[7] ), 
    .D1(\controller1.n14591 ), .C1(\controller1.count[8] ), 
    .D0(\controller1.n12042 ), .C0(\controller1.n10 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12042 ), .CIN1(\controller1.n14591 ), 
    .Q0(\controller1.n10 ), .Q1(\controller1.count[8] ), 
    .F0(\controller1.count_8__N_71[7] ), .F1(\controller1.count_8__N_71[8] ), 
    .COUT1(\controller1.n12044 ), .COUT0(\controller1.n14591 ));
  controller1_SLICE_20 \controller1.SLICE_20 ( 
    .DI1(\controller1.count_8__N_71[6] ), .DI0(\controller1.count_8__N_71[5] ), 
    .D1(\controller1.n14588 ), .C1(\controller1.n11 ), 
    .D0(\controller1.n12040 ), .C0(\controller1.n12 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12040 ), .CIN1(\controller1.n14588 ), 
    .Q0(\controller1.n12 ), .Q1(\controller1.n11 ), 
    .F0(\controller1.count_8__N_71[5] ), .F1(\controller1.count_8__N_71[6] ), 
    .COUT1(\controller1.n12042 ), .COUT0(\controller1.n14588 ));
  controller1_SLICE_21 \controller1.SLICE_21 ( 
    .DI1(\controller1.count_8__N_71[4] ), .DI0(\controller1.count_8__N_71[3] ), 
    .D1(\controller1.n14585 ), .C1(\controller1.n13 ), 
    .D0(\controller1.n12038 ), .C0(\controller1.n14 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12038 ), .CIN1(\controller1.n14585 ), 
    .Q0(\controller1.n14 ), .Q1(\controller1.n13 ), 
    .F0(\controller1.count_8__N_71[3] ), .F1(\controller1.count_8__N_71[4] ), 
    .COUT1(\controller1.n12040 ), .COUT0(\controller1.n14585 ));
  controller1_SLICE_22 \controller1.SLICE_22 ( 
    .DI1(\controller1.count_8__N_71[2] ), .DI0(\controller1.count_8__N_71[1] ), 
    .D1(\controller1.n14582 ), .C1(\controller1.n15 ), 
    .D0(\controller1.n12036 ), .C0(\controller1.n16 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n12036 ), .CIN1(\controller1.n14582 ), 
    .Q0(\controller1.n16 ), .Q1(\controller1.n15 ), 
    .F0(\controller1.count_8__N_71[1] ), .F1(\controller1.count_8__N_71[2] ), 
    .COUT1(\controller1.n12038 ), .COUT0(\controller1.n14582 ));
  controller1_SLICE_23 \controller1.SLICE_23 ( 
    .DI1(\controller1.count_8__N_71[0] ), .D1(\controller1.n14579 ), 
    .C1(\controller1.n17 ), .B1(VCC_net), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n14579 ), .Q1(\controller1.n17 ), 
    .F1(\controller1.count_8__N_71[0] ), .COUT1(\controller1.n12036 ), 
    .COUT0(\controller1.n14579 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI1(\vga_1.row_9__N_2[8] ), 
    .DI0(\vga_1.row_9__N_2[7] ), .D1(\vga_1.n14660 ), .B1(\row[8] ), 
    .D0(\vga_1.n11975 ), .B0(\row[7] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11975 ), .CIN1(\vga_1.n14660 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_2[7] ), .F1(\vga_1.row_9__N_2[8] ), 
    .COUT1(\vga_1.n11977 ), .COUT0(\vga_1.n14660 ));
  vga_1_SLICE_25 \vga_1.SLICE_25 ( .DI0(\vga_1.col_9__N_22[9] ), 
    .D1(\vga_1.n14648 ), .D0(\vga_1.n12013 ), .C0(\col[9] ), .LSR(col_0__N_41), 
    .CLK(vga_clk), .CIN0(\vga_1.n12013 ), .CIN1(\vga_1.n14648 ), .Q0(\col[9] ), 
    .F0(\vga_1.col_9__N_22[9] ), .COUT0(\vga_1.n14648 ));
  vga_1_SLICE_26 \vga_1.SLICE_26 ( .DI1(\vga_1.col_9__N_22[8] ), 
    .DI0(\vga_1.col_9__N_22[7] ), .D1(\vga_1.n14645 ), .C1(\col[8] ), 
    .D0(\vga_1.n12011 ), .C0(\col[7] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n12011 ), .CIN1(\vga_1.n14645 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\vga_1.col_9__N_22[7] ), .F1(\vga_1.col_9__N_22[8] ), 
    .COUT1(\vga_1.n12013 ), .COUT0(\vga_1.n14645 ));
  vga_1_SLICE_27 \vga_1.SLICE_27 ( .DI1(\vga_1.row_9__N_2[6] ), 
    .DI0(\vga_1.row_9__N_2[5] ), .D1(\vga_1.n14657 ), .B1(\row[6] ), 
    .D0(\vga_1.n11973 ), .B0(\row[5] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11973 ), .CIN1(\vga_1.n14657 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_2[5] ), .F1(\vga_1.row_9__N_2[6] ), 
    .COUT1(\vga_1.n11975 ), .COUT0(\vga_1.n14657 ));
  vga_1_SLICE_28 \vga_1.SLICE_28 ( .DI1(\vga_1.col_9__N_22[6] ), 
    .DI0(\vga_1.col_9__N_22[5] ), .D1(\vga_1.n14642 ), .C1(\col[6] ), 
    .D0(\vga_1.n12009 ), .C0(\col[5] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n12009 ), .CIN1(\vga_1.n14642 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\vga_1.col_9__N_22[5] ), .F1(\vga_1.col_9__N_22[6] ), 
    .COUT1(\vga_1.n12011 ), .COUT0(\vga_1.n14642 ));
  vga_1_SLICE_29 \vga_1.SLICE_29 ( .DI1(\vga_1.col_9__N_22[4] ), 
    .DI0(\vga_1.col_9__N_22[3] ), .D1(\vga_1.n14639 ), .C1(\col[4] ), 
    .D0(\vga_1.n12007 ), .C0(\col[3] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n12007 ), .CIN1(\vga_1.n14639 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\vga_1.col_9__N_22[3] ), .F1(\vga_1.col_9__N_22[4] ), 
    .COUT1(\vga_1.n12009 ), .COUT0(\vga_1.n14639 ));
  vga_1_SLICE_30 \vga_1.SLICE_30 ( .DI1(\vga_1.col_9__N_22[2] ), 
    .DI0(\vga_1.col_9__N_22[1] ), .D1(\vga_1.n14636 ), .C1(\col[2] ), 
    .D0(\vga_1.n12005 ), .C0(\col[1] ), .LSR(col_0__N_41), .CLK(vga_clk), 
    .CIN0(\vga_1.n12005 ), .CIN1(\vga_1.n14636 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\vga_1.col_9__N_22[1] ), .F1(\vga_1.col_9__N_22[2] ), 
    .COUT1(\vga_1.n12007 ), .COUT0(\vga_1.n14636 ));
  vga_1_SLICE_31 \vga_1.SLICE_31 ( .DI1(\vga_1.col_9__N_22[0] ), 
    .D1(\vga_1.n14564 ), .C1(\col[0] ), .B1(VCC_net), .LSR(col_0__N_41), 
    .CLK(vga_clk), .CIN1(\vga_1.n14564 ), .Q1(\col[0] ), 
    .F1(\vga_1.col_9__N_22[0] ), .COUT1(\vga_1.n12005 ), 
    .COUT0(\vga_1.n14564 ));
  vga_1_SLICE_32 \vga_1.SLICE_32 ( .DI1(\vga_1.row_9__N_2[4] ), 
    .DI0(\vga_1.row_9__N_2[3] ), .D1(\vga_1.n14654 ), .B1(\row[4] ), 
    .D0(\vga_1.n11971 ), .B0(\row[3] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11971 ), .CIN1(\vga_1.n14654 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_2[3] ), .F1(\vga_1.row_9__N_2[4] ), 
    .COUT1(\vga_1.n11973 ), .COUT0(\vga_1.n14654 ));
  vga_1_SLICE_33 \vga_1.SLICE_33 ( .DI0(\vga_1.row_9__N_2[9] ), 
    .D1(\vga_1.n14663 ), .D0(\vga_1.n11977 ), .B0(\row[9] ), .CE(row_0__N_21), 
    .LSR(frameClk), .CLK(vga_clk), .CIN0(\vga_1.n11977 ), 
    .CIN1(\vga_1.n14663 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_2[9] ), 
    .COUT0(\vga_1.n14663 ));
  vga_1_SLICE_34 \vga_1.SLICE_34 ( .DI1(\vga_1.row_9__N_2[0] ), 
    .D1(\vga_1.n14561 ), .C1(VCC_net), .B1(\row[0] ), .CE(row_0__N_21), 
    .LSR(frameClk), .CLK(vga_clk), .CIN1(\vga_1.n14561 ), .Q1(\row[0] ), 
    .F1(\vga_1.row_9__N_2[0] ), .COUT1(\vga_1.n11969 ), .COUT0(\vga_1.n14561 ));
  vga_1_SLICE_35 \vga_1.SLICE_35 ( .DI1(\vga_1.row_9__N_2[2] ), 
    .DI0(\vga_1.row_9__N_2[1] ), .D1(\vga_1.n14651 ), .B1(\row[2] ), 
    .D0(\vga_1.n11969 ), .B0(\row[1] ), .CE(row_0__N_21), .LSR(frameClk), 
    .CLK(vga_clk), .CIN0(\vga_1.n11969 ), .CIN1(\vga_1.n14651 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_2[1] ), .F1(\vga_1.row_9__N_2[2] ), 
    .COUT1(\vga_1.n11971 ), .COUT0(\vga_1.n14651 ));
  spikeMove1_SLICE_36 \spikeMove1.SLICE_36 ( .D1(\spikeMove1.n14537 ), 
    .B1(\spikeMove1.rollCount[6] ), .D0(\spikeMove1.int_rightMost_5__N_104 ), 
    .B0(\spikeMove1.rollCount[5] ), .CIN0(\spikeMove1.int_rightMost_5__N_104 ), 
    .CIN1(\spikeMove1.n14537 ), .F0(\int_rightMost[5] ), 
    .F1(\int_rightMost[6] ), .COUT0(\spikeMove1.n14537 ));
  spikeMove1_SLICE_37 \spikeMove1.SLICE_37 ( .D1(\spikeMove1.n14534 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[4] ), 
    .D0(\spikeMove1.int_rightMost_3__N_112 ), .B0(\spikeMove1.rollCount[3] ), 
    .CIN0(\spikeMove1.int_rightMost_3__N_112 ), .CIN1(\spikeMove1.n14534 ), 
    .F0(\int_rightMost[3] ), .F1(\int_rightMost[4] ), 
    .COUT1(\spikeMove1.int_rightMost_5__N_104 ), .COUT0(\spikeMove1.n14534 ));
  spikeMove1_SLICE_38 \spikeMove1.SLICE_38 ( .D1(\spikeMove1.n14531 ), 
    .B1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.int_rightMost_1__N_120 ), 
    .C0(VCC_net), .B0(\spikeMove1.rollCount[1] ), 
    .CIN0(\spikeMove1.int_rightMost_1__N_120 ), .CIN1(\spikeMove1.n14531 ), 
    .F0(\int_rightMost[1] ), .F1(\int_rightMost[2] ), 
    .COUT1(\spikeMove1.int_rightMost_3__N_112 ), .COUT0(\spikeMove1.n14531 ));
  spikeMove1_SLICE_39 \spikeMove1.SLICE_39 ( .D1(\spikeMove1.n14528 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[0] ), .CIN1(\spikeMove1.n14528 ), 
    .F1(\int_rightMost[0] ), .COUT1(\spikeMove1.int_rightMost_1__N_120 ), 
    .COUT0(\spikeMove1.n14528 ));
  spikeMove1_SLICE_40 \spikeMove1.SLICE_40 ( 
    .DI1(\spikeMove1.rollCount_6__N_84[6] ), 
    .DI0(\spikeMove1.rollCount_6__N_84[5] ), .D1(\spikeMove1.n14576 ), 
    .B1(\spikeMove1.rollCount[6] ), .D0(\spikeMove1.n12001 ), 
    .B0(\spikeMove1.rollCount[5] ), .CE(rollCount_0__N_97), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .CIN0(\spikeMove1.n12001 ), 
    .CIN1(\spikeMove1.n14576 ), .Q0(\spikeMove1.rollCount[5] ), 
    .Q1(\spikeMove1.rollCount[6] ), .F0(\spikeMove1.rollCount_6__N_84[5] ), 
    .F1(\spikeMove1.rollCount_6__N_84[6] ), .COUT0(\spikeMove1.n14576 ));
  spikeMove1_SLICE_41 \spikeMove1.SLICE_41 ( 
    .DI1(\spikeMove1.rollCount_6__N_84[4] ), 
    .DI0(\spikeMove1.rollCount_6__N_84[3] ), .D1(\spikeMove1.n14573 ), 
    .B1(\spikeMove1.rollCount[4] ), .D0(\spikeMove1.n11999 ), 
    .B0(\spikeMove1.rollCount[3] ), .CE(rollCount_0__N_97), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .CIN0(\spikeMove1.n11999 ), 
    .CIN1(\spikeMove1.n14573 ), .Q0(\spikeMove1.rollCount[3] ), 
    .Q1(\spikeMove1.rollCount[4] ), .F0(\spikeMove1.rollCount_6__N_84[3] ), 
    .F1(\spikeMove1.rollCount_6__N_84[4] ), .COUT1(\spikeMove1.n12001 ), 
    .COUT0(\spikeMove1.n14573 ));
  spikeMove1_SLICE_42 \spikeMove1.SLICE_42 ( 
    .DI1(\spikeMove1.rollCount_6__N_84[2] ), 
    .DI0(\spikeMove1.rollCount_6__N_84[1] ), .D1(\spikeMove1.n14570 ), 
    .B1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.n11997 ), 
    .B0(\spikeMove1.rollCount[1] ), .CE(rollCount_0__N_97), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .CIN0(\spikeMove1.n11997 ), 
    .CIN1(\spikeMove1.n14570 ), .Q0(\spikeMove1.rollCount[1] ), 
    .Q1(\spikeMove1.rollCount[2] ), .F0(\spikeMove1.rollCount_6__N_84[1] ), 
    .F1(\spikeMove1.rollCount_6__N_84[2] ), .COUT1(\spikeMove1.n11999 ), 
    .COUT0(\spikeMove1.n14570 ));
  spikeMove1_SLICE_43 \spikeMove1.SLICE_43 ( 
    .DI1(\spikeMove1.rollCount_6__N_84[0] ), .D1(\spikeMove1.n14555 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[0] ), .CE(rollCount_0__N_97), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .CIN1(\spikeMove1.n14555 ), 
    .Q1(\spikeMove1.rollCount[0] ), .F1(\spikeMove1.rollCount_6__N_84[0] ), 
    .COUT1(\spikeMove1.n11997 ), .COUT0(\spikeMove1.n14555 ));
  jump1_SLICE_44 \jump1.SLICE_44 ( .DI1(\jump1.cube_bot_5__N_50 ), 
    .DI0(\jump1.cube_bot_4__N_52 ), .D1(n5002), 
    .C1(\jump1.cube_bot_9__N_42[3] ), .B1(n4980), .A1(lastPosition_4__N_130), 
    .D0(\jump1.cube_bot_9__N_42[2] ), .C0(n5002), .B0(lastPosition_4__N_130), 
    .A0(n4980), .LSR(cube_bot_4__N_53), .CLK(\jump1.slowClk ), 
    .Q0(\cube_bot[4] ), .Q1(\cube_bot[5] ), .F0(\jump1.cube_bot_4__N_52 ), 
    .F1(\jump1.cube_bot_5__N_50 ));
  SLICE_47 SLICE_47( .DI1(\cube_bot[0].sig_006.FeedThruLUT ), 
    .DI0(\cube_bot[1].sig_000.FeedThruLUT ), .D1(\cube_bot[0] ), 
    .D0(\cube_bot[1] ), .LSR(\jump1.lastPosition_0__N_134 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[1] ), 
    .Q1(\jump1.lastPosition[0] ), .F0(\cube_bot[1].sig_000.FeedThruLUT ), 
    .F1(\cube_bot[0].sig_006.FeedThruLUT ));
  SLICE_48 SLICE_48( .DI1(\cube_bot[3].sig_002.FeedThruLUT ), 
    .DI0(\cube_bot[2].sig_001.FeedThruLUT ), .D1(\cube_bot[3] ), 
    .C0(\cube_bot[2] ), .LSR(\jump1.lastPosition_0__N_134 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[2] ), 
    .Q1(\jump1.lastPosition[3] ), .F0(\cube_bot[2].sig_001.FeedThruLUT ), 
    .F1(\cube_bot[3].sig_002.FeedThruLUT ));
  SLICE_51 SLICE_51( .DI1(\cube_bot[8].sig_004.FeedThruLUT ), 
    .DI0(\cube_bot[7].sig_003.FeedThruLUT ), .C1(\cube_bot[8] ), 
    .D0(\cube_bot[7] ), .LSR(\jump1.lastPosition_0__N_134 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[7] ), 
    .Q1(\jump1.lastPosition[8] ), .F0(\cube_bot[7].sig_003.FeedThruLUT ), 
    .F1(\cube_bot[8].sig_004.FeedThruLUT ));
  SLICE_55 SLICE_55( .DI1(cube_bot_1__N_58), .DI0(cube_bot_0__N_59), 
    .D1(n5002), .C1(n3226), .B1(\cube_bot[1] ), .A1(cube_bot_4__N_53), 
    .D0(n3226), .C0(n5002), .B0(\cube_bot[0] ), .A0(cube_bot_4__N_53), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[0] ), .Q1(\cube_bot[1] ), 
    .F0(cube_bot_0__N_59), .F1(cube_bot_1__N_58));
  SLICE_57 SLICE_57( .DI1(lastPosition_5__N_128), .DI0(lastPosition_6__N_127), 
    .D1(n4980), .C1(n3141), .B1(\cube_bot[5] ), .A1(lastPosition_4__N_130), 
    .D0(n3141), .C0(n4980), .B0(lastPosition_4__N_130), .A0(\cube_bot[6] ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[6] ), 
    .Q1(\jump1.lastPosition[5] ), .F0(lastPosition_6__N_127), 
    .F1(lastPosition_5__N_128));
  controller1_SLICE_59 \controller1.SLICE_59 ( 
    .DI1(\controller1.intermediate[5].sig_008.FeedThruLUT ), 
    .DI0(\controller1.intermediate[6].sig_007.FeedThruLUT ), 
    .D1(\controller1.intermediate[5] ), .D0(\controller1.intermediate[6] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[7] ), 
    .Q1(\controller1.intermediate[6] ), 
    .F0(\controller1.intermediate[6].sig_007.FeedThruLUT ), 
    .F1(\controller1.intermediate[5].sig_008.FeedThruLUT ));
  controller1_SLICE_61 \controller1.SLICE_61 ( 
    .DI1(\controller1.intermediate[3].sig_010.FeedThruLUT ), 
    .DI0(\controller1.intermediate[4].sig_009.FeedThruLUT ), 
    .D1(\controller1.intermediate[3] ), .C0(\controller1.intermediate[4] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[5] ), 
    .Q1(\controller1.intermediate[4] ), 
    .F0(\controller1.intermediate[4].sig_009.FeedThruLUT ), 
    .F1(\controller1.intermediate[3].sig_010.FeedThruLUT ));
  controller1_SLICE_63 \controller1.SLICE_63 ( 
    .DI1(\controller1.intermediate[1].sig_012.FeedThruLUT ), 
    .DI0(\controller1.intermediate[2].sig_011.FeedThruLUT ), 
    .D1(\controller1.intermediate[1] ), .D0(\controller1.intermediate[2] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[3] ), 
    .Q1(\controller1.intermediate[2] ), 
    .F0(\controller1.intermediate[2].sig_011.FeedThruLUT ), 
    .F1(\controller1.intermediate[1].sig_012.FeedThruLUT ));
  controller1_SLICE_65 \controller1.SLICE_65 ( 
    .DI1(\controller1.intermediate_0__N_1 ), 
    .DI0(\controller1.intermediate[0].sig_013.FeedThruLUT ), 
    .D1(controllerIn_c), .D0(\controller1.intermediate[0] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[1] ), 
    .Q1(\controller1.intermediate[0] ), 
    .F0(\controller1.intermediate[0].sig_013.FeedThruLUT ), 
    .F1(\controller1.intermediate_0__N_1 ));
  SLICE_67 SLICE_67( .DI1(\playing_rgb[0] ), .DI0(\playing_rgb[1] ), 
    .D1(\cube_gen1.playing_rgb_0__N_65 ), 
    .C1(\cube_gen1.playing_rgb_0__N_63[0] ), .B1(cube_rgb_4__N_82), 
    .A1(collided), .D0(\cube_gen1.background[1] ), 
    .C0(\cube_gen1.playing_rgb_0__N_65 ), .B0(\cube_gen1.playing_rgb_0__N_64 ), 
    .A0(playing_rgb_1__N_62), .LSR(\game_machine1.rgb_c_0_N_146 ), 
    .CLK(vga_clk), .Q0(rgb_c_1), .Q1(rgb_c_0), .F0(\playing_rgb[1] ), 
    .F1(\playing_rgb[0] ));
  game_machine1_SLICE_69 \game_machine1.SLICE_69 ( 
    .DI1(\game_machine1.rgb_c_2_N_144 ), .DI0(\game_machine1.rgb_c_3_N_143 ), 
    .D1(n1704), .C1(cube_rgb_4__N_82), .B1(collided), .A1(\current_state[0] ), 
    .D0(cube_rgb_4__N_82), .C0(\game_machine1.n13289 ), .B0(n8259), 
    .A0(cube_rgb_4__N_83), .LSR(\current_state[1] ), .CLK(vga_clk), 
    .Q0(rgb_c_3), .Q1(rgb_c_2), .F0(\game_machine1.rgb_c_3_N_143 ), 
    .F1(\game_machine1.rgb_c_2_N_144 ));
  cube_gen1_backgroundROM1_SLICE_73 \cube_gen1.backgroundROM1.SLICE_73 ( 
    .DI1(\cube_gen1.backgroundROM1.background_0__N_81 ), 
    .DI0(\cube_gen1.backgroundROM1.background_1__N_80 ), 
    .D1(\cube_gen1.backgroundROM1.n8501 ), 
    .C1(\cube_gen1.backgroundROM1.n13066 ), 
    .B1(\cube_gen1.backgroundROM1.n14098 ), .A1(\row[8] ), .D0(\row[8] ), 
    .C0(\cube_gen1.backgroundROM1.n13648 ), 
    .B0(\cube_gen1.backgroundROM1.n8445 ), 
    .A0(\cube_gen1.backgroundROM1.n14110 ), .CLK(vga_clk), 
    .Q0(\cube_gen1.background[1] ), .Q1(\cube_gen1.background[0] ), 
    .F0(\cube_gen1.backgroundROM1.background_1__N_80 ), 
    .F1(\cube_gen1.backgroundROM1.background_0__N_81 ));
  spikeMove1_SLICE_75 \spikeMove1.SLICE_75 ( 
    .DI1(\spikeMove1.spikeInterval_1__N_69[1] ), 
    .DI0(\spikeMove1.spikeInterval_4__N_66[0] ), .D1(\spikeInterval[0] ), 
    .C1(\spikeInterval[1] ), .C0(\spikeInterval[0] ), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .Q0(\spikeInterval[0] ), 
    .Q1(\spikeInterval[1] ), .F0(\spikeMove1.spikeInterval_4__N_66[0] ), 
    .F1(\spikeMove1.spikeInterval_1__N_69[1] ));
  spikeMove1_SLICE_77 \spikeMove1.SLICE_77 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_66[2] ), 
    .DI0(\spikeMove1.spikeInterval_4__N_66[3] ), .D1(\spikeInterval[2] ), 
    .C1(\spikeInterval[0] ), .B1(\spikeInterval[1] ), .D0(\spikeInterval[3] ), 
    .C0(\spikeInterval[2] ), .B0(\spikeInterval[0] ), .A0(\spikeInterval[1] ), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .Q0(\spikeInterval[3] ), 
    .Q1(\spikeInterval[2] ), .F0(\spikeMove1.spikeInterval_4__N_66[3] ), 
    .F1(\spikeMove1.spikeInterval_4__N_66[2] ));
  spikeMove1_SLICE_80 \spikeMove1.SLICE_80 ( .DI0(\spikeMove1.rollClk_N_154 ), 
    .D0(\controllerResult[4] ), .LSR(rollClk_N_155), .CLK(frame2Clk), 
    .Q0(rollClk), .F0(\spikeMove1.rollClk_N_154 ));
  cube_gen1_backgroundROM1_SLICE_81 \cube_gen1.backgroundROM1.SLICE_81 ( 
    .D1(\cube_gen1.backgroundROM1.n8520 ), 
    .C1(\cube_gen1.backgroundROM1.n27131 ), .B1(\row[5] ), .A1(n10667), 
    .D0(\cube_gen1.backgroundROM1.n13673 ), 
    .C0(\cube_gen1.backgroundROM1.n13675 ), .B0(n6), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n27131 ), 
    .F1(\cube_gen1.backgroundROM1.n28669 ));
  cube_gen1_backgroundROM1_SLICE_82 \cube_gen1.backgroundROM1.SLICE_82 ( 
    .D1(\cube_gen1.backgroundROM1.n13002 ), 
    .C1(\cube_gen1.backgroundROM1.n32765_adj_157 ), .B1(\row[8] ), 
    .A1(\row[7] ), .D0(\row[6] ), .C0(\cube_gen1.backgroundROM1.n28669 ), 
    .B0(n10667), .A0(\row[5] ), .F0(\cube_gen1.backgroundROM1.n32765_adj_157 ), 
    .F1(\cube_gen1.backgroundROM1.n14098 ));
  jump1_SLICE_83 \jump1.SLICE_83 ( .D1(\controllerResult[7] ), 
    .C1(lastPosition_4__N_130), .D0(\jump1.n12428 ), .C0(\jump1.n8320 ), 
    .B0(\cube_bot[8] ), .A0(\cube_bot[9] ), .F0(lastPosition_4__N_130), 
    .F1(cube_bot_4__N_53));
  jump1_SLICE_84 \jump1.SLICE_84 ( .D1(lastPosition_4__N_130), 
    .C1(\jump1.n4_adj_202 ), .B1(\cube_bot[8] ), .D0(\jump1.n4_adj_201 ), 
    .C0(\jump1.n48 ), .B0(\cube_bot[9] ), .A0(\cube_bot[5] ), 
    .F0(\jump1.n4_adj_202 ), .F1(\jump1.cube_bot_2__N_57 ));
  jump1_SLICE_85 \jump1.SLICE_85 ( .D1(\cube_bot[8] ), 
    .C1(\controllerResult[7] ), .B1(lastPosition_4__N_130), 
    .A1(\jump1.n4_adj_202 ), .D0(controlLatch_c), 
    .C0(\controller1.intermediate[7] ), .B0(\controllerResult[7] ), 
    .F0(\controllerResult[7] ), .F1(n5002));
  controller1_SLICE_87 \controller1.SLICE_87 ( .D1(rollClk_N_155), 
    .C1(\controllerResult[4] ), .D0(controlLatch_c), 
    .C0(\controllerResult[4] ), .A0(\controller1.intermediate[4] ), 
    .F0(\controllerResult[4] ), .F1(rollCount_0__N_97));
  game_machine1_SLICE_88 \game_machine1.SLICE_88 ( .D1(collided), 
    .C1(\game_machine1.n22 ), .B1(\current_state[1] ), .A1(\current_state[0] ), 
    .D0(\controllerResult[4] ), .C0(\controllerResult[6] ), 
    .A0(\current_state[1] ), .F0(\game_machine1.n22 ), 
    .F1(\game_machine1.current_state_1__N_135 ));
  controller1_SLICE_89 \controller1.SLICE_89 ( 
    .D1(\controller1.intermediate[6] ), .C1(controlLatch_c), 
    .A1(\controllerResult[6] ), .D0(\controller1.slowCount[0] ), 
    .C0(\controller1.controlLatch_c_N_147 ), .B0(\controller1.slowCount[3] ), 
    .A0(\controller1.slowCount[2] ), .F0(controlLatch_c), 
    .F1(\controllerResult[6] ));
  game_machine1_SLICE_90 \game_machine1.SLICE_90 ( 
    .DI1(\current_state[0].sig_014.FeedThruLUT ), .C1(\current_state[0] ), 
    .D0(\current_state[0] ), .C0(\current_state[1] ), 
    .B0(\controllerResult[6] ), .CE(\game_machine1.current_state_1__N_135 ), 
    .LSR(\game_machine1.current_state_1__N_136 ), .CLK(vga_clk), 
    .Q1(\current_state[1] ), .F0(\game_machine1.current_state_1__N_136 ), 
    .F1(\current_state[0].sig_014.FeedThruLUT ));
  SLICE_91 SLICE_91( .D1(n1223), .C1(n16), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(n10), .C0(n13454), .B0(\col[7] ), .A0(n1223), .F0(n16), .F1(n614));
  SLICE_93 SLICE_93( .D1(\col[7] ), .C1(n13454), .B1(n1223), .A1(n10), 
    .D0(\col[5] ), .C0(n1223), .A0(\col[6] ), .F0(n13454), .F1(n16_adj_209));
  SLICE_95 SLICE_95( .D1(n10), .C1(n13495), .B1(\col[9] ), .A1(n1223), 
    .D0(\col[7] ), .C0(\col[8] ), .B0(n1223), .A0(n13454), .F0(n13495), 
    .F1(n1230));
  game_machine1_SLICE_97 \game_machine1.SLICE_97 ( .D1(\current_state[1] ), 
    .C1(\game_machine1.n13685 ), .B1(n10663), .A1(\current_state[0] ), 
    .D0(n41), .C0(n8371), .B0(playing_rgb_1__N_62), .A0(n8223), 
    .F0(\game_machine1.n13685 ), .F1(\game_machine1.n20 ));
  cube_gen1_SLICE_98 \cube_gen1.SLICE_98 ( .D0(\cube_gen1.collided_N_152 ), 
    .C0(\cube_gen1.n12352 ), .B0(\cube_gen1.n1159 ), .A0(n8371), 
    .F0(playing_rgb_1__N_62));
  vga_1_SLICE_99 \vga_1.SLICE_99 ( .D1(n8565), .C1(\vga_1.n88 ), .B1(\col[6] ), 
    .A1(n9762), .D0(n340), .C0(\col[5] ), .B0(\col[8] ), .F0(\vga_1.n88 ), 
    .F1(\vga_1.n9 ));
  cube_gen1_backgroundROM1_SLICE_100 \cube_gen1.backgroundROM1.SLICE_100 ( 
    .D1(n11131), .C1(n9762), .B1(\col[7] ), .A1(\col[9] ), .D0(n19338), 
    .C0(\col[6] ), .B0(\col[8] ), .F0(n9762), .F1(n13666));
  vga_1_SLICE_101 \vga_1.SLICE_101 ( .D1(n8484), .C1(n27771), .B1(n95), 
    .A1(\col[9] ), .D0(n19338), .C0(\col[6] ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(n27771), .F1(n14092));
  cube_gen1_backgroundROM1_SLICE_102 \cube_gen1.backgroundROM1.SLICE_102 ( 
    .D1(\cube_gen1.backgroundROM1.n24956 ), .C1(n13672), .B1(n14092), 
    .A1(n8484), .D0(n340), .C0(n6), .B0(\col[5] ), .A0(\col[6] ), .F0(n13672), 
    .F1(\cube_gen1.backgroundROM1.n14095 ));
  vga_1_SLICE_103 \vga_1.SLICE_103 ( .D1(\row[8] ), 
    .C1(\vga_1.frameClk_N_149 ), .B1(\row[9] ), .A1(\row[3] ), .D0(\row[1] ), 
    .C0(frame2Clk_N_150), .A0(\row[0] ), .F0(\vga_1.frameClk_N_149 ), 
    .F1(frameClk));
  vga_1_SLICE_104 \vga_1.SLICE_104 ( .D1(frame2Clk_N_150), 
    .C1(\vga_1.frame2Clk_N_151 ), .B1(\row[9] ), .A1(frameClk), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\row[8] ), .A0(\row[3] ), .F0(\vga_1.frame2Clk_N_151 ), 
    .F1(frame2Clk));
  vga_1_SLICE_105 \vga_1.SLICE_105 ( .D1(n23034), .C1(n19354), .B1(n6), 
    .A1(n8484), .D0(n19338), .C0(\col[6] ), .B0(\col[5] ), .F0(n19354), 
    .F1(\cube_gen1.backgroundROM1.n8466 ));
  cube_gen1_backgroundROM1_SLICE_106 \cube_gen1.backgroundROM1.SLICE_106 ( 
    .D1(\col[7] ), .C1(n19338), .A1(\col[6] ), .D0(\col[3] ), .C0(\col[2] ), 
    .B0(\col[4] ), .A0(\col[5] ), .F0(n19338), 
    .F1(\cube_gen1.backgroundROM1.n15225 ));
  vga_1_SLICE_107 \vga_1.SLICE_107 ( .D1(n3407), .C1(cube_rgb_4__N_82), 
    .B1(n14_adj_211), .A1(\spikeArr[0] ), .D0(\row[9] ), .C0(n6), .B0(n10640), 
    .A0(\col[9] ), .F0(cube_rgb_4__N_82), .F1(\cube_gen1.n13277 ));
  cube_gen1_SLICE_108 \cube_gen1.SLICE_108 ( .D1(\cube_gen1.n77 ), 
    .C1(\cube_gen1.n13221 ), .B1(cube_rgb_4__N_82), .A1(\col[9] ), .D0(n10547), 
    .C0(n13292), .B0(n1076), .A0(\spikeArr[14] ), .F0(\cube_gen1.n13221 ), 
    .F1(\cube_gen1.n1159 ));
  cube_gen1_SLICE_109 \cube_gen1.SLICE_109 ( .D1(\row[8] ), 
    .C1(\cube_gen1.n13270 ), .A1(\row[9] ), .D0(n13458), .C0(\row[1] ), 
    .B0(\row[2] ), .A0(n13268), .F0(\cube_gen1.n13270 ), 
    .F1(\cube_gen1.collided_N_152 ));
  cube_gen1_SLICE_110 \cube_gen1.SLICE_110 ( .D1(cube_rgb_4__N_82), .C1(n8259), 
    .D0(\cube_gen1.n13270 ), .C0(\cube_gen1.n4_adj_181 ), .B0(n13268), 
    .A0(\cube_gen1.n4970 ), .F0(n8259), .F1(n41));
  cube_gen1_SLICE_111 \cube_gen1.SLICE_111 ( .D1(\cube_gen1.n10464 ), 
    .C1(\cube_gen1.n10654 ), .B1(\cube_gen1.n77 ), .A1(\cube_gen1.n1389 ), 
    .D0(\cube_gen1.n1159 ), .C0(\cube_gen1.n10450 ), .B0(n1235), 
    .A0(\cube_gen1.n77 ), .F0(\cube_gen1.n10654 ), 
    .F1(\cube_gen1.n12_adj_172 ));
  cube_gen1_SLICE_113 \cube_gen1.SLICE_113 ( .D1(\cube_gen1.n10462 ), 
    .C1(\cube_gen1.n1312 ), .B1(\cube_gen1.n77 ), .A1(\cube_gen1.n4_c ), 
    .D0(n1307), .C0(cube_rgb_4__N_82), .B0(\spikeArr[16] ), .A0(n1230), 
    .F0(\cube_gen1.n1312 ), .F1(\cube_gen1.n13462 ));
  cube_gen1_SLICE_114 \cube_gen1.SLICE_114 ( .D0(\cube_gen1.n13277 ), 
    .C0(\cube_gen1.n10440 ), .B0(\cube_gen1.n77 ), .A0(\cube_gen1.n8303 ), 
    .F0(\cube_gen1.n4_c ));
  cube_gen1_SLICE_115 \cube_gen1.SLICE_115 ( .D1(\row[6] ), 
    .C1(\cube_gen1.n12_adj_174 ), .B1(\cube_bot[6] ), .A1(\cube_bot[5] ), 
    .D0(\row[5] ), .C0(\cube_gen1.n10_adj_171 ), .B0(\cube_bot[5] ), 
    .F0(\cube_gen1.n12_adj_174 ), .F1(\cube_gen1.n14_adj_175 ));
  cube_gen1_backgroundROM1_SLICE_117 \cube_gen1.backgroundROM1.SLICE_117 ( 
    .D1(n12923), .C1(\cube_gen1.backgroundROM1.n8058 ), .B1(\col[8] ), 
    .A1(\col[9] ), .D0(\col[7] ), .C0(\col[8] ), 
    .B0(\cube_gen1.backgroundROM1.n20250 ), 
    .A0(\cube_gen1.backgroundROM1.n10644 ), 
    .F0(\cube_gen1.backgroundROM1.n8058 ), 
    .F1(\cube_gen1.backgroundROM1.n8702 ));
  cube_gen1_backgroundROM1_SLICE_119 \cube_gen1.backgroundROM1.SLICE_119 ( 
    .D1(n12923), .C1(\cube_gen1.backgroundROM1.n829 ), .B1(\col[8] ), .D0(n97), 
    .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n829 ), .F1(n11131));
  cube_gen1_backgroundROM1_SLICE_120 \cube_gen1.backgroundROM1.SLICE_120 ( 
    .D1(\cube_gen1.backgroundROM1.n14086 ), 
    .C1(\cube_gen1.backgroundROM1.n8472 ), .B1(n23034), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n8458 ), .C0(n11131), 
    .B0(\cube_gen1.backgroundROM1.n10644 ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n8472 ), 
    .F1(\cube_gen1.backgroundROM1.n14089 ));
  cube_gen1_backgroundROM1_SLICE_121 \cube_gen1.backgroundROM1.SLICE_121 ( 
    .D0(\cube_gen1.backgroundROM1.n14080 ), 
    .C0(\cube_gen1.backgroundROM1.n8702 ), .B0(\row[5] ), .A0(n13664), 
    .F0(\cube_gen1.backgroundROM1.n14083 ));
  cube_gen1_backgroundROM1_SLICE_122 \cube_gen1.backgroundROM1.SLICE_122 ( 
    .D1(\row[5] ), .C1(\cube_gen1.backgroundROM1.n8453 ), .B1(\row[4] ), 
    .A1(n13666), .D0(n12923), .C0(\cube_gen1.backgroundROM1.n8618 ), 
    .B0(\col[9] ), .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n8453 ), 
    .F1(\cube_gen1.backgroundROM1.n14080 ));
  cube_gen1_backgroundROM1_SLICE_123 \cube_gen1.backgroundROM1.SLICE_123 ( 
    .D1(\cube_gen1.backgroundROM1.n24956 ), 
    .C1(\cube_gen1.backgroundROM1.n8478 ), .B1(\row[5] ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n8458 ), 
    .C0(\cube_gen1.backgroundROM1.n13692 ), .B0(n23034), .A0(n6), 
    .F0(\cube_gen1.backgroundROM1.n8478 ), 
    .F1(\cube_gen1.backgroundROM1.n14086 ));
  cube_gen1_backgroundROM1_SLICE_125 \cube_gen1.backgroundROM1.SLICE_125 ( 
    .D0(\cube_gen1.backgroundROM1.n18 ), .C0(\cube_gen1.backgroundROM1.n21 ), 
    .B0(\row[5] ), .A0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n14104 ));
  cube_gen1_backgroundROM1_SLICE_126 \cube_gen1.backgroundROM1.SLICE_126 ( 
    .D1(\cube_gen1.backgroundROM1.n14083 ), 
    .C1(\cube_gen1.backgroundROM1.n14107 ), .B1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n14104 ), 
    .C0(\cube_gen1.backgroundROM1.n8560 ), 
    .B0(\cube_gen1.backgroundROM1.n9468 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n14107 ), 
    .F1(\cube_gen1.backgroundROM1.n13648 ));
  cube_gen1_backgroundROM1_SLICE_127 \cube_gen1.backgroundROM1.SLICE_127 ( 
    .D1(\row[4] ), .C1(n3407), .B1(\col[5] ), .A1(\col[4] ), .D0(\col[9] ), 
    .C0(\col[8] ), .A0(\col[7] ), .F0(n3407), 
    .F1(\cube_gen1.backgroundROM1.n13697 ));
  cube_gen1_backgroundROM1_SLICE_128 \cube_gen1.backgroundROM1.SLICE_128 ( 
    .D1(\cube_gen1.backgroundROM1.n10 ), .C1(\cube_gen1.backgroundROM1.n16 ), 
    .B1(\cube_gen1.backgroundROM1.n8518 ), .A1(n10667), 
    .D0(\cube_gen1.backgroundROM1.n13262 ), 
    .C0(\cube_gen1.backgroundROM1.n13697 ), .B0(\row[6] ), .A0(\row[4] ), 
    .F0(\cube_gen1.backgroundROM1.n16 ), 
    .F1(\cube_gen1.backgroundROM1.n13066 ));
  jump1_SLICE_129 \jump1.SLICE_129 ( .D1(\jump1.n8320 ), .C1(\jump1.n65 ), 
    .B1(\jump1.n5000 ), .A1(\jump1.n13285 ), .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18 ), .B0(\cube_bot[9] ), .F0(\jump1.n65 ), 
    .F1(\jump1.n3470[7] ));
  jump1_SLICE_130 \jump1.SLICE_130 ( .D1(\cube_bot[7] ), .C1(\jump1.n43 ), 
    .B1(\jump1.n65 ), .A1(\jump1.n80 ), .D0(\jump1.n10713 ), 
    .C0(\jump1.n12428 ), .B0(\cube_bot[5] ), .A0(\cube_bot[6] ), 
    .F0(\jump1.n43 ), .F1(\jump1.n4_adj_201 ));
  jump1_SLICE_131 \jump1.SLICE_131 ( .D1(n4980), .C1(\jump1.n80 ), 
    .B1(lastPosition_4__N_130), .A1(\jump1.n3470[7] ), 
    .D0(\jump1.lastPosition[9] ), .C0(\jump1.n18_adj_190 ), .B0(\cube_bot[9] ), 
    .F0(\jump1.n80 ), .F1(\jump1.lastPosition_0__N_134 ));
  jump1_SLICE_133 \jump1.SLICE_133 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_191 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_194 ), .B0(\cube_bot[7] ), .F0(\jump1.n16_adj_191 ), 
    .F1(\jump1.n18 ));
  jump1_SLICE_135 \jump1.SLICE_135 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_192 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_193 ), .B0(\cube_bot[7] ), .F0(\jump1.n16_adj_192 ), 
    .F1(\jump1.n18_adj_190 ));
  jump1_SLICE_136 \jump1.SLICE_136 ( .DI1(\cube_bot[9].sig_005.FeedThruLUT ), 
    .C1(\cube_bot[9] ), .D0(\jump1.n3470[7] ), .C0(\jump1.n18_adj_190 ), 
    .B0(\jump1.lastPosition[9] ), .A0(\cube_bot[9] ), 
    .LSR(\jump1.lastPosition_0__N_134 ), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[9] ), .F0(n3141), 
    .F1(\cube_bot[9].sig_005.FeedThruLUT ));
  jump1_SLICE_137 \jump1.SLICE_137 ( .D1(\cube_bot[6] ), .C1(\jump1.n10713 ), 
    .D0(\cube_bot[4] ), .C0(\cube_bot[2] ), .B0(\cube_bot[1] ), 
    .A0(\cube_bot[3] ), .F0(\jump1.n10713 ), .F1(\jump1.n48 ));
  jump1_SLICE_140 \jump1.SLICE_140 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_195 ), .A1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10_adj_196 ), .A0(\cube_bot[5] ), .F0(\jump1.n12_adj_195 ), 
    .F1(\jump1.n14_adj_193 ));
  jump1_SLICE_141 \jump1.SLICE_141 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12 ), .B1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10 ), .B0(\cube_bot[5] ), .F0(\jump1.n12 ), 
    .F1(\jump1.n14_adj_194 ));
  jump1_SLICE_144 \jump1.SLICE_144 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8_adj_197 ), .B1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6_adj_198 ), .A0(\cube_bot[3] ), .F0(\jump1.n8_adj_197 ), 
    .F1(\jump1.n10_adj_196 ));
  jump1_SLICE_145 \jump1.SLICE_145 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8 ), .B1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6 ), .A0(\cube_bot[3] ), .F0(\jump1.n8 ), .F1(\jump1.n10 ));
  jump1_SLICE_148 \jump1.SLICE_148 ( .D1(\cube_bot[2] ), 
    .C1(\jump1.n4_adj_199 ), .A1(\jump1.lastPosition[2] ), 
    .D0(\jump1.lastPosition[0] ), .C0(\cube_bot[0] ), .B0(\cube_bot[1] ), 
    .A0(\jump1.lastPosition[1] ), .F0(\jump1.n4_adj_199 ), 
    .F1(\jump1.n6_adj_198 ));
  jump1_SLICE_149 \jump1.SLICE_149 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4 ), .A1(\cube_bot[2] ), .D0(\jump1.lastPosition[0] ), 
    .C0(\cube_bot[0] ), .B0(\jump1.lastPosition[1] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4 ), .F1(\jump1.n6 ));
  jump1_SLICE_152 \jump1.SLICE_152 ( .DI1(\jump1.lastPosition_4__N_129[4] ), 
    .D1(n4980), .C1(\jump1.n3470[7] ), .B1(\jump1.n80 ), .A1(\cube_bot[4] ), 
    .D0(\cube_bot[1] ), .C0(\cube_bot[2] ), .B0(\cube_bot[4] ), 
    .A0(\cube_bot[3] ), .LSR(lastPosition_4__N_130), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[4] ), .F0(\jump1.n13285 ), 
    .F1(\jump1.lastPosition_4__N_129[4] ));
  jump1_SLICE_153 \jump1.SLICE_153 ( .D1(\cube_bot[9] ), .C1(n5011), 
    .B1(\cube_bot[8] ), .A1(\cube_bot[7] ), .D0(\cube_bot[6] ), 
    .C0(\cube_bot[5] ), .F0(n5011), .F1(\cube_gen1.n4_adj_177 ));
  jump1_SLICE_155 \jump1.SLICE_155 ( .D0(\cube_bot[8] ), .C0(\cube_bot[9] ), 
    .F0(\jump1.n5000 ));
  jump1_SLICE_156 \jump1.SLICE_156 ( .C1(n4980), .A1(lastPosition_4__N_130), 
    .D0(\cube_bot[7] ), .C0(\jump1.n5000 ), .B0(\jump1.n10713 ), .A0(n5011), 
    .F0(n4980), .F1(n3226));
  jump1_SLICE_157 \jump1.SLICE_157 ( .D1(\cube_bot[0] ), .C1(\jump1.n13283 ), 
    .B1(\cube_bot[2] ), .A1(\cube_bot[1] ), .D0(\cube_bot[4] ), 
    .C0(\cube_bot[3] ), .F0(\jump1.n13283 ), .F1(\jump1.n12428 ));
  SLICE_161 SLICE_161( .D1(frameClk), .C1(col_0__N_41), .D0(\col[1] ), 
    .C0(\vga_1.n13 ), .B0(\col[4] ), .A0(n336), .F0(col_0__N_41), 
    .F1(row_0__N_21));
  controller1_SLICE_163 \controller1.SLICE_163 ( 
    .D1(\controller1.slowCount[1] ), .C1(\controller1.controlClk_c_N_148 ), 
    .D0(\controller1.slowCount[4] ), .C0(\controller1.slowCount[5] ), 
    .B0(\controller1.slowCount[6] ), .A0(\controller1.slowCount[7] ), 
    .F0(\controller1.controlClk_c_N_148 ), 
    .F1(\controller1.controlLatch_c_N_147 ));
  SLICE_165 SLICE_165( .D1(\col[8] ), .C1(n14_adj_210), .B1(\col[7] ), 
    .A1(\col[9] ), .D0(\col[5] ), .C0(n10), .B0(\col[6] ), .A0(n1223), 
    .F0(n14_adj_210), .F1(n1076));
  SLICE_167 SLICE_167( .D1(\col[9] ), .C1(n14_adj_211), .B1(\col[8] ), 
    .A1(\col[7] ), .D0(n10), .C0(\col[5] ), .B0(\col[6] ), .A0(n1223), 
    .F0(n14_adj_211), .F1(n999));
  spikeMove1_SLICE_170 \spikeMove1.SLICE_170 ( .D1(\spikeInterval[2] ), 
    .C1(\spikeMove1.n6 ), .B1(\spikeInterval[0] ), .A1(\spikeInterval[3] ), 
    .D0(\spikeInterval[4] ), .C0(\spikeInterval[1] ), .F0(\spikeMove1.n6 ), 
    .F1(rollClk_N_155));
  SLICE_172 SLICE_172( .D1(\cube_gen1.n8293 ), .C1(n152), .B1(\spikeArr[2] ), 
    .A1(n229), .D0(n14_adj_210), .C0(\col[9] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n152), .F1(\cube_gen1.n8294 ));
  SLICE_173 SLICE_173( .D1(n3407), .C1(n12), .B1(\col[6] ), .D0(n10), 
    .C0(n1223), .B0(\col[5] ), .F0(n12), .F1(n229));
  cube_gen1_SLICE_174 \cube_gen1.SLICE_174 ( .D1(\spikeInterval[4] ), 
    .C1(\cube_gen1.n10412 ), .A1(\spikeInterval[3] ), .D0(\spikeInterval[2] ), 
    .C0(\spikeInterval[0] ), .B0(\spikeInterval[1] ), .F0(\cube_gen1.n10412 ), 
    .F1(n1223));
  SLICE_175 SLICE_175( .D1(\cube_gen1.n8293 ), .C1(n691), .B1(\spikeArr[9] ), 
    .A1(n768), .D0(n14_adj_211), .C0(\col[9] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n691), .F1(\cube_gen1.n8305 ));
  SLICE_177 SLICE_177( .D1(n3564), .C1(n8), .B1(\col[4] ), 
    .D0(\spikeInterval[3] ), .C0(\cube_gen1.n6_c ), .B0(\col[3] ), 
    .A0(\cube_gen1.n10412 ), .F0(n8), .F1(n10));
  SLICE_178 SLICE_178( .D1(\col[9] ), .C1(n14), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(n10), .C0(\col[5] ), .B0(\col[6] ), .A0(n1223), .F0(n14), .F1(n845));
  SLICE_179 SLICE_179( .D1(\cube_gen1.n8293 ), .C1(n306), .B1(\spikeArr[4] ), 
    .A1(n383), .D0(n16_adj_209), .C0(\col[9] ), .B0(\col[8] ), .F0(n306), 
    .F1(\cube_gen1.n8296 ));
  cube_gen1_SLICE_180 \cube_gen1.SLICE_180 ( .D1(\cube_gen1.n8294 ), 
    .C1(\cube_gen1.n8295 ), .D0(\cube_gen1.n8293 ), .C0(n229), .B0(n306), 
    .A0(\spikeArr[3] ), .F0(\cube_gen1.n8295 ), .F1(\cube_gen1.n10440 ));
  SLICE_181 SLICE_181( .D1(\cube_gen1.n8293 ), .C1(n460), .B1(n383), 
    .A1(\spikeArr[5] ), .D0(n14_adj_210), .C0(\col[9] ), .B0(\col[8] ), 
    .A0(\col[7] ), .F0(n460), .F1(\cube_gen1.n8304 ));
  SLICE_183 SLICE_183( .D1(\vga_1.HSYNC_c_N_138 ), .C1(\col[9] ), 
    .B1(\col[8] ), .A1(\col[7] ), .D0(\col[7] ), .C0(\col[8] ), .B0(\col[9] ), 
    .A0(n14_adj_211), .F0(n383), .F1(HSYNC_c));
  SLICE_185 SLICE_185( .D1(\col[6] ), .C1(n13292), .B1(\col[9] ), 
    .A1(\col[8] ), .D0(n10), .C0(n1223), .B0(\col[5] ), .A0(\col[7] ), 
    .F0(n13292), .F1(n537));
  SLICE_187 SLICE_187( .D1(\cube_gen1.n8293 ), .C1(n768), .B1(\spikeArr[10] ), 
    .A1(n845), .D0(n14_adj_210), .C0(\col[9] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n768), .F1(\cube_gen1.n8299 ));
  SLICE_189 SLICE_189( .D1(\cube_gen1.n8293 ), .C1(n922), .B1(\spikeArr[11] ), 
    .A1(n845), .D0(\col[9] ), .C0(n16_adj_209), .A0(\col[8] ), .F0(n922), 
    .F1(\cube_gen1.n8302 ));
  SLICE_191 SLICE_191( .D1(\cube_gen1.backgroundROM1.n8466 ), .C1(n11131), 
    .B1(\col[9] ), .D0(\col[6] ), .C0(n6), .B0(\col[9] ), .A0(n12), .F0(n1461), 
    .F1(\cube_gen1.backgroundROM1.n8467 ));
  cube_gen1_backgroundROM1_SLICE_192 \cube_gen1.backgroundROM1.SLICE_192 ( 
    .D1(\col[6] ), .C1(n6), .B1(\col[9] ), .A1(n12), .D0(\col[8] ), 
    .B0(\col[7] ), .F0(n6), .F1(n1307));
  SLICE_193 SLICE_193( .D1(cube_rgb_4__N_82), .C1(n1384), .B1(n1461), 
    .A1(\spikeArr[18] ), .D0(n14_adj_210), .C0(\col[8] ), .B0(\col[9] ), 
    .A0(\col[7] ), .F0(n1384), .F1(\cube_gen1.n1466 ));
  cube_gen1_SLICE_200 \cube_gen1.SLICE_200 ( .D1(cube_rgb_4__N_82), 
    .C1(n10663), .B1(\current_state[0] ), .A1(\current_state[1] ), 
    .D0(collided), .C0(cube_rgb_4__N_83), .F0(n10663), 
    .F1(\game_machine1.rgb_c_5_N_141 ));
  game_machine1_SLICE_201 \game_machine1.SLICE_201 ( .D1(n10667), .C1(n10640), 
    .B1(\game_machine1.n20 ), .A1(\row[9] ), .D0(\row[5] ), .C0(\row[6] ), 
    .B0(\row[7] ), .A0(\row[8] ), .F0(n10640), 
    .F1(\game_machine1.rgb_c_4_N_142 ));
  cube_gen1_backgroundROM1_SLICE_202 \cube_gen1.backgroundROM1.SLICE_202 ( 
    .D1(\cube_gen1.backgroundROM1.n19 ), .C1(n10667), .B1(\col[2] ), 
    .D0(\col[9] ), .C0(\col[8] ), .B0(\col[7] ), .F0(n10667), 
    .F1(\cube_gen1.backgroundROM1.n13002 ));
  game_machine1_SLICE_203 \game_machine1.SLICE_203 ( .D0(\current_state[0] ), 
    .C0(collided), .F0(\game_machine1.n13289 ));
  cube_gen1_SLICE_204 \cube_gen1.SLICE_204 ( .D1(\cube_gen1.collided_N_152 ), 
    .C1(\cube_gen1.cube_rgb[4] ), .B1(\cube_gen1.n697 ), .A1(\cube_gen1.n620 ), 
    .D0(cube_rgb_4__N_82), .C0(cube_rgb_4__N_83), .F0(\cube_gen1.cube_rgb[4] ), 
    .F1(collided));
  vga_1_SLICE_205 \vga_1.SLICE_205 ( .D1(n8366), .C1(n91), .B1(n10547), 
    .A1(\row[2] ), .D0(\col[5] ), .B0(\col[7] ), .F0(n91), 
    .F1(\cube_gen1.backgroundROM1.n13225 ));
  vga_1_SLICE_207 \vga_1.SLICE_207 ( .D1(\col[0] ), .C1(n8374), .B1(\col[9] ), 
    .A1(\col[8] ), .D0(\col[5] ), .C0(\col[6] ), .B0(\col[7] ), .F0(n8374), 
    .F1(\vga_1.n13 ));
  cube_gen1_backgroundROM1_SLICE_212 \cube_gen1.backgroundROM1.SLICE_212 ( 
    .D1(\col[5] ), .C1(n340), .B1(\col[6] ), .A1(\col[7] ), .D0(\col[3] ), 
    .C0(\col[2] ), .B0(\col[4] ), .F0(n340), .F1(n12923));
  vga_1_SLICE_213 \vga_1.SLICE_213 ( .D1(\col[4] ), .C1(\vga_1.n8 ), 
    .B1(\col[5] ), .A1(\col[6] ), .D0(\col[3] ), .C0(\col[2] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.HSYNC_c_N_138 ));
  vga_1_SLICE_215 \vga_1.SLICE_215 ( .D1(\vga_1.VSYNC_c_N_139 ), 
    .C1(\vga_1.VSYNC_c_N_140 ), .B1(\row[8] ), .A1(\row[9] ), .D0(\row[4] ), 
    .C0(\row[3] ), .F0(\vga_1.VSYNC_c_N_140 ), .F1(VSYNC_c));
  vga_1_SLICE_217 \vga_1.SLICE_217 ( .D1(\row[1] ), .C1(n13268), .B1(\row[0] ), 
    .A1(\row[2] ), .D0(\row[6] ), .C0(\row[5] ), .B0(\row[7] ), .F0(n13268), 
    .F1(\vga_1.VSYNC_c_N_139 ));
  vga_1_SLICE_219 \vga_1.SLICE_219 ( .D1(\col[5] ), .C1(\col[6] ), 
    .D0(\col[6] ), .C0(\col[5] ), .F0(n9840), .F1(n80));
  cube_gen1_backgroundROM1_SLICE_220 \cube_gen1.backgroundROM1.SLICE_220 ( 
    .D1(\cube_gen1.backgroundROM1.n8458 ), 
    .C1(\cube_gen1.backgroundROM1.n9468 ), .B1(n9840), .A1(n6), .C0(n12923), 
    .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n9468 ), 
    .F1(\cube_gen1.backgroundROM1.n21 ));
  cube_gen1_backgroundROM1_SLICE_222 \cube_gen1.backgroundROM1.SLICE_222 ( 
    .D1(n12923), .C1(\cube_gen1.backgroundROM1.n8444 ), .B1(\col[9] ), 
    .A1(\col[8] ), .D0(\cube_gen1.backgroundROM1.n8058 ), 
    .C0(\cube_gen1.backgroundROM1.n12373 ), .B0(n11131), 
    .F0(\cube_gen1.backgroundROM1.n8444 ), 
    .F1(\cube_gen1.backgroundROM1.n8445 ));
  vga_1_SLICE_223 \vga_1.SLICE_223 ( .D1(\row[1] ), .C1(n13458), .B1(\row[2] ), 
    .A1(\row[0] ), .D0(\row[4] ), .C0(\row[3] ), .F0(n13458), .F1(n4));
  cube_gen1_SLICE_226 \cube_gen1.SLICE_226 ( .D1(\row[6] ), 
    .C1(\cube_gen1.n13295 ), .B1(\row[2] ), .A1(\row[7] ), .D0(\row[5] ), 
    .C0(\row[4] ), .F0(\cube_gen1.n13295 ), .F1(frame2Clk_N_150));
  vga_1_SLICE_227 \vga_1.SLICE_227 ( .D1(\row[5] ), .C1(n8487), .B1(n95), 
    .A1(\col[9] ), .D0(\col[5] ), .C0(\col[6] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n8487), .F1(\cube_gen1.backgroundROM1.n13671 ));
  vga_1_SLICE_229 \vga_1.SLICE_229 ( .D1(\col[9] ), .C1(n9786), .B1(n10547), 
    .A1(\vga_1.n13680 ), .D0(cube_rgb_4__N_82), .C0(n1230), 
    .B0(\spikeArr[15] ), .F0(n9786), .F1(n1235));
  cube_gen1_SLICE_230 \cube_gen1.SLICE_230 ( .D0(\cube_gen1.n10553 ), 
    .C0(\cube_gen1.n12413 ), .B0(\cube_gen1.n77 ), .A0(n1235), 
    .F0(\cube_gen1.n16_adj_163 ));
  vga_1_SLICE_231 \vga_1.SLICE_231 ( .D1(\cube_gen1.n8293 ), .C1(n76), 
    .B1(n152), .A1(\spikeArr[1] ), .D0(\col[9] ), .C0(n12), .B0(\col[6] ), 
    .A0(n6), .F0(n76), .F1(\cube_gen1.n8303 ));
  cube_gen1_backgroundROM1_SLICE_234 \cube_gen1.backgroundROM1.SLICE_234 ( 
    .D1(n80), .C1(\cube_gen1.backgroundROM1.n23067 ), .B1(n340), .A1(\col[7] ), 
    .D0(n336), .C0(\col[4] ), .B0(\col[6] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n23067 ), 
    .F1(\cube_gen1.backgroundROM1.n24892 ));
  vga_1_SLICE_235 \vga_1.SLICE_235 ( .D1(\col[6] ), .C1(\col[5] ), 
    .B1(\col[7] ), .A1(\col[8] ), .D0(n340), .C0(\col[7] ), .B0(\col[5] ), 
    .A0(\col[8] ), .F0(n23034), .F1(n95));
  vga_1_SLICE_237 \vga_1.SLICE_237 ( .D1(\col[3] ), .C1(n97), .B1(\col[2] ), 
    .D0(\col[4] ), .C0(\col[5] ), .B0(\col[6] ), .F0(n97), 
    .F1(\cube_gen1.backgroundROM1.n13692 ));
  cube_gen1_backgroundROM1_SLICE_238 \cube_gen1.backgroundROM1.SLICE_238 ( 
    .D1(n12923), .C1(\cube_gen1.backgroundROM1.n8594 ), .B1(\col[8] ), 
    .D0(n97), .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(\col[7] ), 
    .A0(\row[4] ), .F0(\cube_gen1.backgroundROM1.n8594 ), 
    .F1(\cube_gen1.backgroundROM1.n8560 ));
  cube_gen1_SLICE_240 \cube_gen1.SLICE_240 ( .D1(\cube_gen1.n10365 ), 
    .C1(\cube_gen1.n4_adj_184 ), .B1(\cube_gen1.n13277 ), .A1(\row[9] ), 
    .D0(\cube_gen1.n4_adj_182 ), .C0(\cube_gen1.n10545 ), 
    .B0(\cube_gen1.n13295 ), .A0(\row[8] ), .F0(\cube_gen1.n4_adj_184 ), 
    .F1(\cube_gen1.n9 ));
  cube_gen1_SLICE_241 \cube_gen1.SLICE_241 ( .D1(\cube_gen1.n12408 ), 
    .C1(\cube_gen1.n10551 ), .B1(\cube_gen1.n1159 ), .A1(\cube_gen1.n1236 ), 
    .D0(\cube_gen1.n4_c ), .C0(\cube_gen1.n8296 ), .A0(\cube_gen1.n8304 ), 
    .F0(\cube_gen1.n10551 ), .F1(\cube_gen1.n13477 ));
  cube_gen1_SLICE_243 \cube_gen1.SLICE_243 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n13280 ), .B1(\row[1] ), .A1(\row[4] ), .D0(\row[0] ), 
    .C0(\row[3] ), .F0(\cube_gen1.n13280 ), .F1(\cube_gen1.n4_adj_181 ));
  cube_gen1_SLICE_245 \cube_gen1.SLICE_245 ( .D1(\cube_gen1.n10462 ), 
    .C1(\cube_gen1.n77 ), .B1(\cube_gen1.n10464 ), .A1(\cube_gen1.n4_c ), 
    .D0(\cube_gen1.n10545 ), .C0(n4), .B0(\row[5] ), .A0(\cube_gen1.n4970 ), 
    .F0(\cube_gen1.n77 ), .F1(\cube_gen1.n8243 ));
  cube_gen1_SLICE_247 \cube_gen1.SLICE_247 ( .D1(\cube_gen1.n4_adj_160 ), 
    .C1(\cube_gen1.spikeInterval_1__N_69[2] ), .B1(\col[2] ), 
    .D0(\spikeInterval[2] ), .C0(\spikeInterval[0] ), .B0(\spikeInterval[1] ), 
    .F0(\cube_gen1.spikeInterval_1__N_69[2] ), .F1(\cube_gen1.n6_c ));
  cube_gen1_SLICE_248 \cube_gen1.SLICE_248 ( .D1(\spikeInterval[2] ), 
    .C1(\spikeInterval[1] ), .B1(\spikeInterval[0] ), .D0(\spikeInterval[1] ), 
    .C0(\spikeInterval[0] ), .B0(\col[1] ), .A0(\col[0] ), 
    .F0(\cube_gen1.n4_adj_160 ), .F1(\spikeMove1.n11951 ));
  cube_gen1_SLICE_251 \cube_gen1.SLICE_251 ( .D1(\cube_gen1.n1466 ), 
    .C1(\cube_gen1.n77 ), .D0(\cube_gen1.n77 ), .C0(cube_rgb_4__N_82), 
    .F0(\cube_gen1.n8293 ), .F1(\cube_gen1.n1467 ));
  cube_gen1_SLICE_252 \cube_gen1.SLICE_252 ( .D1(\cube_gen1.n7620 ), 
    .C1(\cube_gen1.n8300 ), .B1(\cube_gen1.n1159 ), .D0(\cube_gen1.n8293 ), 
    .C0(n999), .B0(\spikeArr[12] ), .A0(n922), .F0(\cube_gen1.n8300 ), 
    .F1(\cube_gen1.n10553 ));
  cube_gen1_SLICE_253 \cube_gen1.SLICE_253 ( .D1(\cube_gen1.n697 ), 
    .C1(\cube_gen1.n620 ), .D0(\cube_gen1.n8293 ), .C0(n614), 
    .B0(\spikeArr[7] ), .A0(n537), .F0(\cube_gen1.n620 ), 
    .F1(\cube_gen1.collided_N_153 ));
  cube_gen1_SLICE_254 \cube_gen1.SLICE_254 ( .D1(\cube_gen1.n620 ), 
    .C1(\cube_gen1.n8297 ), .B1(\cube_gen1.n8304 ), .A1(\cube_gen1.n8296 ), 
    .D0(\cube_gen1.n8293 ), .C0(n537), .B0(n460), .A0(\spikeArr[6] ), 
    .F0(\cube_gen1.n8297 ), .F1(\cube_gen1.n10462 ));
  cube_gen1_SLICE_255 \cube_gen1.SLICE_255 ( .D1(\cube_gen1.n8305 ), 
    .C1(\cube_gen1.n697 ), .D0(n691), .C0(\cube_gen1.n8293 ), .B0(n614), 
    .A0(\spikeArr[8] ), .F0(\cube_gen1.n697 ), .F1(\cube_gen1.n10446 ));
  cube_gen1_SLICE_256 \cube_gen1.SLICE_256 ( .D1(\cube_gen1.n10462 ), 
    .C1(\cube_gen1.n10464 ), .A1(\cube_gen1.n4_c ), .D0(\cube_gen1.n8299 ), 
    .C0(\cube_gen1.n8302 ), .B0(\cube_gen1.n8305 ), .A0(\cube_gen1.n697 ), 
    .F0(\cube_gen1.n10464 ), .F1(\cube_gen1.n12413 ));
  cube_gen1_SLICE_257 \cube_gen1.SLICE_257 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_161 ), .B1(\cube_bot[2] ), .D0(\cube_bot[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[0] ), .A0(\row[1] ), 
    .F0(\cube_gen1.n4_adj_161 ), .F1(\cube_gen1.n6_adj_162 ));
  cube_gen1_SLICE_259 \cube_gen1.SLICE_259 ( .D1(\row[4] ), 
    .C1(\cube_gen1.n8_c ), .B1(\cube_bot[4] ), .D0(\row[3] ), 
    .C0(\cube_gen1.n6_adj_162 ), .B0(\cube_bot[3] ), .F0(\cube_gen1.n8_c ), 
    .F1(\cube_gen1.n10_adj_164 ));
  cube_gen1_SLICE_261 \cube_gen1.SLICE_261 ( .D1(\cube_gen1.background[0] ), 
    .C1(\cube_gen1.n2995 ), .B1(playing_rgb_1__N_62), .D0(\cube_gen1.n1159 ), 
    .C0(n8223), .B0(\cube_gen1.n13210 ), .A0(\cube_gen1.n16_adj_163 ), 
    .F0(\cube_gen1.n2995 ), .F1(\cube_gen1.playing_rgb_0__N_63[0] ));
  cube_gen1_SLICE_263 \cube_gen1.SLICE_263 ( .D1(\row[6] ), 
    .C1(\cube_gen1.n12 ), .A1(\cube_bot[6] ), .D0(\cube_bot[5] ), 
    .C0(\cube_gen1.n10_adj_164 ), .B0(\row[5] ), .F0(\cube_gen1.n12 ), 
    .F1(\cube_gen1.n14_c ));
  cube_gen1_SLICE_265 \cube_gen1.SLICE_265 ( .D0(\cube_gen1.cube_rgb[4] ), 
    .C0(n41), .B0(playing_rgb_1__N_62), .A0(\cube_gen1.n2995 ), .F0(n1704));
  cube_gen1_SLICE_268 \cube_gen1.SLICE_268 ( .D1(\cube_gen1.n8243 ), 
    .C1(\cube_gen1.n6_adj_170 ), .B1(\cube_gen1.n1467 ), 
    .A1(\cube_gen1.n13477 ), .D0(\cube_gen1.n10654 ), .C0(\cube_gen1.n1543 ), 
    .F0(\cube_gen1.n6_adj_170 ), .F1(\cube_gen1.n5 ));
  cube_gen1_SLICE_269 \cube_gen1.SLICE_269 ( .D1(\row[8] ), 
    .C1(\cube_gen1.n16_adj_165 ), .B1(\cube_bot[8] ), .D0(\cube_bot[7] ), 
    .C0(\cube_gen1.n14_c ), .A0(\row[7] ), .F0(\cube_gen1.n16_adj_165 ), 
    .F1(\cube_gen1.n18 ));
  cube_gen1_SLICE_271 \cube_gen1.SLICE_271 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_166 ), .B1(\cube_bot[2] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[1] ), .A0(\cube_bot[0] ), 
    .F0(\cube_gen1.n4_adj_166 ), .F1(\cube_gen1.n6_adj_167 ));
  cube_gen1_SLICE_273 \cube_gen1.SLICE_273 ( .D1(\row[4] ), 
    .C1(\cube_gen1.n8_adj_169 ), .A1(\cube_bot[4] ), .D0(\row[3] ), 
    .C0(\cube_gen1.n6_adj_167 ), .B0(\cube_bot[3] ), 
    .F0(\cube_gen1.n8_adj_169 ), .F1(\cube_gen1.n10_adj_171 ));
  cube_gen1_SLICE_276 \cube_gen1.SLICE_276 ( .D1(cube_rgb_4__N_82), 
    .C1(\cube_gen1.n20 ), .B1(\spikeArr[19] ), .A1(n1461), .D0(n16_adj_209), 
    .C0(\col[8] ), .B0(\col[9] ), .F0(\cube_gen1.n20 ), .F1(\cube_gen1.n1543 ));
  cube_gen1_SLICE_277 \cube_gen1.SLICE_277 ( .D1(\cube_gen1.n1312 ), 
    .C1(\cube_gen1.n1389 ), .B1(\cube_gen1.n77 ), .D0(cube_rgb_4__N_82), 
    .C0(n1307), .B0(\spikeArr[17] ), .A0(n1384), .F0(\cube_gen1.n1389 ), 
    .F1(\cube_gen1.n10653 ));
  cube_gen1_SLICE_279 \cube_gen1.SLICE_279 ( .D1(\cube_gen1.n1312 ), 
    .C1(\cube_gen1.n4_adj_173 ), .B1(\cube_gen1.n77 ), .A1(\cube_gen1.n13477 ), 
    .D0(\cube_gen1.n10653 ), .C0(\cube_gen1.n12_adj_172 ), .B0(\cube_gen1.n5 ), 
    .A0(\cube_gen1.n13462 ), .F0(\cube_gen1.n4_adj_173 ), .F1(n8223));
  cube_gen1_SLICE_281 \cube_gen1.SLICE_281 ( .D1(\cube_gen1.n14288 ), 
    .C1(\cube_gen1.n16_adj_176 ), .B1(\row[8] ), .A1(\cube_bot[8] ), 
    .D0(\row[7] ), .C0(\cube_gen1.n14_adj_175 ), .B0(n5011), 
    .A0(\cube_bot[7] ), .F0(\cube_gen1.n16_adj_176 ), 
    .F1(\cube_gen1.n18_adj_178 ));
  cube_gen1_SLICE_283 \cube_gen1.SLICE_283 ( .D1(n8366), 
    .C1(\cube_gen1.n8_adj_179 ), .B1(\col[2] ), .A1(\col[8] ), .D0(\col[1] ), 
    .C0(\col[0] ), .B0(n8374), .F0(\cube_gen1.n8_adj_179 ), 
    .F1(\cube_gen1.n13489 ));
  cube_gen1_SLICE_285 \cube_gen1.SLICE_285 ( .D1(\cube_gen1.n13489 ), 
    .C1(\cube_gen1.n15 ), .B1(\col[9] ), .A1(\cube_gen1.n6_adj_180 ), 
    .D0(\row[9] ), .C0(\cube_gen1.n18 ), .B0(\cube_bot[9] ), 
    .F0(\cube_gen1.n15 ), .F1(cube_rgb_4__N_83));
  cube_gen1_SLICE_287 \cube_gen1.SLICE_287 ( .D1(\cube_gen1.n18_adj_178 ), 
    .C1(\cube_gen1.n12522 ), .B1(\cube_gen1.n4_adj_177 ), .A1(\row[9] ), 
    .D0(\col[5] ), .C0(\col[8] ), .B0(\col[6] ), .A0(\col[7] ), 
    .F0(\cube_gen1.n12522 ), .F1(\cube_gen1.n6_adj_180 ));
  cube_gen1_SLICE_290 \cube_gen1.SLICE_290 ( .D0(\cube_gen1.n9 ), 
    .C0(\cube_gen1.collided_N_153 ), .B0(\cube_gen1.n7620 ), 
    .A0(\cube_gen1.n10_adj_185 ), .F0(\cube_gen1.n13210 ));
  cube_gen1_SLICE_292 \cube_gen1.SLICE_292 ( .D1(\cube_gen1.n8297 ), 
    .C1(\cube_gen1.n620 ), .D0(\cube_gen1.n8295 ), .C0(\cube_gen1.n8297 ), 
    .B0(\cube_gen1.n8304 ), .A0(\cube_gen1.n8296 ), 
    .F0(\cube_gen1.n8_adj_183 ), .F1(\cube_gen1.n10444 ));
  cube_gen1_SLICE_293 \cube_gen1.SLICE_293 ( .D1(\cube_gen1.n8300 ), 
    .C1(\cube_gen1.n7620 ), .D0(\cube_gen1.n8293 ), .C0(n1076), 
    .B0(\spikeArr[13] ), .A0(n999), .F0(\cube_gen1.n7620 ), 
    .F1(\cube_gen1.n10450 ));
  cube_gen1_SLICE_296 \cube_gen1.SLICE_296 ( .D1(\cube_gen1.n10444 ), 
    .C1(\cube_gen1.n10448 ), .B1(\cube_gen1.n10450 ), .A1(\cube_gen1.n10446 ), 
    .D0(\cube_gen1.n8302 ), .C0(\cube_gen1.n8299 ), .F0(\cube_gen1.n10448 ), 
    .F1(\cube_gen1.n12408 ));
  cube_gen1_SLICE_297 \cube_gen1.SLICE_297 ( .D1(\cube_gen1.n8_adj_183 ), 
    .C1(\cube_gen1.n10392 ), .B1(\cube_gen1.n8305 ), .A1(\cube_gen1.n8299 ), 
    .D0(\cube_gen1.n8303 ), .C0(\cube_gen1.n8294 ), .F0(\cube_gen1.n10392 ), 
    .F1(\cube_gen1.n10_adj_185 ));
  cube_gen1_SLICE_299 \cube_gen1.SLICE_299 ( .D0(\cube_gen1.n8302 ), 
    .C0(\cube_gen1.n8300 ), .F0(\cube_gen1.n10365 ));
  cube_gen1_SLICE_301 \cube_gen1.SLICE_301 ( .D1(\cube_gen1.n16_adj_163 ), 
    .C1(\cube_gen1.n4_adj_186 ), .B1(\cube_gen1.n13210 ), 
    .A1(\cube_gen1.n12408 ), .D0(\cube_gen1.n4_c ), .C0(\cube_gen1.n8304 ), 
    .B0(\cube_gen1.n1159 ), .A0(\cube_gen1.n8296 ), 
    .F0(\cube_gen1.n4_adj_186 ), .F1(n8371));
  cube_gen1_SLICE_303 \cube_gen1.SLICE_303 ( .D1(\cube_gen1.n10553 ), 
    .C1(\cube_gen1.n8_adj_188 ), .B1(\cube_gen1.n8243 ), .A1(\cube_gen1.n7 ), 
    .D0(\cube_gen1.n1312 ), .C0(\cube_gen1.n1466 ), .A0(\cube_gen1.n1543 ), 
    .F0(\cube_gen1.n8_adj_188 ), .F1(\cube_gen1.n12352 ));
  cube_gen1_backgroundROM1_SLICE_305 \cube_gen1.backgroundROM1.SLICE_305 ( 
    .D1(\col[6] ), .C1(n336), .B1(\col[5] ), .A1(\col[4] ), .D0(\col[3] ), 
    .C0(\col[2] ), .F0(n336), .F1(\cube_gen1.backgroundROM1.n20250 ));
  cube_gen1_backgroundROM1_SLICE_307 \cube_gen1.backgroundROM1.SLICE_307 ( 
    .D1(\row[2] ), .C1(\cube_gen1.backgroundROM1.n8567 ), .B1(\row[4] ), 
    .A1(\row[3] ), .D0(\row[6] ), .C0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n8567 ), 
    .F1(\cube_gen1.backgroundROM1.n12373 ));
  cube_gen1_backgroundROM1_SLICE_308 \cube_gen1.backgroundROM1.SLICE_308 ( 
    .D1(\cube_gen1.backgroundROM1.n13695 ), .C1(\cube_gen1.backgroundROM1.n8 ), 
    .B1(\col[9] ), .A1(n6), .D0(\cube_gen1.backgroundROM1.n8567 ), .C0(n8368), 
    .B0(\row[2] ), .A0(\col[2] ), .F0(\cube_gen1.backgroundROM1.n8 ), 
    .F1(\cube_gen1.backgroundROM1.n8501 ));
  cube_gen1_backgroundROM1_SLICE_312 \cube_gen1.backgroundROM1.SLICE_312 ( 
    .D1(\cube_gen1.backgroundROM1.n829 ), .C1(\cube_gen1.backgroundROM1.n15 ), 
    .B1(\col[8] ), .D0(\cube_gen1.backgroundROM1.n8458 ), 
    .C0(\cube_gen1.backgroundROM1.n15225 ), .B0(n12923), 
    .F0(\cube_gen1.backgroundROM1.n15 ), .F1(\cube_gen1.backgroundROM1.n18 ));
  cube_gen1_backgroundROM1_SLICE_313 \cube_gen1.backgroundROM1.SLICE_313 ( 
    .D1(\cube_gen1.backgroundROM1.n20250 ), .C1(n8565), .B1(n97), 
    .A1(\col[7] ), .D0(\row[2] ), .C0(\row[3] ), .F0(n8565), 
    .F1(\cube_gen1.backgroundROM1.n8618 ));
  cube_gen1_backgroundROM1_SLICE_315 \cube_gen1.backgroundROM1.SLICE_315 ( 
    .D1(\cube_gen1.backgroundROM1.n24574 ), 
    .C1(\cube_gen1.backgroundROM1.n32765 ), .B1(\row[7] ), .A1(\row[8] ), 
    .D0(n340), .C0(\cube_gen1.backgroundROM1.n13671 ), .B0(\row[6] ), 
    .A0(\cube_gen1.backgroundROM1.n14095 ), 
    .F0(\cube_gen1.backgroundROM1.n32765 ), 
    .F1(\cube_gen1.backgroundROM1.n14110 ));
  cube_gen1_backgroundROM1_SLICE_318 \cube_gen1.backgroundROM1.SLICE_318 ( 
    .D1(\row[2] ), .C1(\row[3] ), .D0(\row[3] ), .C0(\row[4] ), .B0(\row[5] ), 
    .A0(\row[2] ), .F0(n8484), .F1(\cube_gen1.backgroundROM1.n8518 ));
  cube_gen1_backgroundROM1_SLICE_320 \cube_gen1.backgroundROM1.SLICE_320 ( 
    .D1(\row[7] ), .C1(\row[6] ), .D0(\cube_gen1.backgroundROM1.n8467 ), 
    .C0(\cube_gen1.backgroundROM1.n14089 ), .B0(\row[6] ), 
    .F0(\cube_gen1.backgroundROM1.n24574 ), .F1(\cube_gen1.n10545 ));
  cube_gen1_backgroundROM1_SLICE_321 \cube_gen1.backgroundROM1.SLICE_321 ( 
    .D1(\row[5] ), .C1(\col[3] ), .B1(\col[2] ), .A1(\col[6] ), .D0(\col[3] ), 
    .C0(\col[4] ), .F0(n8366), .F1(\cube_gen1.backgroundROM1.n10 ));
  vga_1_SLICE_322 \vga_1.SLICE_322 ( .D1(n8366), .C1(n10547), .B1(\col[5] ), 
    .A1(\col[7] ), .D0(\col[6] ), .C0(\col[8] ), .F0(n10547), .F1(n8368));
  cube_gen1_backgroundROM1_SLICE_323 \cube_gen1.backgroundROM1.SLICE_323 ( 
    .D1(\cube_gen1.backgroundROM1.n8520 ), 
    .C1(\cube_gen1.backgroundROM1.n13262 ), .B1(\col[6] ), .A1(\col[3] ), 
    .D0(\col[4] ), .C0(\col[5] ), .A0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n13262 ), 
    .F1(\cube_gen1.backgroundROM1.n13659 ));
  cube_gen1_backgroundROM1_SLICE_329 \cube_gen1.backgroundROM1.SLICE_329 ( 
    .D1(\row[3] ), .C1(\row[0] ), .B1(\row[2] ), .A1(\row[1] ), .D0(\row[4] ), 
    .C0(\row[3] ), .F0(\cube_gen1.backgroundROM1.n13695 ), 
    .F1(\cube_gen1.n4_adj_182 ));
  cube_gen1_backgroundROM1_SLICE_331 \cube_gen1.backgroundROM1.SLICE_331 ( 
    .D1(\col[5] ), .C1(\cube_gen1.backgroundROM1.n13286 ), .D0(\col[3] ), 
    .C0(\col[6] ), .B0(\col[2] ), .A0(\col[4] ), 
    .F0(\cube_gen1.backgroundROM1.n13286 ), 
    .F1(\cube_gen1.backgroundROM1.n13675 ));
  cube_gen1_backgroundROM1_SLICE_332 \cube_gen1.backgroundROM1.SLICE_332 ( 
    .D1(\col[5] ), .C1(\col[6] ), .B1(\col[7] ), 
    .D0(\cube_gen1.backgroundROM1.n13286 ), .C0(\col[7] ), .B0(\col[5] ), 
    .A0(\col[8] ), .F0(\cube_gen1.backgroundROM1.n13673 ), 
    .F1(\cube_gen1.backgroundROM1.n10644 ));
  cube_gen1_backgroundROM1_SLICE_337 \cube_gen1.backgroundROM1.SLICE_337 ( 
    .D1(\row[5] ), .C1(\cube_gen1.backgroundROM1.n8_adj_158 ), .B1(n13458), 
    .A1(\cube_gen1.backgroundROM1.n13659 ), .D0(\row[6] ), 
    .C0(\cube_gen1.backgroundROM1.n13225 ), .B0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n8_adj_158 ), 
    .F1(\cube_gen1.backgroundROM1.n19 ));
  jump1_SLICE_339 \jump1.SLICE_339 ( .DI1(\jump1.cube_bot_6__N_48 ), 
    .D1(\jump1.cube_bot_9__N_42[4] ), .C1(n5002), .B1(n4980), 
    .A1(lastPosition_4__N_130), .D0(\cube_bot[7] ), .C0(\cube_bot[6] ), 
    .B0(\cube_bot[5] ), .LSR(cube_bot_4__N_53), .CLK(\jump1.slowClk ), 
    .Q1(\cube_bot[6] ), .F0(\jump1.n8320 ), .F1(\jump1.cube_bot_6__N_48 ));
  cube_gen1_SLICE_340 \cube_gen1.SLICE_340 ( .D0(\cube_bot[7] ), 
    .C0(\cube_bot[5] ), .B0(\cube_bot[6] ), .F0(\cube_gen1.n14288 ));
  game_machine1_SLICE_344 \game_machine1.SLICE_344 ( 
    .DI1(current_state_0__N_137), .D1(collided), .C1(\current_state[0] ), 
    .B1(\current_state[1] ), .A1(\controllerResult[4] ), .D0(cube_rgb_4__N_82), 
    .C0(\current_state[1] ), .B0(\current_state[0] ), .CLK(vga_clk), 
    .Q1(\current_state[0] ), .F0(\game_machine1.rgb_c_0_N_146 ), 
    .F1(current_state_0__N_137));
  vga_1_SLICE_346 \vga_1.SLICE_346 ( .D1(\col[5] ), .C1(n10), .B1(\col[7] ), 
    .A1(n1223), .D0(\col[9] ), .C0(\vga_1.n9 ), .B0(n11131), .A0(\col[7] ), 
    .F0(n13664), .F1(\vga_1.n13680 ));
  cube_gen1_backgroundROM1_SLICE_353 \cube_gen1.backgroundROM1.SLICE_353 ( 
    .D1(\row[2] ), .C1(\row[3] ), .B1(\row[4] ), .C0(\row[2] ), .B0(\row[3] ), 
    .A0(\row[4] ), .F0(\cube_gen1.backgroundROM1.n8520 ), 
    .F1(\cube_gen1.backgroundROM1.n8458 ));
  controller1_SLICE_356 \controller1.SLICE_356 ( .D0(\controller1.count[8] ), 
    .C0(\controller1.slowCount[3] ), .B0(\controller1.controlClk_c_N_148 ), 
    .F0(controlClk_c));
  cube_gen1_SLICE_363 \cube_gen1.SLICE_363 ( .D1(\cube_gen1.n77 ), .C1(n1235), 
    .D0(\cube_gen1.n1389 ), .C0(n1235), .F0(\cube_gen1.n7 ), 
    .F1(\cube_gen1.n1236 ));
  cube_gen1_SLICE_367 \cube_gen1.SLICE_367 ( .D1(cube_rgb_4__N_82), 
    .C1(collided), .D0(n8259), .C0(cube_rgb_4__N_83), .A0(cube_rgb_4__N_82), 
    .F0(\cube_gen1.playing_rgb_0__N_65 ), .F1(\cube_gen1.playing_rgb_0__N_64 ));
  cube_gen1_SLICE_370 \cube_gen1.SLICE_370 ( .D0(\row[8] ), .C0(\row[9] ), 
    .F0(\cube_gen1.n4970 ));
  SLICE_373 SLICE_373( .F0(VCC_net));
  cube_gen1_SLICE_378 \cube_gen1.SLICE_378 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_66[4] ), .D1(\spikeMove1.n11951 ), 
    .C1(\spikeInterval[4] ), .B1(\spikeInterval[3] ), .D0(\spikeInterval[4] ), 
    .C0(\spikeInterval[3] ), .B0(\cube_gen1.n10412 ), 
    .LSR(\controllerResult[4] ), .CLK(frame2Clk), .Q1(\spikeInterval[4] ), 
    .F0(n3564), .F1(\spikeMove1.spikeInterval_4__N_66[4] ));
  cube_gen1_backgroundROM1_SLICE_389 \cube_gen1.backgroundROM1.SLICE_389 ( 
    .D0(n12923), .C0(\cube_gen1.backgroundROM1.n24892 ), .B0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n24956 ));
  int_rightMost_0__I_0 int_rightMost_0__I_0( .RADDR6(\int_rightMost[6] ), 
    .RADDR5(\int_rightMost[5] ), .RADDR4(\int_rightMost[4] ), 
    .RADDR3(\int_rightMost[3] ), .RADDR2(\int_rightMost[2] ), 
    .RADDR1(\int_rightMost[1] ), .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), 
    .RCLK(rollClk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA15(\spikeArr[15] ), 
    .RDATA14(\spikeArr[14] ), .RDATA13(\spikeArr[13] ), 
    .RDATA12(\spikeArr[12] ), .RDATA11(\spikeArr[11] ), 
    .RDATA10(\spikeArr[10] ), .RDATA9(\spikeArr[9] ), .RDATA8(\spikeArr[8] ), 
    .RDATA7(\spikeArr[7] ), .RDATA6(\spikeArr[6] ), .RDATA5(\spikeArr[5] ), 
    .RDATA4(\spikeArr[4] ), .RDATA3(\spikeArr[3] ), .RDATA2(\spikeArr[2] ), 
    .RDATA1(\spikeArr[1] ), .RDATA0(\spikeArr[0] ));
  controller1_osc \controller1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\controller1.clk ));
  int_rightMost_0__I_0_2 int_rightMost_0__I_0_2( .RADDR6(\int_rightMost[6] ), 
    .RADDR5(\int_rightMost[5] ), .RADDR4(\int_rightMost[4] ), 
    .RADDR3(\int_rightMost[3] ), .RADDR2(\int_rightMost[2] ), 
    .RADDR1(\int_rightMost[1] ), .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), 
    .RCLK(rollClk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA3(\spikeArr[19] ), 
    .RDATA2(\spikeArr[18] ), .RDATA1(\spikeArr[17] ), .RDATA0(\spikeArr[16] ));
  game_machine1_rgb_c_5_I_0 \game_machine1.rgb_c_5_I_0 ( 
    .DO0(\game_machine1.rgb_c_5_N_141 ), .OUTCLK(vga_clk), .PADDO(rgb_c_5));
  game_machine1_rgb_c_4_I_0 \game_machine1.rgb_c_4_I_0 ( 
    .DO0(\game_machine1.rgb_c_4_N_142 ), .OUTCLK(vga_clk), .PADDO(rgb_c_4));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(fpga_clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(vga_clk));
  controllerIn controllerIn_I( .PADDI(controllerIn_c), 
    .controllerIn(controllerIn));
  fpga_clk fpga_clk_I( .PADDI(fpga_clk_c), .fpga_clk(fpga_clk));
  controlClk controlClk_I( .PADDO(controlClk_c), .controlClk(controlClk));
  controlLatch controlLatch_I( .PADDO(controlLatch_c), 
    .controlLatch(controlLatch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
endmodule

module jump1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module jump1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_2 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_481_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_9__I_23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module jump1_SLICE_3 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_481_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_5 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \jump1/count_561_692_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \jump1/add_481_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_9__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \jump1/add_481_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/slowClk_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_11 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_481_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_561_692_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_561_692__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_561_692__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_48 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_47 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_50 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_52 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_8__I_54 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_558_670__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_558_670__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_558_670__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_558_670__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_558_670__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_558_670_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_558_670__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_558_670__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_23 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \controller1/count_558_670_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_558_670__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_25 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_559_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_559_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_27 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_559_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_559_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_559_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_31 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_559_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_32 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_33 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_34 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_35 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spikeMove1_SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_37 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_4__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_38 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_2__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_39 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \spikeMove1/int_rightMost_0__I_61 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_40 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \spikeMove1/add_35_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \spikeMove1/rollCount_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spikeMove1_SLICE_41 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \spikeMove1/add_35_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \spikeMove1/rollCount_6__I_56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spikeMove1_SLICE_42 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \spikeMove1/add_35_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_6__I_59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \spikeMove1/rollCount_6__I_58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spikeMove1_SLICE_43 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \spikeMove1/add_35_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_6__I_60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_44 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \jump1/i3795_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \jump1/i3797_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_47 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 SLICE_47_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_47_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_48 ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 SLICE_48_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_48_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \jump1/cube_bot_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_51 ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 SLICE_51_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_51_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_7__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_55 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 i5065_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 i5063_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_0__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x5404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_57 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 i5066_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 i5067_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/lastPosition_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/lastPosition_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xEFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xECFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_59 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \controller1.SLICE_59_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \controller1.SLICE_59_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_61 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \controller1.SLICE_61_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \controller1.SLICE_61_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \controller1/intermediate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_63 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \controller1.SLICE_63_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \controller1.SLICE_63_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_65 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \controller1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \controller1.SLICE_65_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_0__I_1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_67 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \cube_gen1.playing_rgb_0__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \cube_gen1/playing_rgb_1__I_0_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_machine1/playing_rgb_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_machine1/playing_rgb_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_69 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \game_machine1/i7065_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \game_machine1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_machine1/rgb_c_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_machine1/rgb_c_3_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x00F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_73 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \cube_gen1/backgroundROM1/n14098_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40017 \cube_gen1/backgroundROM1/n14110_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \cube_gen1/backgroundROM1/background_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cube_gen1/backgroundROM1/background_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_75 ( input DI1, DI0, D1, C1, C0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \spikeMove1/i8342_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \spikeMove1/i8340_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_4__I_46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_77 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40020 \spikeMove1/i8349_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \spikeMove1/i8356_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_4__I_44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_80 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \spikeMove1/i34_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollClk_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40023 \cube_gen1/backgroundROM1/i4938_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40024 \cube_gen1/backgroundROM1/mux_4_Mux_0_i27131_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xD155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40025 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40026 \cube_gen1/backgroundROM1/mux_4_Mux_0_i32765_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_83 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \jump1/i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \jump1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_84 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \jump1.i4606_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \jump1/i1_4_lut_adj_128 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \jump1/i1_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \controller1/controllerResult_7__I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_87 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 i648_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \controller1/controllerResult_4__I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_88 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40035 \game_machine1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \game_machine1/i27_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_89 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \controller1/controllerResult_6__I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \controller1/slowCount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_90 ( input DI1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \game_machine1.SLICE_90_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \game_machine1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_machine1/current_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 i6781_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i3754_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x1031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xABA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_93 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \cube_gen1/LessThan_454_i16_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40043 i9625_2_lut_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x02FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 LessThan_466_i20_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 i9665_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x3731") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40046 \game_machine1/i32_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \game_machine1/i9826_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x55A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_98 ( input D0, C0, B0, A0, output F0 );

  lut40048 \cube_gen1/i6801_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40049 \vga_1/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \vga_1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40051 \vga_1/i9845_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \cube_gen1/backgroundROM1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \vga_1/col[9]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \cube_gen1/backgroundROM1/mux_4_Mux_1_i28282_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xBD9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40016 \cube_gen1/backgroundROM1/n14092_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \vga_1/i9852_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \vga_1/frameClk_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \vga_1/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \vga_1/frame2Clk_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \vga_1/i2_3_lut_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \cube_gen1/backgroundROM1/i4992_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \vga_1/i6242_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_106 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40062 \cube_gen1/backgroundROM1/i6902_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \cube_gen1/backgroundROM1/i6935_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \cube_gen1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \vga_1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \cube_gen1.i2_3_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \cube_gen1/i2_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x2022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_109 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \cube_gen1.i7130_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \cube_gen1/i1_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_110 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \cube_gen1/i1_2_lut_adj_73 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \cube_gen1/i2_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x1500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \cube_gen1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \cube_gen1/i7059_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \cube_gen1/i9633_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \cube_gen1/i2_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_114 ( input D0, C0, B0, A0, output F0 );

  lut40075 \cube_gen1/i1_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \cube_gen1/LessThan_4_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \cube_gen1/LessThan_4_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40078 \cube_gen1.backgroundROM1.mux_4_Mux_1_i8446_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40079 \cube_gen1/backgroundROM1/mux_4_Mux_1_i8058_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_119 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40080 \cube_gen1/backgroundROM1/mux_4_Mux_1_i382_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \cube_gen1/backgroundROM1/mux_4_Mux_1_i63_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40082 \cube_gen1/backgroundROM1/n14086_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40083 \cube_gen1/backgroundROM1/i4994_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_121 ( input D0, C0, B0, A0, output F0 );

  lut40084 \cube_gen1/backgroundROM1/n14080_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40085 \cube_gen1/backgroundROM1/row[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40086 \cube_gen1/backgroundROM1/i4868_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x7610") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40025 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40087 \cube_gen1/backgroundROM1/i4996_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_125 ( input D0, C0, B0, A0, output F0 );

  lut40088 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_126 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40089 \cube_gen1/backgroundROM1/i9770_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \cube_gen1/backgroundROM1/n14104_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_127 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40091 \cube_gen1/backgroundROM1/i9839_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 i3_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40093 \cube_gen1/backgroundROM1/i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40094 \cube_gen1/backgroundROM1/i29_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 \jump1/i9973_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \jump1/LessThan_13_i20_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xEFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \jump1/i1_4_lut_adj_127 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \jump1/i66_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x7F6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \jump1/i9975_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \jump1/LessThan_17_i20_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_133 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40101 \jump1/LessThan_13_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \jump1/LessThan_13_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_135 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 \jump1/LessThan_17_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \jump1/LessThan_17_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_136 ( input DI1, C1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40006 \jump1.SLICE_136_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \jump1.i337_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xD4FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_137 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \jump1/i1_2_lut_adj_126 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \jump1/i7116_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_140 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \jump1/LessThan_17_i14_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \jump1/LessThan_17_i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_141 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40101 \jump1/LessThan_13_i14_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \jump1/LessThan_13_i12_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_144 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \jump1/LessThan_17_i10_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \jump1/LessThan_17_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_145 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \jump1/LessThan_13_i10_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \jump1/LessThan_13_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_148 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \jump1/LessThan_17_i6_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \jump1/LessThan_17_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x2B22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_149 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \jump1/LessThan_13_i6_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \jump1/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_152 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40113 \jump1/i6880_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \jump1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \jump1/lastPosition_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x8AFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_153 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40115 \cube_gen1/i1_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \jump1/i1449_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_155 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40117 \jump1/i1439_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_156 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \jump1/i7160_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \jump1/i7154_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_157 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40120 \jump1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \jump1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 i9980_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \vga_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_163 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \controller1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \controller1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 i6790_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 LessThan_436_i14_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x5155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x3173") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 i6791_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 i6836_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x00F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x1301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_170 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40128 \spikeMove1/i9992_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \spikeMove1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \cube_gen1/i2_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 i6765_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_173 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 i6763_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 LessThan_439_i12_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x00F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_174 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40134 \cube_gen1/i7102_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \cube_gen1/i6819_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 \cube_gen1/i2_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 i6780_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x0703") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 LessThan_235_i10_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \cube_gen1/LessThan_235_i8_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 i6797_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 i6834_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x0073") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x7F37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \cube_gen1/i2_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 i6761_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_180 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \cube_gen1/i6847_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \cube_gen1/i3_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \cube_gen1/i2_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 i6759_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \vga_1/col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 i6760_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 i6789_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \vga_1.i1_2_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x7F57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \cube_gen1/i2_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 i6798_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x0703") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \cube_gen1/i2_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 i6794_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x00F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_191 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \cube_gen1/backgroundROM1/i4882_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 i6841_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x3B3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_192 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40153 \vga_1/i6839_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \cube_gen1/backgroundROM1/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x333B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \cube_gen1/i3_4_lut_adj_107 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 i6840_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_200 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40157 \game_machine1/i1_4_lut_adj_125 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \cube_gen1/i6842_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0062") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40158 \game_machine1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \vga_1/i7046_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_202 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40160 \cube_gen1/backgroundROM1/i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_65 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x030F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_203 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40162 \game_machine1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_204 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40163 \cube_gen1.collided_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \cube_gen1/cube_rgb_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_205 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40165 \cube_gen1/backgroundROM1/i3_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \vga_1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40166 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \vga_1/i1_2_lut_3_lut_adj_124 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40168 \vga_1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \cube_gen1/backgroundROM1/i6899_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_213 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40170 \vga_1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \vga_1/i718_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x7EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40171 \vga_1/VSYNC_c_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \vga_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \vga_1/i3_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \vga_1/i1_2_lut_3_lut_adj_118 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x4020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_219 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40174 \vga_1/i1_2_lut_adj_120 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \vga_1/i1_2_lut_adj_116 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_220 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40176 \cube_gen1/backgroundROM1/i41_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \cube_gen1/backgroundROM1/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40178 \cube_gen1.backgroundROM1.i4860_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \cube_gen1/backgroundROM1/i5002_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_223 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40180 \vga_1/i1_3_lut_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \cube_gen1/backgroundROM1/i9629_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_226 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40181 \cube_gen1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \cube_gen1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40182 \cube_gen1/backgroundROM1/i9864_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40183 \vga_1/i6219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x0072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 \vga_1/i6195_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 \cube_gen1/i2_3_lut_adj_104 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_230 ( input D0, C0, B0, A0, output F0 );

  lut40186 \cube_gen1.i2_3_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40187 \cube_gen1/i3_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \vga_1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40189 \cube_gen1/backgroundROM1/mux_4_Mux_1_i23866_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40190 \cube_gen1/backgroundROM1/mux_4_Mux_1_i22811_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x6444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 \vga_1/i1_2_lut_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \vga_1/i1_2_lut_4_lut_adj_121 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_237 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40193 \cube_gen1/backgroundROM1/i9842_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \vga_1/i1_2_lut_3_lut_adj_123 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_238 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40080 \cube_gen1/backgroundROM1/i4974_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \cube_gen1/backgroundROM1/i5008_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x31FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40195 \cube_gen1/i3_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \cube_gen1/i1_4_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \cube_gen1/i9647_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \cube_gen1/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_243 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40199 \cube_gen1/i1_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \cube_gen1/i1_2_lut_adj_67 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40200 \cube_gen1/i1_2_lut_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40201 \cube_gen1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_247 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 \cube_gen1/LessThan_235_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \cube_gen1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_248 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \spikeMove1/i8352_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \cube_gen1/LessThan_235_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x1370") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_251 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40206 \cube_gen1/i231_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \cube_gen1/i1_2_lut_adj_68 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_252 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \cube_gen1/i6960_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \cube_gen1/i3_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_253 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \cube_gen1/i6771_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \cube_gen1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40211 \cube_gen1/i6869_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \cube_gen1/i2_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_255 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \cube_gen1/i6853_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \cube_gen1/i2_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_256 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \cube_gen1/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \cube_gen1/i6871_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_257 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/LessThan_5_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \cube_gen1/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xDF45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_259 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/LessThan_5_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \cube_gen1/LessThan_5_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_261 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \cube_gen1/mux_1374_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \cube_gen1/i2_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_263 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40221 \cube_gen1/LessThan_5_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \cube_gen1/LessThan_5_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_265 ( input D0, C0, B0, A0, output F0 );

  lut40223 \cube_gen1/i6895_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x00F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_268 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40224 \cube_gen1/i1_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \cube_gen1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x7444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_269 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/LessThan_5_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \cube_gen1/LessThan_5_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_271 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \cube_gen1/LessThan_4_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \cube_gen1/LessThan_4_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xF731") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_273 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40229 \cube_gen1/LessThan_4_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \cube_gen1/LessThan_4_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40168 \cube_gen1/i1_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40230 \cube_gen1/i6886_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x3F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_277 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \cube_gen1/i7058_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \cube_gen1/i2_4_lut_adj_105 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_279 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40233 \cube_gen1/i2_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \cube_gen1/i1_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40235 \cube_gen1/LessThan_4_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40236 \cube_gen1/LessThan_4_i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xD4E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40237 \cube_gen1/i9659_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \cube_gen1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \cube_gen1/i1_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \cube_gen1/LessThan_5_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40239 \cube_gen1/i2_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \cube_gen1/i1_3_lut_4_lut_adj_113 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xE080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_290 ( input D0, C0, B0, A0, output F0 );

  lut40241 \cube_gen1/i2_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_292 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \cube_gen1/i6851_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \cube_gen1/i2_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_293 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \cube_gen1/i6857_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \cube_gen1/i2_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_296 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40243 \cube_gen1/i3_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \cube_gen1/i6855_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_297 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40244 \cube_gen1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \cube_gen1/i6799_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_299 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40117 \cube_gen1/i6772_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40245 \cube_gen1/i2_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40246 \cube_gen1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_303 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \cube_gen1/i2_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40248 \cube_gen1/i3_3_lut_adj_109 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_305 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40249 \cube_gen1/backgroundROM1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40129 \cube_gen1/backgroundROM1/i6898_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_307 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40250 \cube_gen1/backgroundROM1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \cube_gen1/backgroundROM1/i4981_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40251 \cube_gen1/backgroundROM1/i4916_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \cube_gen1/backgroundROM1/i3_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_312 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40089 \cube_gen1/backgroundROM1/i39_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \cube_gen1/backgroundROM1/i40_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_313 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40253 \cube_gen1/backgroundROM1/i5032_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40175 \cube_gen1/backgroundROM1/i4975_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40254 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \cube_gen1/backgroundROM1/mux_4_Mux_1_i32765_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_318 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40174 \cube_gen1/backgroundROM1/i4933_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \cube_gen1.backgroundROM1.i4899_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_320 ( input D1, C1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40027 \cube_gen1/i6952_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40257 \cube_gen1/backgroundROM1/mux_4_Mux_1_i24574_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_321 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40258 \cube_gen1/backgroundROM1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \cube_gen1/backgroundROM1/i1_2_lut_adj_63 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_322 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40259 \vga_1.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \cube_gen1/backgroundROM1/i6954_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_323 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40260 \cube_gen1/backgroundROM1/i9827_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40261 \cube_gen1/backgroundROM1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_329 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \cube_gen1/i1_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \cube_gen1/backgroundROM1/i9860_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_331 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \cube_gen1/backgroundROM1/i9855_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \cube_gen1/backgroundROM1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_332 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40265 \cube_gen1/backgroundROM1/i7050_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \cube_gen1/backgroundROM1/i9840_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40267 \cube_gen1/backgroundROM1/i32_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40268 \cube_gen1/backgroundROM1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xAA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_339 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40269 \jump1/i3793_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \jump1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xEFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_340 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40271 \cube_gen1/i881_rep_34_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_machine1_SLICE_344 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40272 i5070_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \game_machine1/i9994_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_machine1/current_state_0__I_62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40274 \vga_1.i9830_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40275 \vga_1/i9829_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x8C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_353 ( input D1, C1, B1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40276 \cube_gen1/backgroundROM1/i4995_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \cube_gen1/backgroundROM1/i4935_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_356 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40278 \controller1/controlClk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_363 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40027 \cube_gen1/i198_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \cube_gen1/i2_2_lut_adj_110 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_367 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \cube_gen1/i14_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \cube_gen1/i4850_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_370 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40117 \cube_gen1/i1409_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_373 ( output F0 );
  wire   GNDI;

  lut40280 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_378 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40281 \spikeMove1/i8363_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \cube_gen1/i1_2_lut_3_lut_adj_71 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_389 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40283 \cube_gen1/backgroundROM1/mux_4_Mux_1_i22652_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module int_rightMost_0__I_0 ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B int_rightMost_0__I_0( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), 
    .WADDR0(GNDI), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), 
    .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0800100020004000800000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0108021004200840108021014202840408081010202040408080010002000400";

    defparam INST10.INIT_3 = "0x1041208241048208041008201040208041018202040408081010202140428084";

    defparam INST10.INIT_4 = "0x2040408081000200040108021004200840108020004100820104020804100820";

    defparam INST10.INIT_5 = "0x0004000800100021004200840108021004200840108121024204840808101020";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000010002";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module controller1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module int_rightMost_0__I_0_2 ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA3, RDATA2, RDATA1, 
    RDATA0 );
  wire   GNDI;

  EBR_B0284 int_rightMost_0__I_0_2( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0284 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0008000000000000000000010002000400080000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0001000200040008000000000000000000010002000400080000000100020004";

    defparam INST10.INIT_3 = "0x0000000000000000000100020004000800000000000100020004000800000000";

    defparam INST10.INIT_4 = "0x0004000800000001000200040008000000000000000100020004000800000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000010002";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module game_machine1_rgb_c_5_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \game_machine1/rgb_c_5_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module game_machine1_rgb_c_4_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \game_machine1/rgb_c_4_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controllerIn ( output PADDI, input controllerIn );
  wire   GNDI;

  BB_B_B \controllerIn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controllerIn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controllerIn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module fpga_clk ( output PADDI, input fpga_clk );
  wire   GNDI;

  BB_B_B \fpga_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(fpga_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (fpga_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlClk ( input PADDO, output controlClk );
  wire   VCCI;

  BB_B_B \controlClk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(controlClk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlClk) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlLatch ( input PADDO, output controlLatch );
  wire   VCCI;

  BB_B_B \controlLatch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controlLatch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlLatch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
