<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 25 15:47:00 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29179</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16173</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
<td>clk_hdmi</td>
<td>clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>158.824(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>76.624(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>43.509(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.468</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[2]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.001</td>
<td>12.739</td>
</tr>
<tr>
<td>2</td>
<td>5.468</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[2]_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.001</td>
<td>12.739</td>
</tr>
<tr>
<td>3</td>
<td>5.790</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[0]_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>12.419</td>
</tr>
<tr>
<td>4</td>
<td>5.790</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[0]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>12.419</td>
</tr>
<tr>
<td>5</td>
<td>5.790</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[0]_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>12.419</td>
</tr>
<tr>
<td>6</td>
<td>5.874</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[2]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>12.324</td>
</tr>
<tr>
<td>7</td>
<td>5.874</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[2]_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>12.324</td>
</tr>
<tr>
<td>8</td>
<td>5.874</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[2]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>12.324</td>
</tr>
<tr>
<td>9</td>
<td>6.026</td>
<td>apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1/Q</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.003</td>
<td>12.179</td>
</tr>
<tr>
<td>10</td>
<td>6.039</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>12.405</td>
</tr>
<tr>
<td>11</td>
<td>6.104</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>12.340</td>
</tr>
<tr>
<td>12</td>
<td>6.203</td>
<td>apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1/Q</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.012</td>
<td>11.993</td>
</tr>
<tr>
<td>13</td>
<td>6.206</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[2]_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>11.994</td>
</tr>
<tr>
<td>14</td>
<td>6.210</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.024</td>
<td>12.221</td>
</tr>
<tr>
<td>15</td>
<td>6.210</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.024</td>
<td>12.221</td>
</tr>
<tr>
<td>16</td>
<td>6.258</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_22_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.038</td>
<td>12.200</td>
</tr>
<tr>
<td>17</td>
<td>6.323</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_21_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.038</td>
<td>12.135</td>
</tr>
<tr>
<td>18</td>
<td>6.378</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>12.072</td>
</tr>
<tr>
<td>19</td>
<td>6.383</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_7_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>12.067</td>
</tr>
<tr>
<td>20</td>
<td>6.383</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>12.067</td>
</tr>
<tr>
<td>21</td>
<td>6.383</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>12.067</td>
</tr>
<tr>
<td>22</td>
<td>6.383</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_19_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>12.067</td>
</tr>
<tr>
<td>23</td>
<td>6.383</td>
<td>a2bus_stream/es5503_counter_r_13_s0/Q</td>
<td>hdmi/video_data_23_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>-0.031</td>
<td>12.067</td>
</tr>
<tr>
<td>24</td>
<td>6.391</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[0]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>11.809</td>
</tr>
<tr>
<td>25</td>
<td>6.391</td>
<td>apple_bus/addr_r_15_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[0]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>11.809</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>2</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.208</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.243</td>
</tr>
<tr>
<td>4</td>
<td>0.211</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.243</td>
</tr>
<tr>
<td>5</td>
<td>0.212</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.243</td>
</tr>
<tr>
<td>6</td>
<td>0.216</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>7</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>8</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>9</td>
<td>0.272</td>
<td>apple_video/video_address_o_6_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.346</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>apple_speaker/speaker_bit_s1/Q</td>
<td>apple_speaker/speaker_bit_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/Q</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/Q</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/Q</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0/Q</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0/Q</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>esp32_spi_connector/i2s_match_count_7_s3/Q</td>
<td>esp32_spi_connector/i2s_match_count_7_s3/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1/Q</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0/Q</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>a2bus_stream/packet_data_r_4_s0/Q</td>
<td>a2bus_stream/packet_data_r_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>apple_memory/INTC8ROM_s8/Q</td>
<td>apple_memory/INTC8ROM_s8/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>led_r_s0/Q</td>
<td>led_r_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.307</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/rx_shift_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>4.835</td>
</tr>
<tr>
<td>2</td>
<td>13.311</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.004</td>
<td>4.856</td>
</tr>
<tr>
<td>3</td>
<td>13.313</td>
<td>rstn_r_s4/Q</td>
<td>apple_speaker/speaker_bit_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>4.887</td>
</tr>
<tr>
<td>4</td>
<td>13.313</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_II_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>4.887</td>
</tr>
<tr>
<td>5</td>
<td>13.313</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_II_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.029</td>
<td>4.887</td>
</tr>
<tr>
<td>6</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>7</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>8</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>9</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/i2s_match_count_7_s3/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>10</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>11</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>12</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>13</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_22_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>14</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>15</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_16_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>16</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_17_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>17</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>18</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>19</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/SWITCHES_II_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.024</td>
<td>4.881</td>
</tr>
<tr>
<td>20</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>4.876</td>
</tr>
<tr>
<td>21</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>4.876</td>
</tr>
<tr>
<td>22</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>4.876</td>
</tr>
<tr>
<td>23</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>4.876</td>
</tr>
<tr>
<td>24</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.021</td>
<td>4.878</td>
</tr>
<tr>
<td>25</td>
<td>13.314</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.021</td>
<td>4.878</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>2</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>3</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>4</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>0.847</td>
</tr>
<tr>
<td>5</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>6</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>7</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>8</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.850</td>
</tr>
<tr>
<td>9</td>
<td>0.841</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.849</td>
</tr>
<tr>
<td>10</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/load_pending_lj_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.832</td>
</tr>
<tr>
<td>11</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/load_strobe_r_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.832</td>
</tr>
<tr>
<td>12</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/b_fall_pulse_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.832</td>
</tr>
<tr>
<td>13</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/b_edge_pulse_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.832</td>
</tr>
<tr>
<td>14</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/lr_edge_pulse_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.832</td>
</tr>
<tr>
<td>15</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/bclk_prev_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.832</td>
</tr>
<tr>
<td>16</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_21_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.831</td>
</tr>
<tr>
<td>17</td>
<td>0.844</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_22_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.831</td>
</tr>
<tr>
<td>18</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.849</td>
</tr>
<tr>
<td>19</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.845</td>
</tr>
<tr>
<td>20</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.849</td>
</tr>
<tr>
<td>21</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.849</td>
</tr>
<tr>
<td>22</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.849</td>
</tr>
<tr>
<td>23</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.849</td>
</tr>
<tr>
<td>24</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.845</td>
</tr>
<tr>
<td>25</td>
<td>0.845</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.845</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>supersprite/ssp_psg/n2356_s0/I2</td>
</tr>
<tr>
<td>12.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C22[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2356_s0/F</td>
</tr>
<tr>
<td>14.695</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.474</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>supersprite/ssp_psg/ymreg[2]_5_s0/CLK</td>
</tr>
<tr>
<td>20.163</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>supersprite/ssp_psg/ymreg[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 19.831%; route: 9.830, 77.166%; tC2Q: 0.382, 3.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>supersprite/ssp_psg/n2356_s0/I2</td>
</tr>
<tr>
<td>12.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C22[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2356_s0/F</td>
</tr>
<tr>
<td>14.695</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[2]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.474</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][B]</td>
<td>supersprite/ssp_psg/ymreg[2]_6_s0/CLK</td>
</tr>
<tr>
<td>20.163</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[0][B]</td>
<td>supersprite/ssp_psg/ymreg[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 19.831%; route: 9.830, 77.166%; tC2Q: 0.382, 3.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.669</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>supersprite/ssp_psg/n2341_s4/I2</td>
</tr>
<tr>
<td>13.185</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s4/F</td>
</tr>
<tr>
<td>14.375</td>
<td>1.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][A]</td>
<td>supersprite/ssp_psg/ymreg[0]_4_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C29[2][A]</td>
<td>supersprite/ssp_psg/ymreg[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.342%; route: 9.510, 76.578%; tC2Q: 0.382, 3.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.669</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>supersprite/ssp_psg/n2341_s4/I2</td>
</tr>
<tr>
<td>13.185</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s4/F</td>
</tr>
<tr>
<td>14.375</td>
<td>1.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[0]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>supersprite/ssp_psg/ymreg[0]_5_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>supersprite/ssp_psg/ymreg[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.342%; route: 9.510, 76.578%; tC2Q: 0.382, 3.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.669</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>supersprite/ssp_psg/n2341_s4/I2</td>
</tr>
<tr>
<td>13.185</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s4/F</td>
</tr>
<tr>
<td>14.375</td>
<td>1.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[0]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td>supersprite/ssp_psg/ymreg[0]_6_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C29[1][B]</td>
<td>supersprite/ssp_psg/ymreg[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.342%; route: 9.510, 76.578%; tC2Q: 0.382, 3.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>supersprite/ssp_psg/n2356_s0/I2</td>
</tr>
<tr>
<td>12.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C22[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2356_s0/F</td>
</tr>
<tr>
<td>14.280</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td>supersprite/ssp_psg/ymreg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[2][B]</td>
<td>supersprite/ssp_psg/ymreg[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.499%; route: 9.415, 76.397%; tC2Q: 0.382, 3.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>supersprite/ssp_psg/n2356_s0/I2</td>
</tr>
<tr>
<td>12.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C22[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2356_s0/F</td>
</tr>
<tr>
<td>14.280</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>supersprite/ssp_psg/ymreg[2]_4_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>supersprite/ssp_psg/ymreg[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.499%; route: 9.415, 76.397%; tC2Q: 0.382, 3.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[2]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>supersprite/ssp_psg/n2356_s0/I2</td>
</tr>
<tr>
<td>12.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C22[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2356_s0/F</td>
</tr>
<tr>
<td>14.280</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[2]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>supersprite/ssp_psg/ymreg[2]_7_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>supersprite/ssp_psg/ymreg[2]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.499%; route: 9.415, 76.397%; tC2Q: 0.382, 3.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1/Q</td>
</tr>
<tr>
<td>7.633</td>
<td>5.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C75[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_15_s3/I1</td>
</tr>
<tr>
<td>7.896</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R8C75[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_a_count_15_s3/F</td>
</tr>
<tr>
<td>10.624</td>
<td>2.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][B]</td>
<td>mockingboard/m6522_right/irq_flags_6_s9/I3</td>
</tr>
<tr>
<td>11.151</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s9/F</td>
</tr>
<tr>
<td>12.223</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C71[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s5/I0</td>
</tr>
<tr>
<td>12.749</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C71[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s5/F</td>
</tr>
<tr>
<td>13.507</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C75[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_3_s4/I2</td>
</tr>
<tr>
<td>14.004</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C75[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_3_s4/F</td>
</tr>
<tr>
<td>14.142</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C75[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C75[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CLK</td>
</tr>
<tr>
<td>20.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C75[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.812, 14.882%; route: 9.984, 81.977%; tC2Q: 0.382, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>32.319</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>debug_overlay/debug_b_w_6_s/I2</td>
</tr>
<tr>
<td>32.845</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_6_s/F</td>
</tr>
<tr>
<td>32.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>hdmi/video_data_6_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.884</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>hdmi/video_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.988, 48.267%; route: 6.035, 48.650%; tC2Q: 0.382, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>32.319</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>debug_overlay/debug_b_w_5_s/I2</td>
</tr>
<tr>
<td>32.780</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_5_s/F</td>
</tr>
<tr>
<td>32.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.983</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>hdmi/video_data_5_s0/CLK</td>
</tr>
<tr>
<td>38.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.884</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>hdmi/video_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.923, 47.994%; route: 6.035, 48.906%; tC2Q: 0.382, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/sync_1_s1/Q</td>
</tr>
<tr>
<td>7.633</td>
<td>5.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C75[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_15_s3/I1</td>
</tr>
<tr>
<td>7.896</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R8C75[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_a_count_15_s3/F</td>
</tr>
<tr>
<td>10.624</td>
<td>2.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][B]</td>
<td>mockingboard/m6522_right/irq_flags_6_s9/I3</td>
</tr>
<tr>
<td>11.151</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s9/F</td>
</tr>
<tr>
<td>12.223</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C71[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s5/I0</td>
</tr>
<tr>
<td>12.749</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C71[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s5/F</td>
</tr>
<tr>
<td>13.292</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C72[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s4/I0</td>
</tr>
<tr>
<td>13.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C72[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_0_s4/F</td>
</tr>
<tr>
<td>13.956</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C72[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C72[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CLK</td>
</tr>
<tr>
<td>20.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C72[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.841, 15.353%; route: 9.769, 81.457%; tC2Q: 0.382, 3.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>supersprite/ssp_psg/n2356_s0/I2</td>
</tr>
<tr>
<td>12.990</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C22[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2356_s0/F</td>
</tr>
<tr>
<td>13.950</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>supersprite/ssp_psg/ymreg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>20.156</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>supersprite/ssp_psg/ymreg[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 21.063%; route: 9.085, 75.748%; tC2Q: 0.382, 3.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.936</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C51[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.806</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I1</td>
</tr>
<tr>
<td>3.304</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C52[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.310</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.475</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>4.991</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.344</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.841</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.500</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C52[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.302</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>7.880</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.885</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.497</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.787</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.940</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s16/I3</td>
</tr>
<tr>
<td>10.401</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s16/F</td>
</tr>
<tr>
<td>10.404</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I0</td>
</tr>
<tr>
<td>10.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C48[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>10.870</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C48[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>11.426</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>11.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C48[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>11.476</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>11.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>11.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>12.122</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.639</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R8C49[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>13.641</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n179_s0/I3</td>
</tr>
<tr>
<td>14.157</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C52[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n179_s0/F</td>
</tr>
<tr>
<td>14.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.431</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>20.367</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.649, 54.403%; route: 5.190, 42.467%; tC2Q: 0.382, 3.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.912, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.936</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C51[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.806</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I1</td>
</tr>
<tr>
<td>3.304</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C52[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.794</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.310</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.475</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>4.991</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.344</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.841</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.500</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C52[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.302</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>7.880</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.885</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.497</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.787</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.940</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s16/I3</td>
</tr>
<tr>
<td>10.401</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s16/F</td>
</tr>
<tr>
<td>10.404</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I0</td>
</tr>
<tr>
<td>10.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C48[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>10.870</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C48[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>11.426</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>11.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C48[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>11.476</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>11.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>11.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>12.122</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.639</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R8C49[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>13.641</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s0/I3</td>
</tr>
<tr>
<td>14.157</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s0/F</td>
</tr>
<tr>
<td>14.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.431</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>20.367</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C52[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.649, 54.403%; route: 5.190, 42.467%; tC2Q: 0.382, 3.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.912, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>32.114</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>debug_overlay/debug_r_w_6_s/I2</td>
</tr>
<tr>
<td>32.640</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_6_s/F</td>
</tr>
<tr>
<td>32.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.997</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>hdmi/video_data_22_s0/CLK</td>
</tr>
<tr>
<td>38.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.898</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>hdmi/video_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.988, 49.078%; route: 5.830, 47.787%; tC2Q: 0.382, 3.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>32.114</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>debug_overlay/debug_r_w_5_s/I2</td>
</tr>
<tr>
<td>32.575</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_5_s/F</td>
</tr>
<tr>
<td>32.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.997</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>hdmi/video_data_21_s0/CLK</td>
</tr>
<tr>
<td>38.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.898</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>hdmi/video_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.923, 48.805%; route: 5.830, 48.043%; tC2Q: 0.382, 3.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>31.992</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td>debug_overlay/debug_b_w_3_s/I2</td>
</tr>
<tr>
<td>32.513</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_3_s/F</td>
</tr>
<tr>
<td>32.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td>hdmi/video_data_3_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[3][A]</td>
<td>hdmi/video_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.983, 49.555%; route: 5.707, 47.277%; tC2Q: 0.382, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>31.992</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>debug_overlay/debug_b_w_7_s/I2</td>
</tr>
<tr>
<td>32.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_7_s/F</td>
</tr>
<tr>
<td>32.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>hdmi/video_data_7_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>hdmi/video_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.978, 49.534%; route: 5.707, 47.296%; tC2Q: 0.382, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>31.992</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>debug_overlay/debug_g_w_3_s/I2</td>
</tr>
<tr>
<td>32.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_3_s/F</td>
</tr>
<tr>
<td>32.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>hdmi/video_data_11_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>hdmi/video_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.978, 49.534%; route: 5.707, 47.296%; tC2Q: 0.382, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>31.992</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>debug_overlay/debug_g_w_7_s/I2</td>
</tr>
<tr>
<td>32.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_7_s/F</td>
</tr>
<tr>
<td>32.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>hdmi/video_data_15_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>hdmi/video_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.978, 49.534%; route: 5.707, 47.296%; tC2Q: 0.382, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>31.992</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>debug_overlay/debug_r_w_3_s/I2</td>
</tr>
<tr>
<td>32.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_3_s/F</td>
</tr>
<tr>
<td>32.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>hdmi/video_data_19_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>hdmi/video_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.978, 49.534%; route: 5.707, 47.296%; tC2Q: 0.382, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_counter_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>a2bus_stream/es5503_counter_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.823</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_counter_r_13_s0/Q</td>
</tr>
<tr>
<td>21.783</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>debug_overlay/n957_s13/I0</td>
</tr>
<tr>
<td>22.018</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s13/F</td>
</tr>
<tr>
<td>22.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>debug_overlay/n957_s11/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n957_s11/O</td>
</tr>
<tr>
<td>22.869</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>debug_overlay/n1088_s1262/I0</td>
</tr>
<tr>
<td>23.385</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1262/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>debug_overlay/n1088_s1264/I2</td>
</tr>
<tr>
<td>24.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1264/F</td>
</tr>
<tr>
<td>24.533</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>debug_overlay/n1088_s1253/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1253/F</td>
</tr>
<tr>
<td>25.407</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>debug_overlay/n1088_s1243/I0</td>
</tr>
<tr>
<td>25.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1243/F</td>
</tr>
<tr>
<td>26.090</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][B]</td>
<td>debug_overlay/n1088_s1230/I1</td>
</tr>
<tr>
<td>26.523</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R23C42[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1230/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>debug_overlay/n1088_s1232/I1</td>
</tr>
<tr>
<td>27.713</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1088_s1232/F</td>
</tr>
<tr>
<td>28.063</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s19/I2</td>
</tr>
<tr>
<td>28.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s19/F</td>
</tr>
<tr>
<td>28.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>debug_overlay/n1090_s14/I0</td>
</tr>
<tr>
<td>28.660</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s14/O</td>
</tr>
<tr>
<td>28.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>debug_overlay/n1090_s11/I1</td>
</tr>
<tr>
<td>28.747</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s11/O</td>
</tr>
<tr>
<td>28.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>debug_overlay/n1090_s10/I0</td>
</tr>
<tr>
<td>28.833</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s10/O</td>
</tr>
<tr>
<td>28.990</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>debug_overlay/pixel_on_s13/I0</td>
</tr>
<tr>
<td>29.507</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s13/F</td>
</tr>
<tr>
<td>29.834</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>30.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>30.488</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>31.009</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>31.992</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>debug_overlay/debug_r_w_7_s/I2</td>
</tr>
<tr>
<td>32.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_7_s/F</td>
</tr>
<tr>
<td>32.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>hdmi/video_data_23_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>hdmi/video_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.978, 49.534%; route: 5.707, 47.296%; tC2Q: 0.382, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.669</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>supersprite/ssp_psg/n2341_s4/I2</td>
</tr>
<tr>
<td>13.185</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s4/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[0]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>supersprite/ssp_psg/ymreg[0]_7_s0/CLK</td>
</tr>
<tr>
<td>20.156</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>supersprite/ssp_psg/ymreg[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 21.393%; route: 8.900, 75.368%; tC2Q: 0.382, 3.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>apple_bus/addr_r_15_s0/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_15_s0/Q</td>
</tr>
<tr>
<td>5.024</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C59[3][A]</td>
<td>apple_memory/n51_s9/I1</td>
</tr>
<tr>
<td>5.521</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C59[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s9/F</td>
</tr>
<tr>
<td>7.180</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[1][A]</td>
<td>supersprite/n58_s2/I3</td>
</tr>
<tr>
<td>7.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C45[1][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>supersprite/n58_s1/I2</td>
</tr>
<tr>
<td>7.974</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>9.392</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>9.655</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>10.977</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>supersprite/ssp_psg/n2341_s2/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s2/F</td>
</tr>
<tr>
<td>12.669</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>supersprite/ssp_psg/n2341_s4/I2</td>
</tr>
<tr>
<td>13.185</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2341_s4/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][B]</td>
<td>supersprite/ssp_psg/ymreg[0]_1_s0/CLK</td>
</tr>
<tr>
<td>20.156</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C28[1][B]</td>
<td>supersprite/ssp_psg/ymreg[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 21.393%; route: 8.900, 75.368%; tC2Q: 0.382, 3.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C74[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>0.942</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C74[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>0.942</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_6_s0/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.706</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C75[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C75[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C74[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C74[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_3_s0/Q</td>
</tr>
<tr>
<td>0.953</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C74[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_5_s0/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C74[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C53[1][B]</td>
<td>apple_video/video_address_o_6_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R17C53[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_6_s0/Q</td>
</tr>
<tr>
<td>1.043</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.770</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 58.382%; tC2Q: 0.144, 41.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C55[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n113_s5/I0</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n113_s5/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>apple_speaker/n16_s2/I0</td>
</tr>
<tr>
<td>1.016</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n16_s2/F</td>
</tr>
<tr>
<td>1.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n189_s0/I2</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n189_s0/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C80[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C80[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C80[1][A]</td>
<td>mockingboard/psg_right/n2684_s3/I0</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C80[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2684_s3/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C80[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C80[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C80[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C76[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C76[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C76[0][A]</td>
<td>mockingboard/m6522_right/n734_s4/I1</td>
</tr>
<tr>
<td>1.016</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C76[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n734_s4/F</td>
</tr>
<tr>
<td>1.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C76[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C76[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C76[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_toggle_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C69[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C69[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_2_s1/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C69[1][A]</td>
<td>mockingboard/m6522_left/n895_s3/I2</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C69[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n895_s3/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C69[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C69[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C69[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C70[0][A]</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C70[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ser.shift_clock_s0/Q</td>
</tr>
<tr>
<td>0.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C70[0][A]</td>
<td>mockingboard/m6522_left/n959_s1/I1</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C70[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n959_s1/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C70[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ser.shift_clock_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C70[0][A]</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C70[0][A]</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n2225_s0/I2</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_cpu/n2225_s0/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/pram_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C80[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C80[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C80[0][A]</td>
<td>esp32_spi_connector/proto/n974_s35/I2</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C80[0][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/proto/n974_s35/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C80[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C80[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C80[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C79[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C79[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_15_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C79[0][A]</td>
<td>esp32_spi_connector/proto/n961_s37/I2</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C79[0][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/proto/n961_s37/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C79[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C79[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C79[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/i2s_match_count_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/i2s_match_count_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td>esp32_spi_connector/i2s_match_count_7_s3/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C68[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/i2s_match_count_7_s3/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td>esp32_spi_connector/n50_s3/I1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/n50_s3/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/i2s_match_count_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td>esp32_spi_connector/i2s_match_count_7_s3/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C68[1][A]</td>
<td>esp32_spi_connector/i2s_match_count_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/idle_count_r_17_s1/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/n186_s3/I1</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" background: #97FFFF;">a2bus_stream/cam_serializer_inst/n186_s3/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/idle_count_r_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/idle_count_r_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/n543_s1/I1</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" background: #97FFFF;">a2bus_stream/cam_serializer_inst/n543_s1/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/packet_data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/packet_data_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>a2bus_stream/packet_data_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/packet_data_r_4_s0/Q</td>
</tr>
<tr>
<td>0.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>a2bus_stream/n295_s2/I1</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">a2bus_stream/n295_s2/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/packet_data_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>a2bus_stream/packet_data_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>a2bus_stream/packet_data_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_memory/INTC8ROM_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/INTC8ROM_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C59[0][A]</td>
<td>apple_memory/INTC8ROM_s8/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C59[0][A]</td>
<td style=" font-weight:bold;">apple_memory/INTC8ROM_s8/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C59[0][A]</td>
<td>apple_memory/n245_s6/I1</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C59[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n245_s6/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C59[0][A]</td>
<td style=" font-weight:bold;">apple_memory/INTC8ROM_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C59[0][A]</td>
<td>apple_memory/INTC8ROM_s8/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C59[0][A]</td>
<td>apple_memory/INTC8ROM_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>led_r_s0/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">led_r_s0/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>n44_s0/I1</td>
</tr>
<tr>
<td>1.016</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">n44_s0/F</td>
</tr>
<tr>
<td>1.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">led_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>led_r_s0/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>led_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/rx_shift_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.760</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C76[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/rx_shift_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C76[1][A]</td>
<td>esp32_spi_connector/proto/rx_shift_1_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C76[1][A]</td>
<td>esp32_spi_connector/proto/rx_shift_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.912%; route: 4.070, 84.177%; tC2Q: 0.382, 7.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.781</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_data_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.440</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_3_s0/CLK</td>
</tr>
<tr>
<td>20.092</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.877%; route: 4.091, 84.246%; tC2Q: 0.382, 7.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.812</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.828%; route: 4.122, 84.345%; tC2Q: 0.382, 7.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.812</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td>apple_memory/SWITCHES_II_2_s1/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C60[0][A]</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.828%; route: 4.122, 84.345%; tC2Q: 0.382, 7.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.812</td>
<td>2.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td>apple_memory/SWITCHES_II_3_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C60[1][A]</td>
<td>apple_memory/SWITCHES_II_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.828%; route: 4.122, 84.345%; tC2Q: 0.382, 7.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C76[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C76[0][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_5_s1/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C76[0][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C80[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C80[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C80[0][A]</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C80[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C80[1][A]</td>
<td>esp32_spi_connector/proto/len_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C80[1][A]</td>
<td>esp32_spi_connector/proto/len_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/i2s_match_count_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/i2s_match_count_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C68[1][A]</td>
<td>esp32_spi_connector/i2s_match_count_7_s3/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C68[1][A]</td>
<td>esp32_spi_connector/i2s_match_count_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_3_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_data_r_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_22_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/nibble_count_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][B]</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_1_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[2][B]</td>
<td>a2bus_stream/cam_serializer_inst/nibble_count_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/pending_data_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_16_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/pending_data_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_17_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/pending_data_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C60[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C60[1][A]</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C60[1][A]</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C60[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C60[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C60[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.806</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C60[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C60[2][A]</td>
<td>apple_memory/SWITCHES_II_0_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C60[2][A]</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.837%; route: 4.116, 84.327%; tC2Q: 0.382, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.365</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.600</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.115</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.820%; route: 4.258, 87.336%; tC2Q: 0.382, 7.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.365</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.600</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.115</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.820%; route: 4.258, 87.336%; tC2Q: 0.382, 7.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.365</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.600</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][A]</td>
<td>superserial/COM2/CMD_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.115</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[3][A]</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.820%; route: 4.258, 87.336%; tC2Q: 0.382, 7.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.365</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.600</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.115</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[2][B]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.820%; route: 4.258, 87.336%; tC2Q: 0.382, 7.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.803</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C76[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C76[1][B]</td>
<td>esp32_spi_connector/proto/idle_ctr_4_s1/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C76[1][B]</td>
<td>esp32_spi_connector/proto/idle_ctr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.841%; route: 4.113, 84.318%; tC2Q: 0.382, 7.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.267</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>822</td>
<td>R11C60[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.803</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C76[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C76[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_7_s1/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C76[1][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.382, 7.841%; route: 4.113, 84.318%; tC2Q: 0.382, 7.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[0][B]</td>
<td>audio_cdc_left/sync_ff2_3_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[0][B]</td>
<td>audio_cdc_left/sync_ff2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[1][B]</td>
<td>audio_cdc_left/sync_ff2_4_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[1][B]</td>
<td>audio_cdc_left/sync_ff2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[2][B]</td>
<td>audio_cdc_left/sync_ff2_5_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[2][B]</td>
<td>audio_cdc_left/sync_ff2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.579</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[2][B]</td>
<td>audio_cdc_left/sync_ff2_8_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C56[2][B]</td>
<td>audio_cdc_left/sync_ff2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 82.994%; tC2Q: 0.144, 17.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[0][A]</td>
<td>audio_cdc_left/sync_ff1_3_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[0][A]</td>
<td>audio_cdc_left/sync_ff1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[1][A]</td>
<td>audio_cdc_left/sync_ff1_4_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[1][A]</td>
<td>audio_cdc_left/sync_ff1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td>audio_cdc_left/sync_ff1_5_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[2][A]</td>
<td>audio_cdc_left/sync_ff1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.583</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td>audio_cdc_left/sync_ff1_7_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C56[0][A]</td>
<td>audio_cdc_left/sync_ff1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 83.064%; tC2Q: 0.144, 16.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.757</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C60[0][A]</td>
<td>audio_cdc_left/sync_ff1_14_s0/CLK</td>
</tr>
<tr>
<td>37.792</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.739</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C60[0][A]</td>
<td>audio_cdc_left/sync_ff1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/load_pending_lj_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.564</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[1][A]</td>
<td style=" font-weight:bold;">audio_timing/load_pending_lj_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[1][A]</td>
<td>audio_timing/load_pending_lj_s1/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[1][A]</td>
<td>audio_timing/load_pending_lj_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 82.687%; tC2Q: 0.144, 17.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/load_strobe_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.564</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][B]</td>
<td style=" font-weight:bold;">audio_timing/load_strobe_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][B]</td>
<td>audio_timing/load_strobe_r_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[2][B]</td>
<td>audio_timing/load_strobe_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 82.687%; tC2Q: 0.144, 17.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/b_fall_pulse_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.564</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][A]</td>
<td style=" font-weight:bold;">audio_timing/b_fall_pulse_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][A]</td>
<td>audio_timing/b_fall_pulse_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[0][A]</td>
<td>audio_timing/b_fall_pulse_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 82.687%; tC2Q: 0.144, 17.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/b_edge_pulse_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.564</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td style=" font-weight:bold;">audio_timing/b_edge_pulse_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>audio_timing/b_edge_pulse_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>audio_timing/b_edge_pulse_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 82.687%; tC2Q: 0.144, 17.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/lr_edge_pulse_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.564</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td style=" font-weight:bold;">audio_timing/lr_edge_pulse_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>audio_timing/lr_edge_pulse_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>audio_timing/lr_edge_pulse_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 82.687%; tC2Q: 0.144, 17.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/bclk_prev_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.564</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][B]</td>
<td style=" font-weight:bold;">audio_timing/bclk_prev_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][B]</td>
<td>audio_timing/bclk_prev_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[0][B]</td>
<td>audio_timing/bclk_prev_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 82.687%; tC2Q: 0.144, 17.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.563</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>audio_timing/acc_lr_21_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>audio_timing/acc_lr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 82.661%; tC2Q: 0.144, 17.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.563</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>audio_timing/acc_lr_22_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>audio_timing/acc_lr_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 82.661%; tC2Q: 0.144, 17.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.753</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0/CLK</td>
</tr>
<tr>
<td>37.788</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.735</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C61[0][B]</td>
<td>audio_cdc_right/sync_ff2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.577</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C57[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C57[1][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.785</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.732</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C57[1][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 82.959%; tC2Q: 0.144, 17.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.753</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][A]</td>
<td>audio_cdc_right/sync_ff1_3_s0/CLK</td>
</tr>
<tr>
<td>37.788</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.735</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C61[0][A]</td>
<td>audio_cdc_right/sync_ff1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.753</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[1][A]</td>
<td>audio_cdc_right/sync_ff1_9_s0/CLK</td>
</tr>
<tr>
<td>37.788</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.735</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C63[1][A]</td>
<td>audio_cdc_right/sync_ff1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.753</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td>audio_cdc_right/sync_ff1_10_s0/CLK</td>
</tr>
<tr>
<td>37.788</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.735</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C63[0][B]</td>
<td>audio_cdc_right/sync_ff1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.581</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.753</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][A]</td>
<td>audio_cdc_right/sync_ff1_11_s0/CLK</td>
</tr>
<tr>
<td>37.788</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.735</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C63[0][A]</td>
<td>audio_cdc_right/sync_ff1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 83.029%; tC2Q: 0.144, 16.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.577</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][B]</td>
<td>audio_cdc_right/sync_ff1_12_s0/CLK</td>
</tr>
<tr>
<td>37.785</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.732</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C61[0][B]</td>
<td>audio_cdc_right/sync_ff1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 82.959%; tC2Q: 0.144, 17.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3637</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>230</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.577</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.750</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C61[0][A]</td>
<td>audio_cdc_right/sync_ff1_13_s0/CLK</td>
</tr>
<tr>
<td>37.785</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.732</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C61[0][A]</td>
<td>audio_cdc_right/sync_ff1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 82.959%; tC2Q: 0.144, 17.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3637</td>
<td>a2bus_if.clk_logic</td>
<td>5.468</td>
<td>1.984</td>
</tr>
<tr>
<td>1121</td>
<td>a2bus_if.clk_pixel</td>
<td>9.094</td>
<td>2.117</td>
</tr>
<tr>
<td>822</td>
<td>n29_11</td>
<td>12.130</td>
<td>2.665</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>32.344</td>
<td>2.274</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>31.330</td>
<td>3.016</td>
</tr>
<tr>
<td>230</td>
<td>a2bus_if.device_reset_n</td>
<td>7.074</td>
<td>2.255</td>
</tr>
<tr>
<td>221</td>
<td>a2bus_if.addr[0]</td>
<td>11.330</td>
<td>3.708</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.433</td>
<td>2.366</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>11.832</td>
<td>2.241</td>
</tr>
<tr>
<td>158</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>11.537</td>
<td>3.196</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C67</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C68</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C89</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C90</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C69</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C70</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 25 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_ports {clk}] -master_clock clk -divide_by 10 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}] -master_clock clk_hdmi -divide_by 5 -multiply_by 1 -add [get_pins {clkdiv_inst/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
