\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{RISC-V}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{What is RISC-V}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Instructions set goals}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Main features}{section.2}% 5
\BOOKMARK [3][-]{subsubsection.2.3.1}{Registers}{subsection.2.3}% 6
\BOOKMARK [3][-]{subsubsection.2.3.2}{Instruction encoding}{subsection.2.3}% 7
\BOOKMARK [3][-]{subsubsection.2.3.3}{Instruction format}{subsection.2.3}% 8
\BOOKMARK [2][-]{subsection.2.4}{License}{section.2}% 9
\BOOKMARK [1][-]{section.3}{BSV}{}% 10
\BOOKMARK [2][-]{subsection.3.1}{General overview}{section.3}% 11
\BOOKMARK [3][-]{subsubsection.3.1.1}{Modules and interfaces}{subsection.3.1}% 12
\BOOKMARK [3][-]{subsubsection.3.1.2}{State}{subsection.3.1}% 13
\BOOKMARK [3][-]{subsubsection.3.1.3}{Types and polymorphism}{subsection.3.1}% 14
\BOOKMARK [3][-]{subsubsection.3.1.4}{Rules}{subsection.3.1}% 15
\BOOKMARK [3][-]{subsubsection.3.1.5}{Dynamic semantic}{subsection.3.1}% 16
\BOOKMARK [1][-]{section.4}{Processor designs}{}% 17
\BOOKMARK [2][-]{subsection.4.1}{Starting point}{section.4}% 18
\BOOKMARK [2][-]{subsection.4.2}{Two cycles}{section.4}% 19
\BOOKMARK [2][-]{subsection.4.3}{Four cycles}{section.4}% 20
\BOOKMARK [2][-]{subsection.4.4}{Two-stage pipelined}{section.4}% 21
\BOOKMARK [3][-]{subsubsection.4.4.1}{Next address prediction}{subsection.4.4}% 22
\BOOKMARK [2][-]{subsection.4.5}{Six stage pipelined}{section.4}% 23
\BOOKMARK [3][-]{subsubsection.4.5.1}{BHT}{subsection.4.5}% 24
\BOOKMARK [3][-]{subsubsection.4.5.2}{RAS}{subsection.4.5}% 25
