Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c1b91be625924b919f386422779f9481 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hmac_behav xil_defaultlib.tb_hmac xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/shish/Desktop/work/SeRFI/HMAC/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.sha256
Compiling architecture bhv of entity xil_defaultlib.controller [controller_default]
Compiling architecture bhv of entity xil_defaultlib.SHA_IP [sha_ip_default]
Compiling module xil_defaultlib.hmac_core
Compiling module xil_defaultlib.tb_hmac
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hmac_behav
