$date
	Sat May  4 17:02:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim_counter2 $end
$scope module counter2_mod $end
$var wire 1 ! clk $end
$var wire 1 " out $end
$var wire 1 # rst $end
$var wire 1 $ start $end
$var reg 1 % out_reg $end
$var integer 32 & cnt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 &
x%
0$
x#
x"
1!
$end
#10000
0!
#15000
1$
#20000
1"
1%
b1 &
1!
#25000
0$
#30000
0!
#40000
0"
0%
b10 &
1!
#50000
0!
#60000
b11 &
1!
#70000
0!
#75000
b0 &
1#
#80000
1"
1%
b1 &
1!
#85000
0#
#90000
0!
#100000
0"
0%
b10 &
1!
#110000
0!
#115000
b0 &
1#
#120000
1"
1%
b1 &
1!
#125000
0#
#130000
0!
#140000
0"
0%
b10 &
1!
#150000
0!
#155000
1$
#160000
1"
1%
b1 &
1!
#165000
0$
#170000
0!
#180000
0"
0%
b10 &
1!
#190000
0!
#200000
b11 &
1!
#210000
0!
#220000
b0 &
1!
#230000
0!
#240000
1"
1%
b1 &
1!
#250000
0!
#260000
0"
0%
b10 &
1!
#270000
0!
#280000
b11 &
1!
#290000
0!
#295000
