//NOTE
// Template for spectreVerilog generated by ArtistKit version 5.7.2
// Note:
//      The Top View name has been set to schematic.
//END_NOTE

// In this file, terminate escaped names such as \cmos.sch with a space.
// If you do \cmos.sch; , the semicolon ";" will be consider a part of
// the escape name \cmos.sch;
//
config myLib;
design myLib.myCell:schematic;

const simlevel  SimMosfetStandard, SimMosfetPSP, SimDiodeStandard, SimCpolyStandard, SimCpolyAccurate, SimCmetalStandard, SimCfringeStandard, SimCfringeAccurate, SimResistorStandard, SimResistorAccurate, SimResistorHF, SimResistorHFV, SimBipolarStandard, SimCmimStandard, SimMosfethpaStandard, SimMosfethpaPSP, SimCapaStd, SimCapaAcc, SimMosfethvStandard, SimMosfethvAccurate, SimMosfethvBip, SimMosfetrfStandard, SimMosfetrfPSP, SimVaractorStandard, SimCmomStandard, SimCmomAccurate, SimCmomRF, SimInductorStandard, SimInductorAccurate ;

const sch auCmos_sch, cmos_sch, \cmos.sch , ads_schematic, schematic, auGate_sch, \auGate.sch , gate_sch, \gate.sch ;

const pls   ;

const default  SimMosfetStandard, SimMosfetPSP, SimDiodeStandard, SimCpolyStandard, SimCpolyAccurate, SimCmetalStandard, SimCfringeStandard, SimCfringeAccurate, SimResistorStandard, SimResistorAccurate, SimResistorHF, SimResistorHFV, SimBipolarStandard, SimCmimStandard, SimMosfethpaStandard, SimMosfethpaPSP, SimCapaStd, SimCapaAcc, SimMosfethvStandard, SimMosfethvAccurate, SimMosfethvBip, SimMosfetrfStandard, SimMosfetrfPSP, SimVaractorStandard, SimCmomStandard, SimCmomAccurate, SimCmomRF, SimInductorStandard, SimInductorAccurate , 
              spectre, 
              verilog, behavioral, functional, hdl, system, verilogNetlist, 
              auCmos_sch, cmos_sch, \cmos.sch , ads_schematic, schematic, auGate_sch, \auGate.sch , gate_sch, \gate.sch , 
              extracted, 
                 
              ahdl, veriloga;

const digital verilog, behavioral, functional, hdl, system, verilogNetlist, 
              auCmos_sch, cmos_sch, \cmos.sch , ads_schematic, schematic, auGate_sch, \auGate.sch , gate_sch, \gate.sch ; 

const analog  SimMosfetStandard, SimMosfetPSP, SimDiodeStandard, SimCpolyStandard, SimCpolyAccurate, SimCmetalStandard, SimCfringeStandard, SimCfringeAccurate, SimResistorStandard, SimResistorAccurate, SimResistorHF, SimResistorHFV, SimBipolarStandard, SimCmimStandard, SimMosfethpaStandard, SimMosfethpaPSP, SimCapaStd, SimCapaAcc, SimMosfethvStandard, SimMosfethvAccurate, SimMosfethvBip, SimMosfetrfStandard, SimMosfetrfPSP, SimVaractorStandard, SimCmomStandard, SimCmomAccurate, SimCmomRF, SimInductorStandard, SimInductorAccurate , 
             spectre, 
                
             auCmos_sch, cmos_sch, \cmos.sch , ads_schematic, schematic, auGate_sch, \auGate.sch , gate_sch, \gate.sch , 
             extracted, 
             ahdl, veriloga;

viewList $default;

stopList  SimMosfetStandard, SimMosfetPSP, SimDiodeStandard, SimCpolyStandard, SimCpolyAccurate, SimCmetalStandard, SimCfringeStandard, SimCfringeAccurate, SimResistorStandard, SimResistorAccurate, SimResistorHF, SimResistorHFV, SimBipolarStandard, SimCmimStandard, SimMosfethpaStandard, SimMosfethpaPSP, SimCapaStd, SimCapaAcc, SimMosfethvStandard, SimMosfethvAccurate, SimMosfethvBip, SimMosfetrfStandard, SimMosfetrfPSP, SimVaractorStandard, SimCmomStandard, SimCmomAccurate, SimCmomRF, SimInductorStandard, SimInductorAccurate , 
         spectre,
           
         verilog, verilogNetlist;

endconfig
