
ADC_PSU_current_and_voltage_mini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef1c  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  0800f178  0800f178  00010178  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f658  0800f658  000111d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800f658  0800f658  00010658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f660  0800f660  000111d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f660  0800f660  00010660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f664  0800f664  00010664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800f668  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  200001d4  0800f83c  000111d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000604  0800f83c  00011604  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000111d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac67  00000000  00000000  0001120a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cb2  00000000  00000000  0002be71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  0002eb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011af  00000000  00000000  000301c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b1e  00000000  00000000  0003136f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bcbf  00000000  00000000  00054e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6197  00000000  00000000  00070b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156ce3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078a4  00000000  00000000  00156d28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003e  00000000  00000000  0015e5cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d4 	.word	0x200001d4
 8000274:	00000000 	.word	0x00000000
 8000278:	0800f15c 	.word	0x0800f15c

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001d8 	.word	0x200001d8
 8000294:	0800f15c 	.word	0x0800f15c

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2uiz>:
 8000bd0:	004a      	lsls	r2, r1, #1
 8000bd2:	d211      	bcs.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bd4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd8:	d211      	bcs.n	8000bfe <__aeabi_d2uiz+0x2e>
 8000bda:	d50d      	bpl.n	8000bf8 <__aeabi_d2uiz+0x28>
 8000bdc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000be4:	d40e      	bmi.n	8000c04 <__aeabi_d2uiz+0x34>
 8000be6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bf2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_d2uiz+0x3a>
 8000c04:	f04f 30ff 	mov.w	r0, #4294967295
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2f>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c18:	bf24      	itt	cs
 8000c1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c22:	d90d      	bls.n	8000c40 <__aeabi_d2f+0x30>
 8000c24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c38:	bf08      	it	eq
 8000c3a:	f020 0001 	biceq.w	r0, r0, #1
 8000c3e:	4770      	bx	lr
 8000c40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c44:	d121      	bne.n	8000c8a <__aeabi_d2f+0x7a>
 8000c46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c4a:	bfbc      	itt	lt
 8000c4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	4770      	bxlt	lr
 8000c52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c5a:	f1c2 0218 	rsb	r2, r2, #24
 8000c5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c66:	fa20 f002 	lsr.w	r0, r0, r2
 8000c6a:	bf18      	it	ne
 8000c6c:	f040 0001 	orrne.w	r0, r0, #1
 8000c70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c7c:	ea40 000c 	orr.w	r0, r0, ip
 8000c80:	fa23 f302 	lsr.w	r3, r3, r2
 8000c84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c88:	e7cc      	b.n	8000c24 <__aeabi_d2f+0x14>
 8000c8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c8e:	d107      	bne.n	8000ca0 <__aeabi_d2f+0x90>
 8000c90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c94:	bf1e      	ittt	ne
 8000c96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bxne	lr
 8000ca0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <__aeabi_uldivmod>:
 8000cb0:	b953      	cbnz	r3, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb2:	b94a      	cbnz	r2, 8000cc8 <__aeabi_uldivmod+0x18>
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	2800      	cmpeq	r0, #0
 8000cba:	bf1c      	itt	ne
 8000cbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc4:	f000 b9b4 	b.w	8001030 <__aeabi_idiv0>
 8000cc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ccc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd0:	f000 f83c 	bl	8000d4c <__udivmoddi4>
 8000cd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cdc:	b004      	add	sp, #16
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_d2lz>:
 8000ce0:	b538      	push	{r3, r4, r5, lr}
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	4604      	mov	r4, r0
 8000ce8:	460d      	mov	r5, r1
 8000cea:	f7ff ff0b 	bl	8000b04 <__aeabi_dcmplt>
 8000cee:	b928      	cbnz	r0, 8000cfc <__aeabi_d2lz+0x1c>
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	4629      	mov	r1, r5
 8000cf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf8:	f000 b80a 	b.w	8000d10 <__aeabi_d2ulz>
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d02:	f000 f805 	bl	8000d10 <__aeabi_d2ulz>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	bd38      	pop	{r3, r4, r5, pc}
 8000d0e:	bf00      	nop

08000d10 <__aeabi_d2ulz>:
 8000d10:	b5d0      	push	{r4, r6, r7, lr}
 8000d12:	2200      	movs	r2, #0
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <__aeabi_d2ulz+0x34>)
 8000d16:	4606      	mov	r6, r0
 8000d18:	460f      	mov	r7, r1
 8000d1a:	f7ff fc81 	bl	8000620 <__aeabi_dmul>
 8000d1e:	f7ff ff57 	bl	8000bd0 <__aeabi_d2uiz>
 8000d22:	4604      	mov	r4, r0
 8000d24:	f7ff fc02 	bl	800052c <__aeabi_ui2d>
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <__aeabi_d2ulz+0x38>)
 8000d2c:	f7ff fc78 	bl	8000620 <__aeabi_dmul>
 8000d30:	4602      	mov	r2, r0
 8000d32:	460b      	mov	r3, r1
 8000d34:	4630      	mov	r0, r6
 8000d36:	4639      	mov	r1, r7
 8000d38:	f7ff faba 	bl	80002b0 <__aeabi_dsub>
 8000d3c:	f7ff ff48 	bl	8000bd0 <__aeabi_d2uiz>
 8000d40:	4621      	mov	r1, r4
 8000d42:	bdd0      	pop	{r4, r6, r7, pc}
 8000d44:	3df00000 	.word	0x3df00000
 8000d48:	41f00000 	.word	0x41f00000

08000d4c <__udivmoddi4>:
 8000d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d50:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d52:	460c      	mov	r4, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14d      	bne.n	8000df4 <__udivmoddi4+0xa8>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	460f      	mov	r7, r1
 8000d5c:	4684      	mov	ip, r0
 8000d5e:	4696      	mov	lr, r2
 8000d60:	fab2 f382 	clz	r3, r2
 8000d64:	d960      	bls.n	8000e28 <__udivmoddi4+0xdc>
 8000d66:	b14b      	cbz	r3, 8000d7c <__udivmoddi4+0x30>
 8000d68:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d6c:	f1c3 0220 	rsb	r2, r3, #32
 8000d70:	409f      	lsls	r7, r3
 8000d72:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d76:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7a:	4317      	orrs	r7, r2
 8000d7c:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d80:	fa1f f48e 	uxth.w	r4, lr
 8000d84:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d88:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d8c:	fb06 7711 	mls	r7, r6, r1, r7
 8000d90:	fb01 f004 	mul.w	r0, r1, r4
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	4290      	cmp	r0, r2
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x62>
 8000d9c:	eb1e 0202 	adds.w	r2, lr, r2
 8000da0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x60>
 8000da6:	4290      	cmp	r0, r2
 8000da8:	f200 812d 	bhi.w	8001006 <__udivmoddi4+0x2ba>
 8000dac:	4639      	mov	r1, r7
 8000dae:	1a12      	subs	r2, r2, r0
 8000db0:	fa1f fc8c 	uxth.w	ip, ip
 8000db4:	fbb2 f0f6 	udiv	r0, r2, r6
 8000db8:	fb06 2210 	mls	r2, r6, r0, r2
 8000dbc:	fb00 f404 	mul.w	r4, r0, r4
 8000dc0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dc4:	4564      	cmp	r4, ip
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x8e>
 8000dc8:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000dcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd0:	d202      	bcs.n	8000dd8 <__udivmoddi4+0x8c>
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	f200 811a 	bhi.w	800100c <__udivmoddi4+0x2c0>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dde:	ebac 0c04 	sub.w	ip, ip, r4
 8000de2:	2100      	movs	r1, #0
 8000de4:	b125      	cbz	r5, 8000df0 <__udivmoddi4+0xa4>
 8000de6:	fa2c f303 	lsr.w	r3, ip, r3
 8000dea:	2200      	movs	r2, #0
 8000dec:	e9c5 3200 	strd	r3, r2, [r5]
 8000df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d905      	bls.n	8000e04 <__udivmoddi4+0xb8>
 8000df8:	b10d      	cbz	r5, 8000dfe <__udivmoddi4+0xb2>
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4608      	mov	r0, r1
 8000e02:	e7f5      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000e04:	fab3 f183 	clz	r1, r3
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	d14d      	bne.n	8000ea8 <__udivmoddi4+0x15c>
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	f0c0 80f2 	bcc.w	8000ff6 <__udivmoddi4+0x2aa>
 8000e12:	4290      	cmp	r0, r2
 8000e14:	f080 80ef 	bcs.w	8000ff6 <__udivmoddi4+0x2aa>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0e6      	beq.n	8000df0 <__udivmoddi4+0xa4>
 8000e22:	e9c5 6300 	strd	r6, r3, [r5]
 8000e26:	e7e3      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f040 80a2 	bne.w	8000f72 <__udivmoddi4+0x226>
 8000e2e:	1a8a      	subs	r2, r1, r2
 8000e30:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e34:	fa1f f68e 	uxth.w	r6, lr
 8000e38:	2101      	movs	r1, #1
 8000e3a:	fbb2 f4f7 	udiv	r4, r2, r7
 8000e3e:	fb07 2014 	mls	r0, r7, r4, r2
 8000e42:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e46:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4a:	fb06 f004 	mul.w	r0, r6, r4
 8000e4e:	4290      	cmp	r0, r2
 8000e50:	d90f      	bls.n	8000e72 <__udivmoddi4+0x126>
 8000e52:	eb1e 0202 	adds.w	r2, lr, r2
 8000e56:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e5a:	bf2c      	ite	cs
 8000e5c:	f04f 0901 	movcs.w	r9, #1
 8000e60:	f04f 0900 	movcc.w	r9, #0
 8000e64:	4290      	cmp	r0, r2
 8000e66:	d903      	bls.n	8000e70 <__udivmoddi4+0x124>
 8000e68:	f1b9 0f00 	cmp.w	r9, #0
 8000e6c:	f000 80c8 	beq.w	8001000 <__udivmoddi4+0x2b4>
 8000e70:	4644      	mov	r4, r8
 8000e72:	1a12      	subs	r2, r2, r0
 8000e74:	fa1f fc8c 	uxth.w	ip, ip
 8000e78:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e7c:	fb07 2210 	mls	r2, r7, r0, r2
 8000e80:	fb00 f606 	mul.w	r6, r0, r6
 8000e84:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e88:	4566      	cmp	r6, ip
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x152>
 8000e8c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e90:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e94:	d202      	bcs.n	8000e9c <__udivmoddi4+0x150>
 8000e96:	4566      	cmp	r6, ip
 8000e98:	f200 80bb 	bhi.w	8001012 <__udivmoddi4+0x2c6>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	ebac 0c06 	sub.w	ip, ip, r6
 8000ea2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ea6:	e79d      	b.n	8000de4 <__udivmoddi4+0x98>
 8000ea8:	f1c1 0620 	rsb	r6, r1, #32
 8000eac:	408b      	lsls	r3, r1
 8000eae:	fa04 fe01 	lsl.w	lr, r4, r1
 8000eb2:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb6:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eba:	40f4      	lsrs	r4, r6
 8000ebc:	408a      	lsls	r2, r1
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	ea4e 030c 	orr.w	r3, lr, ip
 8000ec4:	fa00 fe01 	lsl.w	lr, r0, r1
 8000ec8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ecc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed0:	fa1f fc87 	uxth.w	ip, r7
 8000ed4:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ed8:	fb08 4410 	mls	r4, r8, r0, r4
 8000edc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee0:	fb00 f90c 	mul.w	r9, r0, ip
 8000ee4:	45a1      	cmp	r9, r4
 8000ee6:	d90e      	bls.n	8000f06 <__udivmoddi4+0x1ba>
 8000ee8:	193c      	adds	r4, r7, r4
 8000eea:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eee:	bf2c      	ite	cs
 8000ef0:	f04f 0b01 	movcs.w	fp, #1
 8000ef4:	f04f 0b00 	movcc.w	fp, #0
 8000ef8:	45a1      	cmp	r9, r4
 8000efa:	d903      	bls.n	8000f04 <__udivmoddi4+0x1b8>
 8000efc:	f1bb 0f00 	cmp.w	fp, #0
 8000f00:	f000 8093 	beq.w	800102a <__udivmoddi4+0x2de>
 8000f04:	4650      	mov	r0, sl
 8000f06:	eba4 0409 	sub.w	r4, r4, r9
 8000f0a:	fa1f f983 	uxth.w	r9, r3
 8000f0e:	fbb4 f3f8 	udiv	r3, r4, r8
 8000f12:	fb08 4413 	mls	r4, r8, r3, r4
 8000f16:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d906      	bls.n	8000f30 <__udivmoddi4+0x1e4>
 8000f22:	193c      	adds	r4, r7, r4
 8000f24:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x1e2>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d87a      	bhi.n	8001024 <__udivmoddi4+0x2d8>
 8000f2e:	4643      	mov	r3, r8
 8000f30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f34:	eba4 040c 	sub.w	r4, r4, ip
 8000f38:	fba0 9802 	umull	r9, r8, r0, r2
 8000f3c:	4544      	cmp	r4, r8
 8000f3e:	46cc      	mov	ip, r9
 8000f40:	4643      	mov	r3, r8
 8000f42:	d302      	bcc.n	8000f4a <__udivmoddi4+0x1fe>
 8000f44:	d106      	bne.n	8000f54 <__udivmoddi4+0x208>
 8000f46:	45ce      	cmp	lr, r9
 8000f48:	d204      	bcs.n	8000f54 <__udivmoddi4+0x208>
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	ebb9 0c02 	subs.w	ip, r9, r2
 8000f50:	eb68 0307 	sbc.w	r3, r8, r7
 8000f54:	b15d      	cbz	r5, 8000f6e <__udivmoddi4+0x222>
 8000f56:	ebbe 020c 	subs.w	r2, lr, ip
 8000f5a:	eb64 0403 	sbc.w	r4, r4, r3
 8000f5e:	fa04 f606 	lsl.w	r6, r4, r6
 8000f62:	fa22 f301 	lsr.w	r3, r2, r1
 8000f66:	40cc      	lsrs	r4, r1
 8000f68:	431e      	orrs	r6, r3
 8000f6a:	e9c5 6400 	strd	r6, r4, [r5]
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e73e      	b.n	8000df0 <__udivmoddi4+0xa4>
 8000f72:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f76:	f1c3 0120 	rsb	r1, r3, #32
 8000f7a:	fa04 f203 	lsl.w	r2, r4, r3
 8000f7e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f82:	40cc      	lsrs	r4, r1
 8000f84:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f88:	fa20 f101 	lsr.w	r1, r0, r1
 8000f8c:	fa1f f68e 	uxth.w	r6, lr
 8000f90:	fbb4 f0f7 	udiv	r0, r4, r7
 8000f94:	430a      	orrs	r2, r1
 8000f96:	fb07 4410 	mls	r4, r7, r0, r4
 8000f9a:	0c11      	lsrs	r1, r2, #16
 8000f9c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000fa0:	fb00 f406 	mul.w	r4, r0, r6
 8000fa4:	428c      	cmp	r4, r1
 8000fa6:	d90e      	bls.n	8000fc6 <__udivmoddi4+0x27a>
 8000fa8:	eb1e 0101 	adds.w	r1, lr, r1
 8000fac:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb0:	bf2c      	ite	cs
 8000fb2:	f04f 0901 	movcs.w	r9, #1
 8000fb6:	f04f 0900 	movcc.w	r9, #0
 8000fba:	428c      	cmp	r4, r1
 8000fbc:	d902      	bls.n	8000fc4 <__udivmoddi4+0x278>
 8000fbe:	f1b9 0f00 	cmp.w	r9, #0
 8000fc2:	d02c      	beq.n	800101e <__udivmoddi4+0x2d2>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	1b09      	subs	r1, r1, r4
 8000fc8:	b292      	uxth	r2, r2
 8000fca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000fce:	fb07 1114 	mls	r1, r7, r4, r1
 8000fd2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd6:	fb04 f106 	mul.w	r1, r4, r6
 8000fda:	4291      	cmp	r1, r2
 8000fdc:	d907      	bls.n	8000fee <__udivmoddi4+0x2a2>
 8000fde:	eb1e 0202 	adds.w	r2, lr, r2
 8000fe2:	f104 38ff 	add.w	r8, r4, #4294967295
 8000fe6:	d201      	bcs.n	8000fec <__udivmoddi4+0x2a0>
 8000fe8:	4291      	cmp	r1, r2
 8000fea:	d815      	bhi.n	8001018 <__udivmoddi4+0x2cc>
 8000fec:	4644      	mov	r4, r8
 8000fee:	1a52      	subs	r2, r2, r1
 8000ff0:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000ff4:	e721      	b.n	8000e3a <__udivmoddi4+0xee>
 8000ff6:	1a86      	subs	r6, r0, r2
 8000ff8:	eb64 0303 	sbc.w	r3, r4, r3
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	e70e      	b.n	8000e1e <__udivmoddi4+0xd2>
 8001000:	3c02      	subs	r4, #2
 8001002:	4472      	add	r2, lr
 8001004:	e735      	b.n	8000e72 <__udivmoddi4+0x126>
 8001006:	3902      	subs	r1, #2
 8001008:	4472      	add	r2, lr
 800100a:	e6d0      	b.n	8000dae <__udivmoddi4+0x62>
 800100c:	44f4      	add	ip, lr
 800100e:	3802      	subs	r0, #2
 8001010:	e6e3      	b.n	8000dda <__udivmoddi4+0x8e>
 8001012:	44f4      	add	ip, lr
 8001014:	3802      	subs	r0, #2
 8001016:	e742      	b.n	8000e9e <__udivmoddi4+0x152>
 8001018:	3c02      	subs	r4, #2
 800101a:	4472      	add	r2, lr
 800101c:	e7e7      	b.n	8000fee <__udivmoddi4+0x2a2>
 800101e:	3802      	subs	r0, #2
 8001020:	4471      	add	r1, lr
 8001022:	e7d0      	b.n	8000fc6 <__udivmoddi4+0x27a>
 8001024:	3b02      	subs	r3, #2
 8001026:	443c      	add	r4, r7
 8001028:	e782      	b.n	8000f30 <__udivmoddi4+0x1e4>
 800102a:	3802      	subs	r0, #2
 800102c:	443c      	add	r4, r7
 800102e:	e76a      	b.n	8000f06 <__udivmoddi4+0x1ba>

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__io_putchar>:
float temperature,voltage1,current1,voltage2,current2,konsumsiEnergi;
float read_data_float, write_value_float,arusFiltered;
int before = 0;
uint32_t adcBuffer[4];

void __io_putchar(char ch) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 10);
 800103e:	1df9      	adds	r1, r7, #7
 8001040:	230a      	movs	r3, #10
 8001042:	2201      	movs	r2, #1
 8001044:	4803      	ldr	r0, [pc, #12]	@ (8001054 <__io_putchar+0x20>)
 8001046:	f008 ffb1 	bl	8009fac <HAL_UART_Transmit>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200003e8 	.word	0x200003e8

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105e:	f001 fa4f 	bl	8002500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001062:	f000 f849 	bl	80010f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001066:	f000 facb 	bl	8001600 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 800106a:	f000 f957 	bl	800131c <MX_GPDMA1_Init>
  MX_ADC1_Init();
 800106e:	f000 f8b9 	bl	80011e4 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001072:	f000 f973 	bl	800135c <MX_SPI1_Init>
  MX_TIM1_Init();
 8001076:	f000 f9c7 	bl	8001408 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800107a:	f000 fa75 	bl	8001568 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 800107e:	2201      	movs	r2, #1
 8001080:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001084:	4818      	ldr	r0, [pc, #96]	@ (80010e8 <main+0x90>)
 8001086:	f004 f94d 	bl	8005324 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
  Beep_Beep();
 800108a:	f000 fd99 	bl	8001bc0 <Beep_Beep>

  uint32_t address = 0x000000;
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]

  for (int i = 0; i < 3; i++) {
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	e011      	b.n	80010bc <main+0x64>
	  ReadData(address, sizeof(float));
 8001098:	2104      	movs	r1, #4
 800109a:	6838      	ldr	r0, [r7, #0]
 800109c:	f000 fd2c 	bl	8001af8 <ReadData>
	  if (!isnan(read_data_float)) {
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <main+0x94>)
 80010a2:	edd3 7a00 	vldr	s15, [r3]
 80010a6:	eef4 7a67 	vcmp.f32	s15, s15
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	d709      	bvc.n	80010c4 <main+0x6c>
		  break;
	  }
	  HAL_Delay(50);
 80010b0:	2032      	movs	r0, #50	@ 0x32
 80010b2:	f001 fae3 	bl	800267c <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3301      	adds	r3, #1
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	ddea      	ble.n	8001098 <main+0x40>
 80010c2:	e000      	b.n	80010c6 <main+0x6e>
		  break;
 80010c4:	bf00      	nop
  }

  // Start convert ADC using DMA
  if (HAL_ADC_Start_DMA(&hadc1, adcBuffer, 4) != HAL_OK) {
 80010c6:	2204      	movs	r2, #4
 80010c8:	4909      	ldr	r1, [pc, #36]	@ (80010f0 <main+0x98>)
 80010ca:	480a      	ldr	r0, [pc, #40]	@ (80010f4 <main+0x9c>)
 80010cc:	f001 fe7e 	bl	8002dcc <HAL_ADC_Start_DMA>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <main+0x82>
	  Error_Handler();
 80010d6:	f000 fdad 	bl	8001c34 <Error_Handler>
	  //Read Data from Memory W25Q128JV
	  //ReadData(address, sizeof(float));


	  //Read ADC
	  ReadADC_voltage_current();
 80010da:	f000 fb1d 	bl	8001718 <ReadADC_voltage_current>
	  HAL_Delay(100);
 80010de:	2064      	movs	r0, #100	@ 0x64
 80010e0:	f001 facc 	bl	800267c <HAL_Delay>
	  ReadADC_voltage_current();
 80010e4:	bf00      	nop
 80010e6:	e7f8      	b.n	80010da <main+0x82>
 80010e8:	42020400 	.word	0x42020400
 80010ec:	20000498 	.word	0x20000498
 80010f0:	200004a0 	.word	0x200004a0
 80010f4:	200001f0 	.word	0x200001f0

080010f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b09c      	sub	sp, #112	@ 0x70
 80010fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	2250      	movs	r2, #80	@ 0x50
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f00a fc31 	bl	800b96e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	f107 0308 	add.w	r3, r7, #8
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
 800111c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800111e:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <SystemClock_Config+0xe4>)
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	4a2e      	ldr	r2, [pc, #184]	@ (80011dc <SystemClock_Config+0xe4>)
 8001124:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001128:	6113      	str	r3, [r2, #16]
 800112a:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <SystemClock_Config+0xe4>)
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001136:	bf00      	nop
 8001138:	4b28      	ldr	r3, [pc, #160]	@ (80011dc <SystemClock_Config+0xe4>)
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	f003 0308 	and.w	r3, r3, #8
 8001140:	2b08      	cmp	r3, #8
 8001142:	d1f9      	bne.n	8001138 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_CSI;
 8001144:	2312      	movs	r3, #18
 8001146:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001148:	2301      	movs	r3, #1
 800114a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 800114c:	2308      	movs	r3, #8
 800114e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001150:	2340      	movs	r3, #64	@ 0x40
 8001152:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8001154:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001158:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 800115a:	2320      	movs	r3, #32
 800115c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115e:	2302      	movs	r3, #2
 8001160:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8001162:	2302      	movs	r3, #2
 8001164:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001166:	2302      	movs	r3, #2
 8001168:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 800116a:	2340      	movs	r3, #64	@ 0x40
 800116c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800116e:	2302      	movs	r3, #2
 8001170:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001172:	2302      	movs	r3, #2
 8001174:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001176:	2302      	movs	r3, #2
 8001178:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 800117a:	2304      	movs	r3, #4
 800117c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800117e:	2300      	movs	r3, #0
 8001180:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001186:	f107 0320 	add.w	r3, r7, #32
 800118a:	4618      	mov	r0, r3
 800118c:	f004 f8e2 	bl	8005354 <HAL_RCC_OscConfig>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001196:	f000 fd4d 	bl	8001c34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119a:	231f      	movs	r3, #31
 800119c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80011a2:	2308      	movs	r3, #8
 80011a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	2101      	movs	r1, #1
 80011b8:	4618      	mov	r0, r3
 80011ba:	f004 fd03 	bl	8005bc4 <HAL_RCC_ClockConfig>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80011c4:	f000 fd36 	bl	8001c34 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80011c8:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <SystemClock_Config+0xe8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <SystemClock_Config+0xe8>)
 80011ce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	bf00      	nop
 80011d6:	3770      	adds	r7, #112	@ 0x70
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	44020800 	.word	0x44020800
 80011e0:	40022000 	.word	0x40022000

080011e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ea:	463b      	mov	r3, r7
 80011ec:	2220      	movs	r2, #32
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f00a fbbc 	bl	800b96e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011f6:	4b43      	ldr	r3, [pc, #268]	@ (8001304 <MX_ADC1_Init+0x120>)
 80011f8:	4a43      	ldr	r2, [pc, #268]	@ (8001308 <MX_ADC1_Init+0x124>)
 80011fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011fc:	4b41      	ldr	r3, [pc, #260]	@ (8001304 <MX_ADC1_Init+0x120>)
 80011fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001202:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001204:	4b3f      	ldr	r3, [pc, #252]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120a:	4b3e      	ldr	r3, [pc, #248]	@ (8001304 <MX_ADC1_Init+0x120>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001210:	4b3c      	ldr	r3, [pc, #240]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001212:	2201      	movs	r2, #1
 8001214:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001216:	4b3b      	ldr	r3, [pc, #236]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001218:	2208      	movs	r2, #8
 800121a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800121c:	4b39      	ldr	r3, [pc, #228]	@ (8001304 <MX_ADC1_Init+0x120>)
 800121e:	2200      	movs	r2, #0
 8001220:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001222:	4b38      	ldr	r3, [pc, #224]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001224:	2201      	movs	r2, #1
 8001226:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001228:	4b36      	ldr	r3, [pc, #216]	@ (8001304 <MX_ADC1_Init+0x120>)
 800122a:	2204      	movs	r2, #4
 800122c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800122e:	4b35      	ldr	r3, [pc, #212]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001230:	2200      	movs	r2, #0
 8001232:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001236:	4b33      	ldr	r3, [pc, #204]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001238:	2200      	movs	r2, #0
 800123a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800123c:	4b31      	ldr	r3, [pc, #196]	@ (8001304 <MX_ADC1_Init+0x120>)
 800123e:	2200      	movs	r2, #0
 8001240:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001242:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001244:	2201      	movs	r2, #1
 8001246:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800124a:	4b2e      	ldr	r3, [pc, #184]	@ (8001304 <MX_ADC1_Init+0x120>)
 800124c:	2200      	movs	r2, #0
 800124e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001250:	4b2c      	ldr	r3, [pc, #176]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001252:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001256:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001258:	4b2a      	ldr	r3, [pc, #168]	@ (8001304 <MX_ADC1_Init+0x120>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001260:	4828      	ldr	r0, [pc, #160]	@ (8001304 <MX_ADC1_Init+0x120>)
 8001262:	f001 fc65 	bl	8002b30 <HAL_ADC_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800126c:	f000 fce2 	bl	8001c34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001270:	4b26      	ldr	r3, [pc, #152]	@ (800130c <MX_ADC1_Init+0x128>)
 8001272:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001274:	2306      	movs	r3, #6
 8001276:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001278:	2305      	movs	r3, #5
 800127a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800127c:	237f      	movs	r3, #127	@ 0x7f
 800127e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001280:	2304      	movs	r3, #4
 8001282:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001288:	463b      	mov	r3, r7
 800128a:	4619      	mov	r1, r3
 800128c:	481d      	ldr	r0, [pc, #116]	@ (8001304 <MX_ADC1_Init+0x120>)
 800128e:	f001 fea9 	bl	8002fe4 <HAL_ADC_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8001298:	f000 fccc 	bl	8001c34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <MX_ADC1_Init+0x12c>)
 800129e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80012a0:	230c      	movs	r3, #12
 80012a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80012a4:	2304      	movs	r3, #4
 80012a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a8:	463b      	mov	r3, r7
 80012aa:	4619      	mov	r1, r3
 80012ac:	4815      	ldr	r0, [pc, #84]	@ (8001304 <MX_ADC1_Init+0x120>)
 80012ae:	f001 fe99 	bl	8002fe4 <HAL_ADC_ConfigChannel>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80012b8:	f000 fcbc 	bl	8001c34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012bc:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <MX_ADC1_Init+0x130>)
 80012be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80012c0:	2312      	movs	r3, #18
 80012c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80012c4:	2305      	movs	r3, #5
 80012c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c8:	463b      	mov	r3, r7
 80012ca:	4619      	mov	r1, r3
 80012cc:	480d      	ldr	r0, [pc, #52]	@ (8001304 <MX_ADC1_Init+0x120>)
 80012ce:	f001 fe89 	bl	8002fe4 <HAL_ADC_ConfigChannel>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80012d8:	f000 fcac 	bl	8001c34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_ADC1_Init+0x134>)
 80012de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80012e0:	2318      	movs	r3, #24
 80012e2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80012e4:	2304      	movs	r3, #4
 80012e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e8:	463b      	mov	r3, r7
 80012ea:	4619      	mov	r1, r3
 80012ec:	4805      	ldr	r0, [pc, #20]	@ (8001304 <MX_ADC1_Init+0x120>)
 80012ee:	f001 fe79 	bl	8002fe4 <HAL_ADC_ConfigChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 80012f8:	f000 fc9c 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	200001f0 	.word	0x200001f0
 8001308:	42028000 	.word	0x42028000
 800130c:	14f00020 	.word	0x14f00020
 8001310:	10c00010 	.word	0x10c00010
 8001314:	04300002 	.word	0x04300002
 8001318:	2a000400 	.word	0x2a000400

0800131c <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001322:	4b0d      	ldr	r3, [pc, #52]	@ (8001358 <MX_GPDMA1_Init+0x3c>)
 8001324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001328:	4a0b      	ldr	r2, [pc, #44]	@ (8001358 <MX_GPDMA1_Init+0x3c>)
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <MX_GPDMA1_Init+0x3c>)
 8001334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	201b      	movs	r0, #27
 8001346:	f002 fc1b 	bl	8003b80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800134a:	201b      	movs	r0, #27
 800134c:	f002 fc32 	bl	8003bb4 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	44020c00 	.word	0x44020c00

0800135c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001360:	4b27      	ldr	r3, [pc, #156]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001362:	4a28      	ldr	r2, [pc, #160]	@ (8001404 <MX_SPI1_Init+0xa8>)
 8001364:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001366:	4b26      	ldr	r3, [pc, #152]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001368:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800136c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800136e:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001374:	4b22      	ldr	r3, [pc, #136]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001376:	2203      	movs	r2, #3
 8001378:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800137a:	4b21      	ldr	r3, [pc, #132]	@ (8001400 <MX_SPI1_Init+0xa4>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001380:	4b1f      	ldr	r3, [pc, #124]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001382:	2200      	movs	r2, #0
 8001384:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001386:	4b1e      	ldr	r3, [pc, #120]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001388:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800138c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800138e:	4b1c      	ldr	r3, [pc, #112]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001390:	2200      	movs	r2, #0
 8001392:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <MX_SPI1_Init+0xa4>)
 8001396:	2200      	movs	r2, #0
 8001398:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <MX_SPI1_Init+0xa4>)
 800139c:	2200      	movs	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013a0:	4b17      	ldr	r3, [pc, #92]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80013a6:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013a8:	2207      	movs	r2, #7
 80013aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013ac:	4b14      	ldr	r3, [pc, #80]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80013b4:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013bc:	2200      	movs	r2, #0
 80013be:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80013d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80013d8:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013da:	2200      	movs	r2, #0
 80013dc:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80013de:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013ea:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_SPI1_Init+0xa4>)
 80013ec:	f006 fffa 	bl	80083e4 <HAL_SPI_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 80013f6:	f000 fc1d 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	2000030c 	.word	0x2000030c
 8001404:	40013000 	.word	0x40013000

08001408 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b09c      	sub	sp, #112	@ 0x70
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001428:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
 8001438:	615a      	str	r2, [r3, #20]
 800143a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2234      	movs	r2, #52	@ 0x34
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f00a fa93 	bl	800b96e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001448:	4b45      	ldr	r3, [pc, #276]	@ (8001560 <MX_TIM1_Init+0x158>)
 800144a:	4a46      	ldr	r2, [pc, #280]	@ (8001564 <MX_TIM1_Init+0x15c>)
 800144c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800144e:	4b44      	ldr	r3, [pc, #272]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001450:	2200      	movs	r2, #0
 8001452:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001454:	4b42      	ldr	r3, [pc, #264]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 800145a:	4b41      	ldr	r3, [pc, #260]	@ (8001560 <MX_TIM1_Init+0x158>)
 800145c:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001460:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001462:	4b3f      	ldr	r3, [pc, #252]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001468:	4b3d      	ldr	r3, [pc, #244]	@ (8001560 <MX_TIM1_Init+0x158>)
 800146a:	2200      	movs	r2, #0
 800146c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800146e:	4b3c      	ldr	r3, [pc, #240]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001474:	483a      	ldr	r0, [pc, #232]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001476:	f007 fd30 	bl	8008eda <HAL_TIM_Base_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001480:	f000 fbd8 	bl	8001c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001484:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001488:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800148a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800148e:	4619      	mov	r1, r3
 8001490:	4833      	ldr	r0, [pc, #204]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001492:	f007 ffbd 	bl	8009410 <HAL_TIM_ConfigClockSource>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800149c:	f000 fbca 	bl	8001c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014a0:	482f      	ldr	r0, [pc, #188]	@ (8001560 <MX_TIM1_Init+0x158>)
 80014a2:	f007 fd71 	bl	8008f88 <HAL_TIM_PWM_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80014ac:	f000 fbc2 	bl	8001c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014b4:	2300      	movs	r3, #0
 80014b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b8:	2300      	movs	r3, #0
 80014ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014c0:	4619      	mov	r1, r3
 80014c2:	4827      	ldr	r0, [pc, #156]	@ (8001560 <MX_TIM1_Init+0x158>)
 80014c4:	f008 fc34 	bl	8009d30 <HAL_TIMEx_MasterConfigSynchronization>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80014ce:	f000 fbb1 	bl	8001c34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014d2:	2360      	movs	r3, #96	@ 0x60
 80014d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014da:	2300      	movs	r3, #0
 80014dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014de:	2300      	movs	r3, #0
 80014e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014ea:	2300      	movs	r3, #0
 80014ec:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014ee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014f2:	2200      	movs	r2, #0
 80014f4:	4619      	mov	r1, r3
 80014f6:	481a      	ldr	r0, [pc, #104]	@ (8001560 <MX_TIM1_Init+0x158>)
 80014f8:	f007 fe76 	bl	80091e8 <HAL_TIM_PWM_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001502:	f000 fb97 	bl	8001c34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800151a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800151e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001524:	2300      	movs	r3, #0
 8001526:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800152c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001530:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001536:	2300      	movs	r3, #0
 8001538:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800153a:	2300      	movs	r3, #0
 800153c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800153e:	1d3b      	adds	r3, r7, #4
 8001540:	4619      	mov	r1, r3
 8001542:	4807      	ldr	r0, [pc, #28]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001544:	f008 fc5c 	bl	8009e00 <HAL_TIMEx_ConfigBreakDeadTime>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 800154e:	f000 fb71 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001552:	4803      	ldr	r0, [pc, #12]	@ (8001560 <MX_TIM1_Init+0x158>)
 8001554:	f000 fd94 	bl	8002080 <HAL_TIM_MspPostInit>

}
 8001558:	bf00      	nop
 800155a:	3770      	adds	r7, #112	@ 0x70
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	2000039c 	.word	0x2000039c
 8001564:	40012c00 	.word	0x40012c00

08001568 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800156c:	4b22      	ldr	r3, [pc, #136]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 800156e:	4a23      	ldr	r2, [pc, #140]	@ (80015fc <MX_USART1_UART_Init+0x94>)
 8001570:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001572:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 8001574:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001578:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800157a:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001580:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001586:	4b1c      	ldr	r3, [pc, #112]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800158c:	4b1a      	ldr	r3, [pc, #104]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 800158e:	220c      	movs	r2, #12
 8001590:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001592:	4b19      	ldr	r3, [pc, #100]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001598:	4b17      	ldr	r3, [pc, #92]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800159e:	4b16      	ldr	r3, [pc, #88]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015aa:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015b0:	4811      	ldr	r0, [pc, #68]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015b2:	f008 fcab 	bl	8009f0c <HAL_UART_Init>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80015bc:	f000 fb3a 	bl	8001c34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015c0:	2100      	movs	r1, #0
 80015c2:	480d      	ldr	r0, [pc, #52]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015c4:	f009 f966 	bl	800a894 <HAL_UARTEx_SetTxFifoThreshold>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80015ce:	f000 fb31 	bl	8001c34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015d2:	2100      	movs	r1, #0
 80015d4:	4808      	ldr	r0, [pc, #32]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015d6:	f009 f99b 	bl	800a910 <HAL_UARTEx_SetRxFifoThreshold>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80015e0:	f000 fb28 	bl	8001c34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80015e4:	4804      	ldr	r0, [pc, #16]	@ (80015f8 <MX_USART1_UART_Init+0x90>)
 80015e6:	f009 f91c 	bl	800a822 <HAL_UARTEx_DisableFifoMode>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80015f0:	f000 fb20 	bl	8001c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	200003e8 	.word	0x200003e8
 80015fc:	40013800 	.word	0x40013800

08001600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4b36      	ldr	r3, [pc, #216]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 8001618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800161c:	4a34      	ldr	r2, [pc, #208]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 800161e:	f043 0304 	orr.w	r3, r3, #4
 8001622:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001626:	4b32      	ldr	r3, [pc, #200]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 8001628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001634:	4b2e      	ldr	r3, [pc, #184]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 8001636:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800163a:	4a2d      	ldr	r2, [pc, #180]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001644:	4b2a      	ldr	r3, [pc, #168]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 8001646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001652:	4b27      	ldr	r3, [pc, #156]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 8001654:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001658:	4a25      	ldr	r2, [pc, #148]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 800165a:	f043 0302 	orr.w	r3, r3, #2
 800165e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001662:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <MX_GPIO_Init+0xf0>)
 8001664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001670:	2200      	movs	r2, #0
 8001672:	2110      	movs	r1, #16
 8001674:	481f      	ldr	r0, [pc, #124]	@ (80016f4 <MX_GPIO_Init+0xf4>)
 8001676:	f003 fe55 	bl	8005324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BATT1_Pin|BATT2_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001680:	481d      	ldr	r0, [pc, #116]	@ (80016f8 <MX_GPIO_Init+0xf8>)
 8001682:	f003 fe4f 	bl	8005324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	2180      	movs	r1, #128	@ 0x80
 800168a:	481c      	ldr	r0, [pc, #112]	@ (80016fc <MX_GPIO_Init+0xfc>)
 800168c:	f003 fe4a 	bl	8005324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001690:	2310      	movs	r3, #16
 8001692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	4619      	mov	r1, r3
 80016a6:	4813      	ldr	r0, [pc, #76]	@ (80016f4 <MX_GPIO_Init+0xf4>)
 80016a8:	f003 fcea 	bl	8005080 <HAL_GPIO_Init>

  /*Configure GPIO pins : BATT1_Pin BATT2_Pin */
  GPIO_InitStruct.Pin = BATT1_Pin|BATT2_Pin;
 80016ac:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80016b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	4619      	mov	r1, r3
 80016c4:	480c      	ldr	r0, [pc, #48]	@ (80016f8 <MX_GPIO_Init+0xf8>)
 80016c6:	f003 fcdb 	bl	8005080 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016ca:	2380      	movs	r3, #128	@ 0x80
 80016cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016da:	f107 030c 	add.w	r3, r7, #12
 80016de:	4619      	mov	r1, r3
 80016e0:	4806      	ldr	r0, [pc, #24]	@ (80016fc <MX_GPIO_Init+0xfc>)
 80016e2:	f003 fccd 	bl	8005080 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016e6:	bf00      	nop
 80016e8:	3720      	adds	r7, #32
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	44020c00 	.word	0x44020c00
 80016f4:	42020000 	.word	0x42020000
 80016f8:	42020400 	.word	0x42020400
 80016fc:	42020800 	.word	0x42020800

08001700 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
		//ReadADC_voltage_current();
	}
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	0000      	movs	r0, r0
	...

08001718 <ReadADC_voltage_current>:

// Function to process ADC data into Voltage and Current values
void ReadADC_voltage_current(void){
 8001718:	b5b0      	push	{r4, r5, r7, lr}
 800171a:	b08a      	sub	sp, #40	@ 0x28
 800171c:	af00      	add	r7, sp, #0
	uint32_t sumADC_voltage1 = 0, sumADC_current1 = 0,sumADC_voltage2 = 0, sumADC_current2 = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]
 800172a:	2300      	movs	r3, #0
 800172c:	61bb      	str	r3, [r7, #24]
	uint16_t value_voltage1, value_current1, value_voltage2, value_current2;
	float voltage_current1,voltage_current2;

	for (int i = 0; i < 500; i++) {
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	e016      	b.n	8001762 <ReadADC_voltage_current+0x4a>
		sumADC_voltage1 += adcBuffer[0];
 8001734:	4bca      	ldr	r3, [pc, #808]	@ (8001a60 <ReadADC_voltage_current+0x348>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800173a:	4413      	add	r3, r2
 800173c:	627b      	str	r3, [r7, #36]	@ 0x24
		sumADC_voltage2 += adcBuffer[1];
 800173e:	4bc8      	ldr	r3, [pc, #800]	@ (8001a60 <ReadADC_voltage_current+0x348>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	69fa      	ldr	r2, [r7, #28]
 8001744:	4413      	add	r3, r2
 8001746:	61fb      	str	r3, [r7, #28]
		sumADC_current1 += adcBuffer[2];
 8001748:	4bc5      	ldr	r3, [pc, #788]	@ (8001a60 <ReadADC_voltage_current+0x348>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	6a3a      	ldr	r2, [r7, #32]
 800174e:	4413      	add	r3, r2
 8001750:	623b      	str	r3, [r7, #32]
		sumADC_current2 += adcBuffer[3];
 8001752:	4bc3      	ldr	r3, [pc, #780]	@ (8001a60 <ReadADC_voltage_current+0x348>)
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4413      	add	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < 500; i++) {
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	3301      	adds	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001768:	dbe4      	blt.n	8001734 <ReadADC_voltage_current+0x1c>
	}

	value_voltage1 = ((sumADC_voltage1 / 500) - 60) * 3882 / (3942 - 60);
 800176a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176c:	4abd      	ldr	r2, [pc, #756]	@ (8001a64 <ReadADC_voltage_current+0x34c>)
 800176e:	fba2 2303 	umull	r2, r3, r2, r3
 8001772:	095b      	lsrs	r3, r3, #5
 8001774:	f640 722a 	movw	r2, #3882	@ 0xf2a
 8001778:	fb02 f303 	mul.w	r3, r2, r3
 800177c:	f5a3 3363 	sub.w	r3, r3, #232448	@ 0x38c00
 8001780:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001784:	4ab8      	ldr	r2, [pc, #736]	@ (8001a68 <ReadADC_voltage_current+0x350>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	0a1b      	lsrs	r3, r3, #8
 800178c:	827b      	strh	r3, [r7, #18]
	value_current1 = ((sumADC_current1 / 500) - 60) * 4035 / (4095 - 60);
 800178e:	6a3b      	ldr	r3, [r7, #32]
 8001790:	4ab4      	ldr	r2, [pc, #720]	@ (8001a64 <ReadADC_voltage_current+0x34c>)
 8001792:	fba2 2303 	umull	r2, r3, r2, r3
 8001796:	095b      	lsrs	r3, r3, #5
 8001798:	f640 72c3 	movw	r2, #4035	@ 0xfc3
 800179c:	fb02 f303 	mul.w	r3, r2, r3
 80017a0:	f5a3 336c 	sub.w	r3, r3, #241664	@ 0x3b000
 80017a4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80017a8:	4ab0      	ldr	r2, [pc, #704]	@ (8001a6c <ReadADC_voltage_current+0x354>)
 80017aa:	fba2 1203 	umull	r1, r2, r2, r3
 80017ae:	1a9b      	subs	r3, r3, r2
 80017b0:	085b      	lsrs	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	0adb      	lsrs	r3, r3, #11
 80017b6:	823b      	strh	r3, [r7, #16]
	value_voltage2 = ((sumADC_voltage2 / 500) - 59) * 3886 / (3994 - 59);
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	4aaa      	ldr	r2, [pc, #680]	@ (8001a64 <ReadADC_voltage_current+0x34c>)
 80017bc:	fba2 2303 	umull	r2, r3, r2, r3
 80017c0:	095b      	lsrs	r3, r3, #5
 80017c2:	f640 722e 	movw	r2, #3886	@ 0xf2e
 80017c6:	fb02 f303 	mul.w	r3, r2, r3
 80017ca:	f5a3 335f 	sub.w	r3, r3, #228352	@ 0x37c00
 80017ce:	f2a3 339a 	subw	r3, r3, #922	@ 0x39a
 80017d2:	4aa7      	ldr	r2, [pc, #668]	@ (8001a70 <ReadADC_voltage_current+0x358>)
 80017d4:	fba2 2303 	umull	r2, r3, r2, r3
 80017d8:	0adb      	lsrs	r3, r3, #11
 80017da:	81fb      	strh	r3, [r7, #14]
	value_current2 = ((sumADC_current2 / 500) - 57) * 4038 / (4095 - 57);
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	4aa1      	ldr	r2, [pc, #644]	@ (8001a64 <ReadADC_voltage_current+0x34c>)
 80017e0:	fba2 2303 	umull	r2, r3, r2, r3
 80017e4:	095b      	lsrs	r3, r3, #5
 80017e6:	f640 72c6 	movw	r2, #4038	@ 0xfc6
 80017ea:	fb02 f303 	mul.w	r3, r2, r3
 80017ee:	f5a3 3360 	sub.w	r3, r3, #229376	@ 0x38000
 80017f2:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 80017f6:	4a9f      	ldr	r2, [pc, #636]	@ (8001a74 <ReadADC_voltage_current+0x35c>)
 80017f8:	fba2 2303 	umull	r2, r3, r2, r3
 80017fc:	0adb      	lsrs	r3, r3, #11
 80017fe:	81bb      	strh	r3, [r7, #12]

	voltage1 = (value_voltage1 * 14.6) / 3882;
 8001800:	8a7b      	ldrh	r3, [r7, #18]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea2 	bl	800054c <__aeabi_i2d>
 8001808:	a383      	add	r3, pc, #524	@ (adr r3, 8001a18 <ReadADC_voltage_current+0x300>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe ff07 	bl	8000620 <__aeabi_dmul>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	a381      	add	r3, pc, #516	@ (adr r3, 8001a20 <ReadADC_voltage_current+0x308>)
 800181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001820:	f7ff f828 	bl	8000874 <__aeabi_ddiv>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f7ff f9f0 	bl	8000c10 <__aeabi_d2f>
 8001830:	4603      	mov	r3, r0
 8001832:	4a91      	ldr	r2, [pc, #580]	@ (8001a78 <ReadADC_voltage_current+0x360>)
 8001834:	6013      	str	r3, [r2, #0]
	voltage_current1 = (value_current1 * 3.31) / 4095;
 8001836:	8a3b      	ldrh	r3, [r7, #16]
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fe87 	bl	800054c <__aeabi_i2d>
 800183e:	a37a      	add	r3, pc, #488	@ (adr r3, 8001a28 <ReadADC_voltage_current+0x310>)
 8001840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001844:	f7fe feec 	bl	8000620 <__aeabi_dmul>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4610      	mov	r0, r2
 800184e:	4619      	mov	r1, r3
 8001850:	a377      	add	r3, pc, #476	@ (adr r3, 8001a30 <ReadADC_voltage_current+0x318>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7ff f80d 	bl	8000874 <__aeabi_ddiv>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4610      	mov	r0, r2
 8001860:	4619      	mov	r1, r3
 8001862:	f7ff f9d5 	bl	8000c10 <__aeabi_d2f>
 8001866:	4603      	mov	r3, r0
 8001868:	60bb      	str	r3, [r7, #8]
	current1 = fabs((voltage_current1 - 2.5) / 0.097);
 800186a:	68b8      	ldr	r0, [r7, #8]
 800186c:	f7fe fe80 	bl	8000570 <__aeabi_f2d>
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	4b81      	ldr	r3, [pc, #516]	@ (8001a7c <ReadADC_voltage_current+0x364>)
 8001876:	f7fe fd1b 	bl	80002b0 <__aeabi_dsub>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4610      	mov	r0, r2
 8001880:	4619      	mov	r1, r3
 8001882:	a36d      	add	r3, pc, #436	@ (adr r3, 8001a38 <ReadADC_voltage_current+0x320>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe fff4 	bl	8000874 <__aeabi_ddiv>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4610      	mov	r0, r2
 8001892:	4619      	mov	r1, r3
 8001894:	f7ff f9bc 	bl	8000c10 <__aeabi_d2f>
 8001898:	ee07 0a90 	vmov	s15, r0
 800189c:	eef0 7ae7 	vabs.f32	s15, s15
 80018a0:	4b77      	ldr	r3, [pc, #476]	@ (8001a80 <ReadADC_voltage_current+0x368>)
 80018a2:	edc3 7a00 	vstr	s15, [r3]

	voltage2 = (value_voltage2 * 14.6) / 3836;
 80018a6:	89fb      	ldrh	r3, [r7, #14]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe4f 	bl	800054c <__aeabi_i2d>
 80018ae:	a35a      	add	r3, pc, #360	@ (adr r3, 8001a18 <ReadADC_voltage_current+0x300>)
 80018b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b4:	f7fe feb4 	bl	8000620 <__aeabi_dmul>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	a35f      	add	r3, pc, #380	@ (adr r3, 8001a40 <ReadADC_voltage_current+0x328>)
 80018c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c6:	f7fe ffd5 	bl	8000874 <__aeabi_ddiv>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4610      	mov	r0, r2
 80018d0:	4619      	mov	r1, r3
 80018d2:	f7ff f99d 	bl	8000c10 <__aeabi_d2f>
 80018d6:	4603      	mov	r3, r0
 80018d8:	4a6a      	ldr	r2, [pc, #424]	@ (8001a84 <ReadADC_voltage_current+0x36c>)
 80018da:	6013      	str	r3, [r2, #0]
	voltage_current2 = (value_current2 * 3.31) / 4095;
 80018dc:	89bb      	ldrh	r3, [r7, #12]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fe34 	bl	800054c <__aeabi_i2d>
 80018e4:	a350      	add	r3, pc, #320	@ (adr r3, 8001a28 <ReadADC_voltage_current+0x310>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7fe fe99 	bl	8000620 <__aeabi_dmul>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	a34e      	add	r3, pc, #312	@ (adr r3, 8001a30 <ReadADC_voltage_current+0x318>)
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	f7fe ffba 	bl	8000874 <__aeabi_ddiv>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f982 	bl	8000c10 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	607b      	str	r3, [r7, #4]
	current2 = fabs((voltage_current2 - 2.5) / 0.098);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7fe fe2d 	bl	8000570 <__aeabi_f2d>
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	4b58      	ldr	r3, [pc, #352]	@ (8001a7c <ReadADC_voltage_current+0x364>)
 800191c:	f7fe fcc8 	bl	80002b0 <__aeabi_dsub>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	a347      	add	r3, pc, #284	@ (adr r3, 8001a48 <ReadADC_voltage_current+0x330>)
 800192a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192e:	f7fe ffa1 	bl	8000874 <__aeabi_ddiv>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4610      	mov	r0, r2
 8001938:	4619      	mov	r1, r3
 800193a:	f7ff f969 	bl	8000c10 <__aeabi_d2f>
 800193e:	ee07 0a90 	vmov	s15, r0
 8001942:	eef0 7ae7 	vabs.f32	s15, s15
 8001946:	4b50      	ldr	r3, [pc, #320]	@ (8001a88 <ReadADC_voltage_current+0x370>)
 8001948:	edc3 7a00 	vstr	s15, [r3]

	//Konsumsi Arus Algoritma
	NowMillis = HAL_GetTick();
 800194c:	f000 fe8a 	bl	8002664 <HAL_GetTick>
 8001950:	4603      	mov	r3, r0
 8001952:	4a4e      	ldr	r2, [pc, #312]	@ (8001a8c <ReadADC_voltage_current+0x374>)
 8001954:	6013      	str	r3, [r2, #0]
	if (NowMillis - SebelumMillis >= 1000){
 8001956:	4b4d      	ldr	r3, [pc, #308]	@ (8001a8c <ReadADC_voltage_current+0x374>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b4d      	ldr	r3, [pc, #308]	@ (8001a90 <ReadADC_voltage_current+0x378>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001964:	d339      	bcc.n	80019da <ReadADC_voltage_current+0x2c2>
		arusFiltered = 0.2 * current1 + 0.8 * arusFiltered;
 8001966:	4b46      	ldr	r3, [pc, #280]	@ (8001a80 <ReadADC_voltage_current+0x368>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fe00 	bl	8000570 <__aeabi_f2d>
 8001970:	a337      	add	r3, pc, #220	@ (adr r3, 8001a50 <ReadADC_voltage_current+0x338>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	f7fe fe53 	bl	8000620 <__aeabi_dmul>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4614      	mov	r4, r2
 8001980:	461d      	mov	r5, r3
 8001982:	4b44      	ldr	r3, [pc, #272]	@ (8001a94 <ReadADC_voltage_current+0x37c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f7fe fdf2 	bl	8000570 <__aeabi_f2d>
 800198c:	a332      	add	r3, pc, #200	@ (adr r3, 8001a58 <ReadADC_voltage_current+0x340>)
 800198e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001992:	f7fe fe45 	bl	8000620 <__aeabi_dmul>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4620      	mov	r0, r4
 800199c:	4629      	mov	r1, r5
 800199e:	f7fe fc89 	bl	80002b4 <__adddf3>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4610      	mov	r0, r2
 80019a8:	4619      	mov	r1, r3
 80019aa:	f7ff f931 	bl	8000c10 <__aeabi_d2f>
 80019ae:	4603      	mov	r3, r0
 80019b0:	4a38      	ldr	r2, [pc, #224]	@ (8001a94 <ReadADC_voltage_current+0x37c>)
 80019b2:	6013      	str	r3, [r2, #0]
		konsumsiEnergi += (arusFiltered / 3600);
 80019b4:	4b37      	ldr	r3, [pc, #220]	@ (8001a94 <ReadADC_voltage_current+0x37c>)
 80019b6:	edd3 7a00 	vldr	s15, [r3]
 80019ba:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001a98 <ReadADC_voltage_current+0x380>
 80019be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019c2:	4b36      	ldr	r3, [pc, #216]	@ (8001a9c <ReadADC_voltage_current+0x384>)
 80019c4:	edd3 7a00 	vldr	s15, [r3]
 80019c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019cc:	4b33      	ldr	r3, [pc, #204]	@ (8001a9c <ReadADC_voltage_current+0x384>)
 80019ce:	edc3 7a00 	vstr	s15, [r3]
		SebelumMillis = NowMillis;
 80019d2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a8c <ReadADC_voltage_current+0x374>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a2e      	ldr	r2, [pc, #184]	@ (8001a90 <ReadADC_voltage_current+0x378>)
 80019d8:	6013      	str	r3, [r2, #0]
	}
	printf("Voltage1 : %.2f |", voltage1);
 80019da:	4b27      	ldr	r3, [pc, #156]	@ (8001a78 <ReadADC_voltage_current+0x360>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fdc6 	bl	8000570 <__aeabi_f2d>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	482d      	ldr	r0, [pc, #180]	@ (8001aa0 <ReadADC_voltage_current+0x388>)
 80019ea:	f009 ff4b 	bl	800b884 <iprintf>
	printf("current1 : %.4f |", current1);
 80019ee:	4b24      	ldr	r3, [pc, #144]	@ (8001a80 <ReadADC_voltage_current+0x368>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fdbc 	bl	8000570 <__aeabi_f2d>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4829      	ldr	r0, [pc, #164]	@ (8001aa4 <ReadADC_voltage_current+0x38c>)
 80019fe:	f009 ff41 	bl	800b884 <iprintf>
	printf("Voltage2 : %.2f |", voltage2);
 8001a02:	4b20      	ldr	r3, [pc, #128]	@ (8001a84 <ReadADC_voltage_current+0x36c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fdb2 	bl	8000570 <__aeabi_f2d>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	e04a      	b.n	8001aa8 <ReadADC_voltage_current+0x390>
 8001a12:	bf00      	nop
 8001a14:	f3af 8000 	nop.w
 8001a18:	33333333 	.word	0x33333333
 8001a1c:	402d3333 	.word	0x402d3333
 8001a20:	00000000 	.word	0x00000000
 8001a24:	40ae5400 	.word	0x40ae5400
 8001a28:	47ae147b 	.word	0x47ae147b
 8001a2c:	400a7ae1 	.word	0x400a7ae1
 8001a30:	00000000 	.word	0x00000000
 8001a34:	40affe00 	.word	0x40affe00
 8001a38:	f3b645a2 	.word	0xf3b645a2
 8001a3c:	3fb8d4fd 	.word	0x3fb8d4fd
 8001a40:	00000000 	.word	0x00000000
 8001a44:	40adf800 	.word	0x40adf800
 8001a48:	2b020c4a 	.word	0x2b020c4a
 8001a4c:	3fb91687 	.word	0x3fb91687
 8001a50:	9999999a 	.word	0x9999999a
 8001a54:	3fc99999 	.word	0x3fc99999
 8001a58:	9999999a 	.word	0x9999999a
 8001a5c:	3fe99999 	.word	0x3fe99999
 8001a60:	200004a0 	.word	0x200004a0
 8001a64:	10624dd3 	.word	0x10624dd3
 8001a68:	10e1cc09 	.word	0x10e1cc09
 8001a6c:	03dec141 	.word	0x03dec141
 8001a70:	853cb2c7 	.word	0x853cb2c7
 8001a74:	81d6aa29 	.word	0x81d6aa29
 8001a78:	20000484 	.word	0x20000484
 8001a7c:	40040000 	.word	0x40040000
 8001a80:	20000488 	.word	0x20000488
 8001a84:	2000048c 	.word	0x2000048c
 8001a88:	20000490 	.word	0x20000490
 8001a8c:	2000047c 	.word	0x2000047c
 8001a90:	20000480 	.word	0x20000480
 8001a94:	2000049c 	.word	0x2000049c
 8001a98:	45610000 	.word	0x45610000
 8001a9c:	20000494 	.word	0x20000494
 8001aa0:	0800f178 	.word	0x0800f178
 8001aa4:	0800f18c 	.word	0x0800f18c
 8001aa8:	480e      	ldr	r0, [pc, #56]	@ (8001ae4 <ReadADC_voltage_current+0x3cc>)
 8001aaa:	f009 feeb 	bl	800b884 <iprintf>
	printf("current2 : %.4f \n", current2);
 8001aae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <ReadADC_voltage_current+0x3d0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fd5c 	bl	8000570 <__aeabi_f2d>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	480b      	ldr	r0, [pc, #44]	@ (8001aec <ReadADC_voltage_current+0x3d4>)
 8001abe:	f009 fee1 	bl	800b884 <iprintf>

	printf("Raw data : %d |", value_current1);
 8001ac2:	8a3b      	ldrh	r3, [r7, #16]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	480a      	ldr	r0, [pc, #40]	@ (8001af0 <ReadADC_voltage_current+0x3d8>)
 8001ac8:	f009 fedc 	bl	800b884 <iprintf>
	printf("Rawr data : %.4f |", voltage_current2);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f7fe fd4f 	bl	8000570 <__aeabi_f2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4807      	ldr	r0, [pc, #28]	@ (8001af4 <ReadADC_voltage_current+0x3dc>)
 8001ad8:	f009 fed4 	bl	800b884 <iprintf>

//	printf("Raw data voltage1: %d |", value_voltage1);
//	printf("Raw data currene1: %d |", value_current1);
//	printf("Raw data voltage2: %d |", value_voltage2);
//	printf("Raw data currene2: %d \n", value_current2);
}
 8001adc:	bf00      	nop
 8001ade:	3728      	adds	r7, #40	@ 0x28
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae4:	0800f1a0 	.word	0x0800f1a0
 8001ae8:	20000490 	.word	0x20000490
 8001aec:	0800f1b4 	.word	0x0800f1b4
 8001af0:	0800f1c8 	.word	0x0800f1c8
 8001af4:	0800f1d8 	.word	0x0800f1d8

08001af8 <ReadData>:
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
    HAL_Delay(50);
}

//Function to read data from flash memory
void ReadData(uint32_t address, uint32_t length) {
 8001af8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001afc:	b087      	sub	sp, #28
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
 8001b02:	6039      	str	r1, [r7, #0]
 8001b04:	466b      	mov	r3, sp
 8001b06:	461e      	mov	r6, r3
    uint8_t cmd[4];
    cmd[0] = 0x03;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	733b      	strb	r3, [r7, #12]
    cmd[1] = (address >> 16) & 0xFF;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	0c1b      	lsrs	r3, r3, #16
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	737b      	strb	r3, [r7, #13]
    cmd[2] = (address >> 8) & 0xFF;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	73bb      	strb	r3, [r7, #14]
    cmd[3] = address & 0xFF;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	73fb      	strb	r3, [r7, #15]

    uint8_t data[length];
 8001b22:	6839      	ldr	r1, [r7, #0]
 8001b24:	460b      	mov	r3, r1
 8001b26:	3b01      	subs	r3, #1
 8001b28:	617b      	str	r3, [r7, #20]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	4688      	mov	r8, r1
 8001b2e:	4699      	mov	r9, r3
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b3c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b40:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b44:	2300      	movs	r3, #0
 8001b46:	460c      	mov	r4, r1
 8001b48:	461d      	mov	r5, r3
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	00eb      	lsls	r3, r5, #3
 8001b54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b58:	00e2      	lsls	r2, r4, #3
 8001b5a:	1dcb      	adds	r3, r1, #7
 8001b5c:	08db      	lsrs	r3, r3, #3
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	ebad 0d03 	sub.w	sp, sp, r3
 8001b64:	466b      	mov	r3, sp
 8001b66:	3300      	adds	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	4811      	ldr	r0, [pc, #68]	@ (8001bb4 <ReadData+0xbc>)
 8001b70:	f003 fbd8 	bl	8005324 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, cmd, 4, HAL_MAX_DELAY);
 8001b74:	f107 010c 	add.w	r1, r7, #12
 8001b78:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7c:	2204      	movs	r2, #4
 8001b7e:	480e      	ldr	r0, [pc, #56]	@ (8001bb8 <ReadData+0xc0>)
 8001b80:	f006 fd2c 	bl	80085dc <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, length, HAL_MAX_DELAY);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8c:	6939      	ldr	r1, [r7, #16]
 8001b8e:	480a      	ldr	r0, [pc, #40]	@ (8001bb8 <ReadData+0xc0>)
 8001b90:	f006 ff26 	bl	80089e0 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	2110      	movs	r1, #16
 8001b98:	4806      	ldr	r0, [pc, #24]	@ (8001bb4 <ReadData+0xbc>)
 8001b9a:	f003 fbc3 	bl	8005324 <HAL_GPIO_WritePin>

    memcpy(&read_data_float, data, sizeof(read_data_float));
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <ReadData+0xc4>)
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	46b5      	mov	sp, r6
}
 8001baa:	bf00      	nop
 8001bac:	371c      	adds	r7, #28
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001bb4:	42020000 	.word	0x42020000
 8001bb8:	2000030c 	.word	0x2000030c
 8001bbc:	20000498 	.word	0x20000498

08001bc0 <Beep_Beep>:

//Function to produce a beep sound on the buzzer
void Beep_Beep(void) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4819      	ldr	r0, [pc, #100]	@ (8001c30 <Beep_Beep+0x70>)
 8001bca:	f007 fa3f 	bl	800904c <HAL_TIM_PWM_Start>
	for (int i = 0; i < 2; i++) {
 8001bce:	2300      	movs	r3, #0
 8001bd0:	607b      	str	r3, [r7, #4]
 8001bd2:	e024      	b.n	8001c1e <Beep_Beep+0x5e>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4816      	ldr	r0, [pc, #88]	@ (8001c30 <Beep_Beep+0x70>)
 8001bd8:	f007 fa38 	bl	800904c <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 3000);
 8001bdc:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <Beep_Beep+0x70>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001be4:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(100);
 8001be6:	2064      	movs	r0, #100	@ 0x64
 8001be8:	f000 fd48 	bl	800267c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001bec:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <Beep_Beep+0x70>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(50);
 8001bf4:	2032      	movs	r0, #50	@ 0x32
 8001bf6:	f000 fd41 	bl	800267c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 3000);
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <Beep_Beep+0x70>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001c02:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(50);
 8001c04:	2032      	movs	r0, #50	@ 0x32
 8001c06:	f000 fd39 	bl	800267c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001c0a:	4b09      	ldr	r3, [pc, #36]	@ (8001c30 <Beep_Beep+0x70>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(50);
 8001c12:	2032      	movs	r0, #50	@ 0x32
 8001c14:	f000 fd32 	bl	800267c <HAL_Delay>
	for (int i = 0; i < 2; i++) {
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	ddd7      	ble.n	8001bd4 <Beep_Beep+0x14>
	}
}
 8001c24:	bf00      	nop
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	2000039c 	.word	0x2000039c

08001c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c38:	b672      	cpsid	i
}
 8001c3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <Error_Handler+0x8>

08001c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b0c8      	sub	sp, #288	@ 0x120
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c5a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c5e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  DMA_NodeConfTypeDef NodeConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c70:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001c78:	4618      	mov	r0, r3
 8001c7a:	2388      	movs	r3, #136	@ 0x88
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2100      	movs	r1, #0
 8001c80:	f009 fe75 	bl	800b96e <memset>
  if(hadc->Instance==ADC1)
 8001c84:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c88:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a9a      	ldr	r2, [pc, #616]	@ (8001efc <HAL_ADC_MspInit+0x2ac>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	f040 812d 	bne.w	8001ef2 <HAL_ADC_MspInit+0x2a2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001c98:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c9c:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8001ca0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001ca4:	f04f 0300 	mov.w	r3, #0
 8001ca8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8001cac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cb8:	f107 0318 	add.w	r3, r7, #24
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f004 fac3 	bl	8006248 <HAL_RCCEx_PeriphCLKConfig>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <HAL_ADC_MspInit+0x7c>
    {
      Error_Handler();
 8001cc8:	f7ff ffb4 	bl	8001c34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001ccc:	4b8c      	ldr	r3, [pc, #560]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001cce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cd2:	4a8b      	ldr	r2, [pc, #556]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001cd4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cd8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cdc:	4b88      	ldr	r3, [pc, #544]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001cde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ce2:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8001ce6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cf4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cf8:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	4b81      	ldr	r3, [pc, #516]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d00:	4a7f      	ldr	r2, [pc, #508]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d0a:	4b7d      	ldr	r3, [pc, #500]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d10:	f003 0204 	and.w	r2, r3, #4
 8001d14:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d18:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d22:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d26:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	4b75      	ldr	r3, [pc, #468]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d2e:	4a74      	ldr	r2, [pc, #464]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d38:	4b71      	ldr	r3, [pc, #452]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d3e:	f003 0201 	and.w	r2, r3, #1
 8001d42:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d46:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d50:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d54:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d56:	4b6a      	ldr	r3, [pc, #424]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d5c:	4a68      	ldr	r2, [pc, #416]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d5e:	f043 0302 	orr.w	r3, r3, #2
 8001d62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d66:	4b66      	ldr	r3, [pc, #408]	@ (8001f00 <HAL_ADC_MspInit+0x2b0>)
 8001d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d6c:	f003 0202 	and.w	r2, r3, #2
 8001d70:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d7e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d82:	681b      	ldr	r3, [r3, #0]
    PC0     ------> ADC1_INP10
    PA1     ------> ADC1_INP1
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = ACS_BATT2_Pin|ADC_BATT2_Pin;
 8001d84:	2311      	movs	r3, #17
 8001d86:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d96:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4859      	ldr	r0, [pc, #356]	@ (8001f04 <HAL_ADC_MspInit+0x2b4>)
 8001d9e:	f003 f96f 	bl	8005080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ACS_BATT1_Pin;
 8001da2:	2302      	movs	r3, #2
 8001da4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001da8:	2303      	movs	r3, #3
 8001daa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(ACS_BATT1_GPIO_Port, &GPIO_InitStruct);
 8001db4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001db8:	4619      	mov	r1, r3
 8001dba:	4853      	ldr	r0, [pc, #332]	@ (8001f08 <HAL_ADC_MspInit+0x2b8>)
 8001dbc:	f003 f960 	bl	8005080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_BATT1_Pin;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(ADC_BATT1_GPIO_Port, &GPIO_InitStruct);
 8001dd2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	484c      	ldr	r0, [pc, #304]	@ (8001f0c <HAL_ADC_MspInit+0x2bc>)
 8001dda:	f003 f951 	bl	8005080 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8001dde:	2321      	movs	r3, #33	@ 0x21
 8001de0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    NodeConfig.Init.Request = GPDMA1_REQUEST_ADC1;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001dea:	2300      	movs	r3, #0
 8001dec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8001df6:	2300      	movs	r3, #0
 8001df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8001dfc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001e00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8001e04:	2302      	movs	r3, #2
 8001e06:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8001e0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    NodeConfig.Init.SrcBurstLength = 1;
 8001e12:	2301      	movs	r3, #1
 8001e14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    NodeConfig.Init.DestBurstLength = 1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT1;
 8001e1e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e22:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    NodeConfig.Init.Mode = DMA_NORMAL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel0) != HAL_OK)
 8001e44:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001e48:	4931      	ldr	r1, [pc, #196]	@ (8001f10 <HAL_ADC_MspInit+0x2c0>)
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f002 fadc 	bl	8004408 <HAL_DMAEx_List_BuildNode>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_ADC_MspInit+0x20a>
    {
      Error_Handler();
 8001e56:	f7ff feed 	bl	8001c34 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel0, NULL, &Node_GPDMA1_Channel0) != HAL_OK)
 8001e5a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f10 <HAL_ADC_MspInit+0x2c0>)
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	482d      	ldr	r0, [pc, #180]	@ (8001f14 <HAL_ADC_MspInit+0x2c4>)
 8001e60:	f002 fafe 	bl	8004460 <HAL_DMAEx_List_InsertNode>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_ADC_MspInit+0x21e>
    {
      Error_Handler();
 8001e6a:	f7ff fee3 	bl	8001c34 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel0) != HAL_OK)
 8001e6e:	4829      	ldr	r0, [pc, #164]	@ (8001f14 <HAL_ADC_MspInit+0x2c4>)
 8001e70:	f002 fbbf 	bl	80045f2 <HAL_DMAEx_List_SetCircularMode>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_ADC_MspInit+0x22e>
    {
      Error_Handler();
 8001e7a:	f7ff fedb 	bl	8001c34 <Error_Handler>
    }

    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001e7e:	4b26      	ldr	r3, [pc, #152]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001e80:	4a26      	ldr	r2, [pc, #152]	@ (8001f1c <HAL_ADC_MspInit+0x2cc>)
 8001e82:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001e84:	4b24      	ldr	r3, [pc, #144]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel0.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8001e8a:	4b23      	ldr	r3, [pc, #140]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel0.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8001e90:	4b21      	ldr	r3, [pc, #132]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel0.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001e96:	4b20      	ldr	r3, [pc, #128]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel0.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001e9e:	2281      	movs	r2, #129	@ 0x81
 8001ea0:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001ea2:	481d      	ldr	r0, [pc, #116]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001ea4:	f002 f966 	bl	8004174 <HAL_DMAEx_List_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_ADC_MspInit+0x262>
    {
      Error_Handler();
 8001eae:	f7ff fec1 	bl	8001c34 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel0, &List_GPDMA1_Channel0) != HAL_OK)
 8001eb2:	4918      	ldr	r1, [pc, #96]	@ (8001f14 <HAL_ADC_MspInit+0x2c4>)
 8001eb4:	4818      	ldr	r0, [pc, #96]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001eb6:	f002 fbfd 	bl	80046b4 <HAL_DMAEx_List_LinkQ>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_ADC_MspInit+0x274>
    {
      Error_Handler();
 8001ec0:	f7ff feb8 	bl	8001c34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8001ec4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ec8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a12      	ldr	r2, [pc, #72]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001ed0:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ed2:	4a11      	ldr	r2, [pc, #68]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001ed4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ed8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001ee0:	2110      	movs	r1, #16
 8001ee2:	480d      	ldr	r0, [pc, #52]	@ (8001f18 <HAL_ADC_MspInit+0x2c8>)
 8001ee4:	f002 f8e5 	bl	80040b2 <HAL_DMA_ConfigChannelAttributes>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_ADC_MspInit+0x2a2>
    {
      Error_Handler();
 8001eee:	f7ff fea1 	bl	8001c34 <Error_Handler>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ef2:	bf00      	nop
 8001ef4:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	42028000 	.word	0x42028000
 8001f00:	44020c00 	.word	0x44020c00
 8001f04:	42020800 	.word	0x42020800
 8001f08:	42020000 	.word	0x42020000
 8001f0c:	42020400 	.word	0x42020400
 8001f10:	20000258 	.word	0x20000258
 8001f14:	2000027c 	.word	0x2000027c
 8001f18:	20000294 	.word	0x20000294
 8001f1c:	40020050 	.word	0x40020050

08001f20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b0ae      	sub	sp, #184	@ 0xb8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f28:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f38:	f107 0318 	add.w	r3, r7, #24
 8001f3c:	2288      	movs	r2, #136	@ 0x88
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f009 fd14 	bl	800b96e <memset>
  if(hspi->Instance==SPI1)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a38      	ldr	r2, [pc, #224]	@ (800202c <HAL_SPI_MspInit+0x10c>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d169      	bne.n	8002024 <HAL_SPI_MspInit+0x104>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001f50:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PLL1Q;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f62:	f107 0318 	add.w	r3, r7, #24
 8001f66:	4618      	mov	r0, r3
 8001f68:	f004 f96e 	bl	8006248 <HAL_RCCEx_PeriphCLKConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001f72:	f7ff fe5f 	bl	8001c34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f76:	4b2e      	ldr	r3, [pc, #184]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001f78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001f7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001f7e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f82:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001f86:	4b2a      	ldr	r3, [pc, #168]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001f88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001f8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	4b26      	ldr	r3, [pc, #152]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f9a:	4a25      	ldr	r2, [pc, #148]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fa4:	4b22      	ldr	r3, [pc, #136]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001fba:	f043 0302 	orr.w	r3, r3, #2
 8001fbe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <HAL_SPI_MspInit+0x110>)
 8001fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fd0:	23c0      	movs	r3, #192	@ 0xc0
 8001fd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fe8:	2305      	movs	r3, #5
 8001fea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fee:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	480f      	ldr	r0, [pc, #60]	@ (8002034 <HAL_SPI_MspInit+0x114>)
 8001ff6:	f003 f843 	bl	8005080 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ffa:	2308      	movs	r3, #8
 8001ffc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002000:	2302      	movs	r3, #2
 8002002:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002012:	2305      	movs	r3, #5
 8002014:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002018:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800201c:	4619      	mov	r1, r3
 800201e:	4806      	ldr	r0, [pc, #24]	@ (8002038 <HAL_SPI_MspInit+0x118>)
 8002020:	f003 f82e 	bl	8005080 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002024:	bf00      	nop
 8002026:	37b8      	adds	r7, #184	@ 0xb8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40013000 	.word	0x40013000
 8002030:	44020c00 	.word	0x44020c00
 8002034:	42020000 	.word	0x42020000
 8002038:	42020400 	.word	0x42020400

0800203c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a0b      	ldr	r2, [pc, #44]	@ (8002078 <HAL_TIM_Base_MspInit+0x3c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d10e      	bne.n	800206c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800204e:	4b0b      	ldr	r3, [pc, #44]	@ (800207c <HAL_TIM_Base_MspInit+0x40>)
 8002050:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002054:	4a09      	ldr	r2, [pc, #36]	@ (800207c <HAL_TIM_Base_MspInit+0x40>)
 8002056:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800205a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800205e:	4b07      	ldr	r3, [pc, #28]	@ (800207c <HAL_TIM_Base_MspInit+0x40>)
 8002060:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800206c:	bf00      	nop
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	40012c00 	.word	0x40012c00
 800207c:	44020c00 	.word	0x44020c00

08002080 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b088      	sub	sp, #32
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 030c 	add.w	r3, r7, #12
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a13      	ldr	r2, [pc, #76]	@ (80020ec <HAL_TIM_MspPostInit+0x6c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d11f      	bne.n	80020e2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	4b13      	ldr	r3, [pc, #76]	@ (80020f0 <HAL_TIM_MspPostInit+0x70>)
 80020a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020a8:	4a11      	ldr	r2, [pc, #68]	@ (80020f0 <HAL_TIM_MspPostInit+0x70>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020b2:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <HAL_TIM_MspPostInit+0x70>)
 80020b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80020c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c6:	2302      	movs	r3, #2
 80020c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020d2:	2301      	movs	r3, #1
 80020d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d6:	f107 030c 	add.w	r3, r7, #12
 80020da:	4619      	mov	r1, r3
 80020dc:	4805      	ldr	r0, [pc, #20]	@ (80020f4 <HAL_TIM_MspPostInit+0x74>)
 80020de:	f002 ffcf 	bl	8005080 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020e2:	bf00      	nop
 80020e4:	3720      	adds	r7, #32
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40012c00 	.word	0x40012c00
 80020f0:	44020c00 	.word	0x44020c00
 80020f4:	42020000 	.word	0x42020000

080020f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b0ac      	sub	sp, #176	@ 0xb0
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	2288      	movs	r2, #136	@ 0x88
 8002116:	2100      	movs	r1, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f009 fc28 	bl	800b96e <memset>
  if(huart->Instance==USART1)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a26      	ldr	r2, [pc, #152]	@ (80021bc <HAL_UART_MspInit+0xc4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d145      	bne.n	80021b4 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002128:	f04f 0201 	mov.w	r2, #1
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002134:	2300      	movs	r3, #0
 8002136:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	4618      	mov	r0, r3
 800213e:	f004 f883 	bl	8006248 <HAL_RCCEx_PeriphCLKConfig>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002148:	f7ff fd74 	bl	8001c34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800214c:	4b1c      	ldr	r3, [pc, #112]	@ (80021c0 <HAL_UART_MspInit+0xc8>)
 800214e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002152:	4a1b      	ldr	r2, [pc, #108]	@ (80021c0 <HAL_UART_MspInit+0xc8>)
 8002154:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002158:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800215c:	4b18      	ldr	r3, [pc, #96]	@ (80021c0 <HAL_UART_MspInit+0xc8>)
 800215e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <HAL_UART_MspInit+0xc8>)
 800216c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002170:	4a13      	ldr	r2, [pc, #76]	@ (80021c0 <HAL_UART_MspInit+0xc8>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800217a:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <HAL_UART_MspInit+0xc8>)
 800217c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002188:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800218c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219c:	2300      	movs	r3, #0
 800219e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021a2:	2307      	movs	r3, #7
 80021a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021ac:	4619      	mov	r1, r3
 80021ae:	4805      	ldr	r0, [pc, #20]	@ (80021c4 <HAL_UART_MspInit+0xcc>)
 80021b0:	f002 ff66 	bl	8005080 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80021b4:	bf00      	nop
 80021b6:	37b0      	adds	r7, #176	@ 0xb0
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40013800 	.word	0x40013800
 80021c0:	44020c00 	.word	0x44020c00
 80021c4:	42020000 	.word	0x42020000

080021c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <NMI_Handler+0x4>

080021d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <HardFault_Handler+0x4>

080021d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <MemManage_Handler+0x4>

080021e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <BusFault_Handler+0x4>

080021e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021ec:	bf00      	nop
 80021ee:	e7fd      	b.n	80021ec <UsageFault_Handler+0x4>

080021f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800221e:	f000 fa0d 	bl	800263c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
	...

08002228 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 800222c:	4802      	ldr	r0, [pc, #8]	@ (8002238 <GPDMA1_Channel0_IRQHandler+0x10>)
 800222e:	f001 fddf 	bl	8003df0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000294 	.word	0x20000294

0800223c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return 1;
 8002240:	2301      	movs	r3, #1
}
 8002242:	4618      	mov	r0, r3
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <_kill>:

int _kill(int pid, int sig)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002256:	f009 fbdd 	bl	800ba14 <__errno>
 800225a:	4603      	mov	r3, r0
 800225c:	2216      	movs	r2, #22
 800225e:	601a      	str	r2, [r3, #0]
  return -1;
 8002260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002264:	4618      	mov	r0, r3
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <_exit>:

void _exit (int status)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002274:	f04f 31ff 	mov.w	r1, #4294967295
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff ffe7 	bl	800224c <_kill>
  while (1) {}    /* Make sure we hang here */
 800227e:	bf00      	nop
 8002280:	e7fd      	b.n	800227e <_exit+0x12>

08002282 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b086      	sub	sp, #24
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	e00a      	b.n	80022aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002294:	f3af 8000 	nop.w
 8002298:	4601      	mov	r1, r0
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	60ba      	str	r2, [r7, #8]
 80022a0:	b2ca      	uxtb	r2, r1
 80022a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	3301      	adds	r3, #1
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	dbf0      	blt.n	8002294 <_read+0x12>
  }

  return len;
 80022b2:	687b      	ldr	r3, [r7, #4]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	e009      	b.n	80022e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	60ba      	str	r2, [r7, #8]
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe feac 	bl	8001034 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	3301      	adds	r3, #1
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dbf1      	blt.n	80022ce <_write+0x12>
  }
  return len;
 80022ea:	687b      	ldr	r3, [r7, #4]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <_close>:

int _close(int file)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800231c:	605a      	str	r2, [r3, #4]
  return 0;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <_isatty>:

int _isatty(int file)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002334:	2301      	movs	r3, #1
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002364:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <_sbrk+0x5c>)
 8002366:	4b15      	ldr	r3, [pc, #84]	@ (80023bc <_sbrk+0x60>)
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002370:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d102      	bne.n	800237e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002378:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <_sbrk+0x64>)
 800237a:	4a12      	ldr	r2, [pc, #72]	@ (80023c4 <_sbrk+0x68>)
 800237c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <_sbrk+0x64>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4413      	add	r3, r2
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	429a      	cmp	r2, r3
 800238a:	d207      	bcs.n	800239c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800238c:	f009 fb42 	bl	800ba14 <__errno>
 8002390:	4603      	mov	r3, r0
 8002392:	220c      	movs	r2, #12
 8002394:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002396:	f04f 33ff 	mov.w	r3, #4294967295
 800239a:	e009      	b.n	80023b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800239c:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <_sbrk+0x64>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023a2:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <_sbrk+0x64>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	4a05      	ldr	r2, [pc, #20]	@ (80023c0 <_sbrk+0x64>)
 80023ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ae:	68fb      	ldr	r3, [r7, #12]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3718      	adds	r7, #24
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20008000 	.word	0x20008000
 80023bc:	00000400 	.word	0x00000400
 80023c0:	200004b0 	.word	0x200004b0
 80023c4:	20000608 	.word	0x20000608

080023c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023ce:	4b30      	ldr	r3, [pc, #192]	@ (8002490 <SystemInit+0xc8>)
 80023d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002490 <SystemInit+0xc8>)
 80023d6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023da:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80023de:	4b2d      	ldr	r3, [pc, #180]	@ (8002494 <SystemInit+0xcc>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80023e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002494 <SystemInit+0xcc>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80023ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002494 <SystemInit+0xcc>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80023f0:	4b28      	ldr	r3, [pc, #160]	@ (8002494 <SystemInit+0xcc>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4927      	ldr	r1, [pc, #156]	@ (8002494 <SystemInit+0xcc>)
 80023f6:	4b28      	ldr	r3, [pc, #160]	@ (8002498 <SystemInit+0xd0>)
 80023f8:	4013      	ands	r3, r2
 80023fa:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80023fc:	4b25      	ldr	r3, [pc, #148]	@ (8002494 <SystemInit+0xcc>)
 80023fe:	2200      	movs	r2, #0
 8002400:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8002402:	4b24      	ldr	r3, [pc, #144]	@ (8002494 <SystemInit+0xcc>)
 8002404:	2200      	movs	r2, #0
 8002406:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002408:	4b22      	ldr	r3, [pc, #136]	@ (8002494 <SystemInit+0xcc>)
 800240a:	4a24      	ldr	r2, [pc, #144]	@ (800249c <SystemInit+0xd4>)
 800240c:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800240e:	4b21      	ldr	r3, [pc, #132]	@ (8002494 <SystemInit+0xcc>)
 8002410:	2200      	movs	r2, #0
 8002412:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8002414:	4b1f      	ldr	r3, [pc, #124]	@ (8002494 <SystemInit+0xcc>)
 8002416:	4a21      	ldr	r2, [pc, #132]	@ (800249c <SystemInit+0xd4>)
 8002418:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 800241a:	4b1e      	ldr	r3, [pc, #120]	@ (8002494 <SystemInit+0xcc>)
 800241c:	2200      	movs	r2, #0
 800241e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002420:	4b1c      	ldr	r3, [pc, #112]	@ (8002494 <SystemInit+0xcc>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a1b      	ldr	r2, [pc, #108]	@ (8002494 <SystemInit+0xcc>)
 8002426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800242a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800242c:	4b19      	ldr	r3, [pc, #100]	@ (8002494 <SystemInit+0xcc>)
 800242e:	2200      	movs	r2, #0
 8002430:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002432:	4b17      	ldr	r3, [pc, #92]	@ (8002490 <SystemInit+0xc8>)
 8002434:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002438:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800243a:	4b19      	ldr	r3, [pc, #100]	@ (80024a0 <SystemInit+0xd8>)
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002442:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800244a:	d003      	beq.n	8002454 <SystemInit+0x8c>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002452:	d117      	bne.n	8002484 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002454:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <SystemInit+0xd8>)
 8002456:	69db      	ldr	r3, [r3, #28]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002460:	4b0f      	ldr	r3, [pc, #60]	@ (80024a0 <SystemInit+0xd8>)
 8002462:	4a10      	ldr	r2, [pc, #64]	@ (80024a4 <SystemInit+0xdc>)
 8002464:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002466:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <SystemInit+0xd8>)
 8002468:	4a0f      	ldr	r2, [pc, #60]	@ (80024a8 <SystemInit+0xe0>)
 800246a:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800246c:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <SystemInit+0xd8>)
 800246e:	69db      	ldr	r3, [r3, #28]
 8002470:	4a0b      	ldr	r2, [pc, #44]	@ (80024a0 <SystemInit+0xd8>)
 8002472:	f043 0302 	orr.w	r3, r3, #2
 8002476:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002478:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <SystemInit+0xd8>)
 800247a:	69db      	ldr	r3, [r3, #28]
 800247c:	4a08      	ldr	r2, [pc, #32]	@ (80024a0 <SystemInit+0xd8>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	61d3      	str	r3, [r2, #28]
  }
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000ed00 	.word	0xe000ed00
 8002494:	44020c00 	.word	0x44020c00
 8002498:	fae2eae3 	.word	0xfae2eae3
 800249c:	01010280 	.word	0x01010280
 80024a0:	40022000 	.word	0x40022000
 80024a4:	08192a3b 	.word	0x08192a3b
 80024a8:	4c5d6e7f 	.word	0x4c5d6e7f

080024ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80024ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024e4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024b0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024b2:	e003      	b.n	80024bc <LoopCopyDataInit>

080024b4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024b4:	4b0c      	ldr	r3, [pc, #48]	@ (80024e8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024b6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024b8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024ba:	3104      	adds	r1, #4

080024bc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024bc:	480b      	ldr	r0, [pc, #44]	@ (80024ec <LoopForever+0xa>)
	ldr	r3, =_edata
 80024be:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024c0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024c2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024c4:	d3f6      	bcc.n	80024b4 <CopyDataInit>
	ldr	r2, =_sbss
 80024c6:	4a0b      	ldr	r2, [pc, #44]	@ (80024f4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80024c8:	e002      	b.n	80024d0 <LoopFillZerobss>

080024ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024ca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024cc:	f842 3b04 	str.w	r3, [r2], #4

080024d0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024d0:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <LoopForever+0x16>)
	cmp	r2, r3
 80024d2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024d4:	d3f9      	bcc.n	80024ca <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024d6:	f7ff ff77 	bl	80023c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024da:	f009 faa1 	bl	800ba20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024de:	f7fe fdbb 	bl	8001058 <main>

080024e2 <LoopForever>:

LoopForever:
    b LoopForever
 80024e2:	e7fe      	b.n	80024e2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80024e4:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80024e8:	0800f668 	.word	0x0800f668
	ldr	r0, =_sdata
 80024ec:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024f0:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80024f4:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 80024f8:	20000604 	.word	0x20000604

080024fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024fc:	e7fe      	b.n	80024fc <ADC1_IRQHandler>
	...

08002500 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002504:	2003      	movs	r0, #3
 8002506:	f001 fb30 	bl	8003b6a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800250a:	f003 fd13 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 800250e:	4602      	mov	r2, r0
 8002510:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <HAL_Init+0x44>)
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	f003 030f 	and.w	r3, r3, #15
 8002518:	490b      	ldr	r1, [pc, #44]	@ (8002548 <HAL_Init+0x48>)
 800251a:	5ccb      	ldrb	r3, [r1, r3]
 800251c:	fa22 f303 	lsr.w	r3, r2, r3
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <HAL_Init+0x4c>)
 8002522:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002524:	2004      	movs	r0, #4
 8002526:	f001 fb75 	bl	8003c14 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800252a:	200f      	movs	r0, #15
 800252c:	f000 f810 	bl	8002550 <HAL_InitTick>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e002      	b.n	8002540 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800253a:	f7ff fb81 	bl	8001c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	bd80      	pop	{r7, pc}
 8002544:	44020c00 	.word	0x44020c00
 8002548:	0800f1ec 	.word	0x0800f1ec
 800254c:	20000000 	.word	0x20000000

08002550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002558:	2300      	movs	r3, #0
 800255a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800255c:	4b33      	ldr	r3, [pc, #204]	@ (800262c <HAL_InitTick+0xdc>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e05c      	b.n	8002622 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002568:	4b31      	ldr	r3, [pc, #196]	@ (8002630 <HAL_InitTick+0xe0>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0304 	and.w	r3, r3, #4
 8002570:	2b04      	cmp	r3, #4
 8002572:	d10c      	bne.n	800258e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002574:	4b2f      	ldr	r3, [pc, #188]	@ (8002634 <HAL_InitTick+0xe4>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b2c      	ldr	r3, [pc, #176]	@ (800262c <HAL_InitTick+0xdc>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	4619      	mov	r1, r3
 800257e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002582:	fbb3 f3f1 	udiv	r3, r3, r1
 8002586:	fbb2 f3f3 	udiv	r3, r2, r3
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	e037      	b.n	80025fe <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800258e:	f001 fb99 	bl	8003cc4 <HAL_SYSTICK_GetCLKSourceConfig>
 8002592:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d023      	beq.n	80025e2 <HAL_InitTick+0x92>
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	2b02      	cmp	r3, #2
 800259e:	d82d      	bhi.n	80025fc <HAL_InitTick+0xac>
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d003      	beq.n	80025ae <HAL_InitTick+0x5e>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d00d      	beq.n	80025c8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80025ac:	e026      	b.n	80025fc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80025ae:	4b21      	ldr	r3, [pc, #132]	@ (8002634 <HAL_InitTick+0xe4>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <HAL_InitTick+0xdc>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	4619      	mov	r1, r3
 80025b8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80025bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c4:	60fb      	str	r3, [r7, #12]
        break;
 80025c6:	e01a      	b.n	80025fe <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80025c8:	4b18      	ldr	r3, [pc, #96]	@ (800262c <HAL_InitTick+0xdc>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80025d6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80025da:	fbb2 f3f3 	udiv	r3, r2, r3
 80025de:	60fb      	str	r3, [r7, #12]
        break;
 80025e0:	e00d      	b.n	80025fe <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80025e2:	4b12      	ldr	r3, [pc, #72]	@ (800262c <HAL_InitTick+0xdc>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80025f0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f8:	60fb      	str	r3, [r7, #12]
        break;
 80025fa:	e000      	b.n	80025fe <HAL_InitTick+0xae>
        break;
 80025fc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f001 fae6 	bl	8003bd0 <HAL_SYSTICK_Config>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e009      	b.n	8002622 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800260e:	2200      	movs	r2, #0
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	f04f 30ff 	mov.w	r0, #4294967295
 8002616:	f001 fab3 	bl	8003b80 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800261a:	4a07      	ldr	r2, [pc, #28]	@ (8002638 <HAL_InitTick+0xe8>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20000008 	.word	0x20000008
 8002630:	e000e010 	.word	0xe000e010
 8002634:	20000000 	.word	0x20000000
 8002638:	20000004 	.word	0x20000004

0800263c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002640:	4b06      	ldr	r3, [pc, #24]	@ (800265c <HAL_IncTick+0x20>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	461a      	mov	r2, r3
 8002646:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <HAL_IncTick+0x24>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4413      	add	r3, r2
 800264c:	4a04      	ldr	r2, [pc, #16]	@ (8002660 <HAL_IncTick+0x24>)
 800264e:	6013      	str	r3, [r2, #0]
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	20000008 	.word	0x20000008
 8002660:	200004b4 	.word	0x200004b4

08002664 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return uwTick;
 8002668:	4b03      	ldr	r3, [pc, #12]	@ (8002678 <HAL_GetTick+0x14>)
 800266a:	681b      	ldr	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	200004b4 	.word	0x200004b4

0800267c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002684:	f7ff ffee 	bl	8002664 <HAL_GetTick>
 8002688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002694:	d005      	beq.n	80026a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002696:	4b0a      	ldr	r3, [pc, #40]	@ (80026c0 <HAL_Delay+0x44>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4413      	add	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026a2:	bf00      	nop
 80026a4:	f7ff ffde 	bl	8002664 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d8f7      	bhi.n	80026a4 <HAL_Delay+0x28>
  {
  }
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000008 	.word	0x20000008

080026c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	431a      	orrs	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	609a      	str	r2, [r3, #8]
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	609a      	str	r2, [r3, #8]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP1       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800273a:	f043 0202 	orr.w	r2, r3, #2
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800275a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800275e:	4a05      	ldr	r2, [pc, #20]	@ (8002774 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	42028000 	.word	0x42028000

08002778 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002778:	b480      	push	{r7}
 800277a:	b087      	sub	sp, #28
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
 8002784:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	3360      	adds	r3, #96	@ 0x60
 800278a:	461a      	mov	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <LL_ADC_SetOffset+0x44>)
 800279a:	4013      	ands	r3, r2
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	4313      	orrs	r3, r2
 80027a8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027b0:	bf00      	nop
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	03fff000 	.word	0x03fff000

080027c0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3360      	adds	r3, #96	@ 0x60
 80027ce:	461a      	mov	r2, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	3360      	adds	r3, #96	@ 0x60
 80027fc:	461a      	mov	r2, r3
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	4413      	add	r3, r2
 8002804:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	431a      	orrs	r2, r3
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002816:	bf00      	nop
 8002818:	371c      	adds	r7, #28
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002822:	b480      	push	{r7}
 8002824:	b087      	sub	sp, #28
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	3360      	adds	r3, #96	@ 0x60
 8002832:	461a      	mov	r2, r3
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	431a      	orrs	r2, r3
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800284c:	bf00      	nop
 800284e:	371c      	adds	r7, #28
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3360      	adds	r3, #96	@ 0x60
 8002868:	461a      	mov	r2, r3
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	431a      	orrs	r2, r3
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002882:	bf00      	nop
 8002884:	371c      	adds	r7, #28
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800288e:	b480      	push	{r7}
 8002890:	b083      	sub	sp, #12
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	615a      	str	r2, [r3, #20]
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028c8:	2301      	movs	r3, #1
 80028ca:	e000      	b.n	80028ce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028da:	b480      	push	{r7}
 80028dc:	b087      	sub	sp, #28
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	3330      	adds	r3, #48	@ 0x30
 80028ea:	461a      	mov	r2, r3
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	0a1b      	lsrs	r3, r3, #8
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	f003 030c 	and.w	r3, r3, #12
 80028f6:	4413      	add	r3, r2
 80028f8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	f003 031f 	and.w	r3, r3, #31
 8002904:	211f      	movs	r1, #31
 8002906:	fa01 f303 	lsl.w	r3, r1, r3
 800290a:	43db      	mvns	r3, r3
 800290c:	401a      	ands	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	0e9b      	lsrs	r3, r3, #26
 8002912:	f003 011f 	and.w	r1, r3, #31
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	fa01 f303 	lsl.w	r3, r1, r3
 8002920:	431a      	orrs	r2, r3
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002926:	bf00      	nop
 8002928:	371c      	adds	r7, #28
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002932:	b480      	push	{r7}
 8002934:	b087      	sub	sp, #28
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	3314      	adds	r3, #20
 8002942:	461a      	mov	r2, r3
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	0e5b      	lsrs	r3, r3, #25
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	4413      	add	r3, r2
 8002950:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	0d1b      	lsrs	r3, r3, #20
 800295a:	f003 031f 	and.w	r3, r3, #31
 800295e:	2107      	movs	r1, #7
 8002960:	fa01 f303 	lsl.w	r3, r1, r3
 8002964:	43db      	mvns	r3, r3
 8002966:	401a      	ands	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	0d1b      	lsrs	r3, r3, #20
 800296c:	f003 031f 	and.w	r3, r3, #31
 8002970:	6879      	ldr	r1, [r7, #4]
 8002972:	fa01 f303 	lsl.w	r3, r1, r3
 8002976:	431a      	orrs	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800297c:	bf00      	nop
 800297e:	371c      	adds	r7, #28
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029a0:	43db      	mvns	r3, r3
 80029a2:	401a      	ands	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f003 0318 	and.w	r3, r3, #24
 80029aa:	4908      	ldr	r1, [pc, #32]	@ (80029cc <LL_ADC_SetChannelSingleDiff+0x44>)
 80029ac:	40d9      	lsrs	r1, r3
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	400b      	ands	r3, r1
 80029b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029b6:	431a      	orrs	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	000fffff 	.word	0x000fffff

080029d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80029e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6093      	str	r3, [r2, #8]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a08:	d101      	bne.n	8002a0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a30:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a58:	d101      	bne.n	8002a5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a80:	f043 0201 	orr.w	r2, r3, #1
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d101      	bne.n	8002aac <LL_ADC_IsEnabled+0x18>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <LL_ADC_IsEnabled+0x1a>
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ace:	f043 0204 	orr.w	r2, r3, #4
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d101      	bne.n	8002afa <LL_ADC_REG_IsConversionOngoing+0x18>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 0308 	and.w	r3, r3, #8
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d101      	bne.n	8002b20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
	...

08002b30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e131      	b.n	8002dae <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d109      	bne.n	8002b6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff f879 	bl	8001c50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff ff3f 	bl	80029f4 <LL_ADC_IsDeepPowerDownEnabled>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d004      	beq.n	8002b86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ff25 	bl	80029d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff ff5a 	bl	8002a44 <LL_ADC_IsInternalRegulatorEnabled>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d115      	bne.n	8002bc2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff ff3e 	bl	8002a1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ba0:	4b85      	ldr	r3, [pc, #532]	@ (8002db8 <HAL_ADC_Init+0x288>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	4a85      	ldr	r2, [pc, #532]	@ (8002dbc <HAL_ADC_Init+0x28c>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	099b      	lsrs	r3, r3, #6
 8002bae:	3301      	adds	r3, #1
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bb4:	e002      	b.n	8002bbc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f9      	bne.n	8002bb6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ff3c 	bl	8002a44 <LL_ADC_IsInternalRegulatorEnabled>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10d      	bne.n	8002bee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd6:	f043 0210 	orr.w	r2, r3, #16
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be2:	f043 0201 	orr.w	r2, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff ff75 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 8002bf8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfe:	f003 0310 	and.w	r3, r3, #16
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f040 80ca 	bne.w	8002d9c <HAL_ADC_Init+0x26c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f040 80c6 	bne.w	8002d9c <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c14:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c18:	f043 0202 	orr.w	r2, r3, #2
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff35 	bl	8002a94 <LL_ADC_IsEnabled>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10b      	bne.n	8002c48 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c30:	4863      	ldr	r0, [pc, #396]	@ (8002dc0 <HAL_ADC_Init+0x290>)
 8002c32:	f7ff ff2f 	bl	8002a94 <LL_ADC_IsEnabled>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d105      	bne.n	8002c48 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4619      	mov	r1, r3
 8002c42:	4860      	ldr	r0, [pc, #384]	@ (8002dc4 <HAL_ADC_Init+0x294>)
 8002c44:	f7ff fd3e 	bl	80026c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	7e5b      	ldrb	r3, [r3, #25]
 8002c4c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c52:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c58:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c5e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c66:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d106      	bne.n	8002c84 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	045b      	lsls	r3, r3, #17
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d009      	beq.n	8002ca0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c90:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c98:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	4b48      	ldr	r3, [pc, #288]	@ (8002dc8 <HAL_ADC_Init+0x298>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	69b9      	ldr	r1, [r7, #24]
 8002cb0:	430b      	orrs	r3, r1
 8002cb2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff ff1a 	bl	8002b08 <LL_ADC_INJ_IsConversionOngoing>
 8002cd4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d13d      	bne.n	8002d58 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d13a      	bne.n	8002d58 <HAL_ADC_Init+0x228>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	7e1b      	ldrb	r3, [r3, #24]
 8002ce6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002cee:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cfe:	f023 0302 	bic.w	r3, r3, #2
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6812      	ldr	r2, [r2, #0]
 8002d06:	69b9      	ldr	r1, [r7, #24]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d118      	bne.n	8002d48 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d2c:	4311      	orrs	r1, r2
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d32:	4311      	orrs	r1, r2
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f042 0201 	orr.w	r2, r2, #1
 8002d44:	611a      	str	r2, [r3, #16]
 8002d46:	e007      	b.n	8002d58 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	691a      	ldr	r2, [r3, #16]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0201 	bic.w	r2, r2, #1
 8002d56:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d10c      	bne.n	8002d7a <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	f023 010f 	bic.w	r1, r3, #15
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	1e5a      	subs	r2, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d78:	e007      	b.n	8002d8a <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 020f 	bic.w	r2, r2, #15
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	f023 0303 	bic.w	r3, r3, #3
 8002d92:	f043 0201 	orr.w	r2, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d9a:	e007      	b.n	8002dac <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da0:	f043 0210 	orr.w	r2, r3, #16
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002dac:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3720      	adds	r7, #32
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000000 	.word	0x20000000
 8002dbc:	053e2d63 	.word	0x053e2d63
 8002dc0:	42028000 	.word	0x42028000
 8002dc4:	42028300 	.word	0x42028300
 8002dc8:	fff04007 	.word	0xfff04007

08002dcc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b0a2      	sub	sp, #136	@ 0x88
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fe80 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f040 80d9 	bne.w	8002f9c <HAL_ADC_Start_DMA+0x1d0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_Start_DMA+0x2c>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e0d6      	b.n	8002fa6 <HAL_ADC_Start_DMA+0x1da>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 fcef 	bl	80037e4 <ADC_Enable>
 8002e06:	4603      	mov	r3, r0
 8002e08:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002e0c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f040 80be 	bne.w	8002f92 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d006      	beq.n	8002e44 <HAL_ADC_Start_DMA+0x78>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	f023 0206 	bic.w	r2, r3, #6
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e42:	e002      	b.n	8002e4a <HAL_ADC_Start_DMA+0x7e>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e4e:	4a58      	ldr	r2, [pc, #352]	@ (8002fb0 <HAL_ADC_Start_DMA+0x1e4>)
 8002e50:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e56:	4a57      	ldr	r2, [pc, #348]	@ (8002fb4 <HAL_ADC_Start_DMA+0x1e8>)
 8002e58:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e5e:	4a56      	ldr	r2, [pc, #344]	@ (8002fb8 <HAL_ADC_Start_DMA+0x1ec>)
 8002e60:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	221c      	movs	r2, #28
 8002e68:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f042 0210 	orr.w	r2, r2, #16
 8002e80:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0201 	orr.w	r2, r2, #1
 8002e90:	60da      	str	r2, [r3, #12]

        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d04d      	beq.n	8002f3c <HAL_ADC_Start_DMA+0x170>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d046      	beq.n	8002f38 <HAL_ADC_Start_DMA+0x16c>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d040      	beq.n	8002f38 <HAL_ADC_Start_DMA+0x16c>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	f107 0314 	add.w	r3, r7, #20
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f001 fab5 	bl	8004434 <HAL_DMAEx_List_GetNodeConfig>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_ADC_Start_DMA+0x108>
            {
              return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e068      	b.n	8002fa6 <HAL_ADC_Start_DMA+0x1da>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8002ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d104      	bne.n	8002ee4 <HAL_ADC_Start_DMA+0x118>
            {
              /* Word -> Bytes */
              length_bytes = Length * 4U;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ee2:	e00a      	b.n	8002efa <HAL_ADC_Start_DMA+0x12e>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8002ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d104      	bne.n	8002ef4 <HAL_ADC_Start_DMA+0x128>
            {
              /* Halfword -> Bytes */
              length_bytes = Length * 2U;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ef2:	e002      	b.n	8002efa <HAL_ADC_Start_DMA+0x12e>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              length_bytes = Length;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)length_bytes;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f06:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f001 f9d8 	bl	80042e0 <HAL_DMAEx_List_Start_IT>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002f36:	e026      	b.n	8002f86 <HAL_ADC_Start_DMA+0x1ba>
          }
          else
          {
            return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e034      	b.n	8002fa6 <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d104      	bne.n	8002f50 <HAL_ADC_Start_DMA+0x184>
          {
            /* Word -> Bytes */
            length_bytes = Length * 4U;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f4e:	e00c      	b.n	8002f6a <HAL_ADC_Start_DMA+0x19e>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d104      	bne.n	8002f64 <HAL_ADC_Start_DMA+0x198>
          {
            /* Halfword -> Bytes */
            length_bytes = Length * 2U;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f62:	e002      	b.n	8002f6a <HAL_ADC_Start_DMA+0x19e>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            length_bytes = Length;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          /* Start the DMA channel */
          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3340      	adds	r3, #64	@ 0x40
 8002f74:	4619      	mov	r1, r3
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f7c:	f000 fed8 	bl	8003d30 <HAL_DMA_Start_IT>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fd95 	bl	8002aba <LL_ADC_REG_StartConversion>
 8002f90:	e007      	b.n	8002fa2 <HAL_ADC_Start_DMA+0x1d6>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002f9a:	e002      	b.n	8002fa2 <HAL_ADC_Start_DMA+0x1d6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  /* Return function status */
  return tmp_hal_status;
 8002fa2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3788      	adds	r7, #136	@ 0x88
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	080038e9 	.word	0x080038e9
 8002fb4:	080039c1 	.word	0x080039c1
 8002fb8:	080039dd 	.word	0x080039dd

08002fbc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b0b6      	sub	sp, #216	@ 0xd8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d101      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x22>
 8003002:	2302      	movs	r3, #2
 8003004:	e3d8      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x7d4>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff fd65 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	f040 83bd 	bne.w	800379a <HAL_ADC_ConfigChannel+0x7b6>
  {
    if (pConfig->Channel == ADC_CHANNEL_0)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d104      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x4e>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fb8f 	bl	8002750 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	6859      	ldr	r1, [r3, #4]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	461a      	mov	r2, r3
 8003040:	f7ff fc4b 	bl	80028da <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff fd4a 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 800304e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fd56 	bl	8002b08 <LL_ADC_INJ_IsConversionOngoing>
 800305c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003060:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003064:	2b00      	cmp	r3, #0
 8003066:	f040 81d9 	bne.w	800341c <HAL_ADC_ConfigChannel+0x438>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800306a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800306e:	2b00      	cmp	r3, #0
 8003070:	f040 81d4 	bne.w	800341c <HAL_ADC_ConfigChannel+0x438>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800307c:	d10f      	bne.n	800309e <HAL_ADC_ConfigChannel+0xba>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6818      	ldr	r0, [r3, #0]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2200      	movs	r2, #0
 8003088:	4619      	mov	r1, r3
 800308a:	f7ff fc52 	bl	8002932 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fbf9 	bl	800288e <LL_ADC_SetSamplingTimeCommonConfig>
 800309c:	e00e      	b.n	80030bc <HAL_ADC_ConfigChannel+0xd8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6818      	ldr	r0, [r3, #0]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	6819      	ldr	r1, [r3, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	461a      	mov	r2, r3
 80030ac:	f7ff fc41 	bl	8002932 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2100      	movs	r1, #0
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fbe9 	bl	800288e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	08db      	lsrs	r3, r3, #3
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d022      	beq.n	8003124 <HAL_ADC_ConfigChannel+0x140>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	6919      	ldr	r1, [r3, #16]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80030ee:	f7ff fb43 	bl	8002778 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	6919      	ldr	r1, [r3, #16]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	461a      	mov	r2, r3
 8003100:	f7ff fb8f 	bl	8002822 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6818      	ldr	r0, [r3, #0]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003110:	2b01      	cmp	r3, #1
 8003112:	d102      	bne.n	800311a <HAL_ADC_ConfigChannel+0x136>
 8003114:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003118:	e000      	b.n	800311c <HAL_ADC_ConfigChannel+0x138>
 800311a:	2300      	movs	r3, #0
 800311c:	461a      	mov	r2, r3
 800311e:	f7ff fb9b 	bl	8002858 <LL_ADC_SetOffsetSaturation>
 8003122:	e17b      	b.n	800341c <HAL_ADC_ConfigChannel+0x438>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fb48 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 8003130:	4603      	mov	r3, r0
 8003132:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10a      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x16c>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2100      	movs	r1, #0
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fb3d 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 8003146:	4603      	mov	r3, r0
 8003148:	0e9b      	lsrs	r3, r3, #26
 800314a:	f003 021f 	and.w	r2, r3, #31
 800314e:	e01e      	b.n	800318e <HAL_ADC_ConfigChannel+0x1aa>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2100      	movs	r1, #0
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff fb32 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 800315c:	4603      	mov	r3, r0
 800315e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003166:	fa93 f3a3 	rbit	r3, r3
 800316a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 800316e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003172:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 8003176:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_ADC_ConfigChannel+0x19e>
    return 32U;
 800317e:	2320      	movs	r3, #32
 8003180:	e004      	b.n	800318c <HAL_ADC_ConfigChannel+0x1a8>
  return __builtin_clz(value);
 8003182:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003186:	fab3 f383 	clz	r3, r3
 800318a:	b2db      	uxtb	r3, r3
 800318c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003196:	2b00      	cmp	r3, #0
 8003198:	d105      	bne.n	80031a6 <HAL_ADC_ConfigChannel+0x1c2>
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	0e9b      	lsrs	r3, r3, #26
 80031a0:	f003 031f 	and.w	r3, r3, #31
 80031a4:	e018      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x1f4>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031b2:	fa93 f3a3 	rbit	r3, r3
 80031b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80031ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80031c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_ADC_ConfigChannel+0x1ea>
    return 32U;
 80031ca:	2320      	movs	r3, #32
 80031cc:	e004      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x1f4>
  return __builtin_clz(value);
 80031ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031d2:	fab3 f383 	clz	r3, r3
 80031d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031d8:	429a      	cmp	r2, r3
 80031da:	d106      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x206>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2200      	movs	r2, #0
 80031e2:	2100      	movs	r1, #0
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff fb01 	bl	80027ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2101      	movs	r1, #1
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff fae5 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10a      	bne.n	8003216 <HAL_ADC_ConfigChannel+0x232>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2101      	movs	r1, #1
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff fada 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 800320c:	4603      	mov	r3, r0
 800320e:	0e9b      	lsrs	r3, r3, #26
 8003210:	f003 021f 	and.w	r2, r3, #31
 8003214:	e01e      	b.n	8003254 <HAL_ADC_ConfigChannel+0x270>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2101      	movs	r1, #1
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff facf 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 8003222:	4603      	mov	r3, r0
 8003224:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003228:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800322c:	fa93 f3a3 	rbit	r3, r3
 8003230:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003234:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800323c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x264>
    return 32U;
 8003244:	2320      	movs	r3, #32
 8003246:	e004      	b.n	8003252 <HAL_ADC_ConfigChannel+0x26e>
  return __builtin_clz(value);
 8003248:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800324c:	fab3 f383 	clz	r3, r3
 8003250:	b2db      	uxtb	r3, r3
 8003252:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800325c:	2b00      	cmp	r3, #0
 800325e:	d105      	bne.n	800326c <HAL_ADC_ConfigChannel+0x288>
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	0e9b      	lsrs	r3, r3, #26
 8003266:	f003 031f 	and.w	r3, r3, #31
 800326a:	e018      	b.n	800329e <HAL_ADC_ConfigChannel+0x2ba>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003274:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003278:	fa93 f3a3 	rbit	r3, r3
 800327c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003280:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003284:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003288:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x2b0>
    return 32U;
 8003290:	2320      	movs	r3, #32
 8003292:	e004      	b.n	800329e <HAL_ADC_ConfigChannel+0x2ba>
  return __builtin_clz(value);
 8003294:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003298:	fab3 f383 	clz	r3, r3
 800329c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800329e:	429a      	cmp	r2, r3
 80032a0:	d106      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x2cc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2200      	movs	r2, #0
 80032a8:	2101      	movs	r1, #1
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fa9e 	bl	80027ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2102      	movs	r1, #2
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff fa82 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 80032bc:	4603      	mov	r3, r0
 80032be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10a      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x2f8>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2102      	movs	r1, #2
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff fa77 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 80032d2:	4603      	mov	r3, r0
 80032d4:	0e9b      	lsrs	r3, r3, #26
 80032d6:	f003 021f 	and.w	r2, r3, #31
 80032da:	e01e      	b.n	800331a <HAL_ADC_ConfigChannel+0x336>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2102      	movs	r1, #2
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff fa6c 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032f2:	fa93 f3a3 	rbit	r3, r3
 80032f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80032fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003302:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_ADC_ConfigChannel+0x32a>
    return 32U;
 800330a:	2320      	movs	r3, #32
 800330c:	e004      	b.n	8003318 <HAL_ADC_ConfigChannel+0x334>
  return __builtin_clz(value);
 800330e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
 8003318:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003322:	2b00      	cmp	r3, #0
 8003324:	d105      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x34e>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	0e9b      	lsrs	r3, r3, #26
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	e016      	b.n	8003360 <HAL_ADC_ConfigChannel+0x37c>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800333e:	fa93 f3a3 	rbit	r3, r3
 8003342:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003344:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003346:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800334a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x372>
    return 32U;
 8003352:	2320      	movs	r3, #32
 8003354:	e004      	b.n	8003360 <HAL_ADC_ConfigChannel+0x37c>
  return __builtin_clz(value);
 8003356:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800335a:	fab3 f383 	clz	r3, r3
 800335e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003360:	429a      	cmp	r2, r3
 8003362:	d106      	bne.n	8003372 <HAL_ADC_ConfigChannel+0x38e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2200      	movs	r2, #0
 800336a:	2102      	movs	r1, #2
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fa3d 	bl	80027ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2103      	movs	r1, #3
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff fa21 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 800337e:	4603      	mov	r3, r0
 8003380:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10a      	bne.n	800339e <HAL_ADC_ConfigChannel+0x3ba>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2103      	movs	r1, #3
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff fa16 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 8003394:	4603      	mov	r3, r0
 8003396:	0e9b      	lsrs	r3, r3, #26
 8003398:	f003 021f 	and.w	r2, r3, #31
 800339c:	e017      	b.n	80033ce <HAL_ADC_ConfigChannel+0x3ea>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2103      	movs	r1, #3
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fa0b 	bl	80027c0 <LL_ADC_GetOffsetChannel>
 80033aa:	4603      	mov	r3, r0
 80033ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033b0:	fa93 f3a3 	rbit	r3, r3
 80033b4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80033b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033b8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80033ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_ADC_ConfigChannel+0x3e0>
    return 32U;
 80033c0:	2320      	movs	r3, #32
 80033c2:	e003      	b.n	80033cc <HAL_ADC_ConfigChannel+0x3e8>
  return __builtin_clz(value);
 80033c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033c6:	fab3 f383 	clz	r3, r3
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d105      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x402>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	e011      	b.n	800340a <HAL_ADC_ConfigChannel+0x426>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033ee:	fa93 f3a3 	rbit	r3, r3
 80033f2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80033f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80033f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x41e>
    return 32U;
 80033fe:	2320      	movs	r3, #32
 8003400:	e003      	b.n	800340a <HAL_ADC_ConfigChannel+0x426>
  return __builtin_clz(value);
 8003402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003404:	fab3 f383 	clz	r3, r3
 8003408:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800340a:	429a      	cmp	r2, r3
 800340c:	d106      	bne.n	800341c <HAL_ADC_ConfigChannel+0x438>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2200      	movs	r2, #0
 8003414:	2103      	movs	r1, #3
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff f9e8 	bl	80027ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff fb37 	bl	8002a94 <LL_ADC_IsEnabled>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	f040 813f 	bne.w	80036ac <HAL_ADC_ConfigChannel+0x6c8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	6819      	ldr	r1, [r3, #0]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	461a      	mov	r2, r3
 800343c:	f7ff faa4 	bl	8002988 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	4a8e      	ldr	r2, [pc, #568]	@ (8003680 <HAL_ADC_ConfigChannel+0x69c>)
 8003446:	4293      	cmp	r3, r2
 8003448:	f040 8130 	bne.w	80036ac <HAL_ADC_ConfigChannel+0x6c8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003458:	2b00      	cmp	r3, #0
 800345a:	d10b      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x490>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	0e9b      	lsrs	r3, r3, #26
 8003462:	3301      	adds	r3, #1
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	2b09      	cmp	r3, #9
 800346a:	bf94      	ite	ls
 800346c:	2301      	movls	r3, #1
 800346e:	2300      	movhi	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	e019      	b.n	80034a8 <HAL_ADC_ConfigChannel+0x4c4>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800347c:	fa93 f3a3 	rbit	r3, r3
 8003480:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003482:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003484:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 800348c:	2320      	movs	r3, #32
 800348e:	e003      	b.n	8003498 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8003490:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003492:	fab3 f383 	clz	r3, r3
 8003496:	b2db      	uxtb	r3, r3
 8003498:	3301      	adds	r3, #1
 800349a:	f003 031f 	and.w	r3, r3, #31
 800349e:	2b09      	cmp	r3, #9
 80034a0:	bf94      	ite	ls
 80034a2:	2301      	movls	r3, #1
 80034a4:	2300      	movhi	r3, #0
 80034a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d079      	beq.n	80035a0 <HAL_ADC_ConfigChannel+0x5bc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d107      	bne.n	80034c8 <HAL_ADC_ConfigChannel+0x4e4>
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	0e9b      	lsrs	r3, r3, #26
 80034be:	3301      	adds	r3, #1
 80034c0:	069b      	lsls	r3, r3, #26
 80034c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034c6:	e015      	b.n	80034f4 <HAL_ADC_ConfigChannel+0x510>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034d0:	fa93 f3a3 	rbit	r3, r3
 80034d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80034d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80034da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x500>
    return 32U;
 80034e0:	2320      	movs	r3, #32
 80034e2:	e003      	b.n	80034ec <HAL_ADC_ConfigChannel+0x508>
  return __builtin_clz(value);
 80034e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034e6:	fab3 f383 	clz	r3, r3
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	3301      	adds	r3, #1
 80034ee:	069b      	lsls	r3, r3, #26
 80034f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d109      	bne.n	8003514 <HAL_ADC_ConfigChannel+0x530>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	0e9b      	lsrs	r3, r3, #26
 8003506:	3301      	adds	r3, #1
 8003508:	f003 031f 	and.w	r3, r3, #31
 800350c:	2101      	movs	r1, #1
 800350e:	fa01 f303 	lsl.w	r3, r1, r3
 8003512:	e017      	b.n	8003544 <HAL_ADC_ConfigChannel+0x560>
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800351c:	fa93 f3a3 	rbit	r3, r3
 8003520:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003524:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x54c>
    return 32U;
 800352c:	2320      	movs	r3, #32
 800352e:	e003      	b.n	8003538 <HAL_ADC_ConfigChannel+0x554>
  return __builtin_clz(value);
 8003530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003532:	fab3 f383 	clz	r3, r3
 8003536:	b2db      	uxtb	r3, r3
 8003538:	3301      	adds	r3, #1
 800353a:	f003 031f 	and.w	r3, r3, #31
 800353e:	2101      	movs	r1, #1
 8003540:	fa01 f303 	lsl.w	r3, r1, r3
 8003544:	ea42 0103 	orr.w	r1, r2, r3
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <HAL_ADC_ConfigChannel+0x586>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	0e9b      	lsrs	r3, r3, #26
 800355a:	3301      	adds	r3, #1
 800355c:	f003 021f 	and.w	r2, r3, #31
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	051b      	lsls	r3, r3, #20
 8003568:	e018      	b.n	800359c <HAL_ADC_ConfigChannel+0x5b8>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003572:	fa93 f3a3 	rbit	r3, r3
 8003576:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800357a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800357c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_ADC_ConfigChannel+0x5a2>
    return 32U;
 8003582:	2320      	movs	r3, #32
 8003584:	e003      	b.n	800358e <HAL_ADC_ConfigChannel+0x5aa>
  return __builtin_clz(value);
 8003586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003588:	fab3 f383 	clz	r3, r3
 800358c:	b2db      	uxtb	r3, r3
 800358e:	3301      	adds	r3, #1
 8003590:	f003 021f 	and.w	r2, r3, #31
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800359c:	430b      	orrs	r3, r1
 800359e:	e080      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x6be>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d107      	bne.n	80035bc <HAL_ADC_ConfigChannel+0x5d8>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	0e9b      	lsrs	r3, r3, #26
 80035b2:	3301      	adds	r3, #1
 80035b4:	069b      	lsls	r3, r3, #26
 80035b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035ba:	e015      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x604>
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c4:	fa93 f3a3 	rbit	r3, r3
 80035c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80035ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035cc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80035ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x5f4>
    return 32U;
 80035d4:	2320      	movs	r3, #32
 80035d6:	e003      	b.n	80035e0 <HAL_ADC_ConfigChannel+0x5fc>
  return __builtin_clz(value);
 80035d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035da:	fab3 f383 	clz	r3, r3
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	3301      	adds	r3, #1
 80035e2:	069b      	lsls	r3, r3, #26
 80035e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d109      	bne.n	8003608 <HAL_ADC_ConfigChannel+0x624>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	0e9b      	lsrs	r3, r3, #26
 80035fa:	3301      	adds	r3, #1
 80035fc:	f003 031f 	and.w	r3, r3, #31
 8003600:	2101      	movs	r1, #1
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	e017      	b.n	8003638 <HAL_ADC_ConfigChannel+0x654>
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360e:	6a3b      	ldr	r3, [r7, #32]
 8003610:	fa93 f3a3 	rbit	r3, r3
 8003614:	61fb      	str	r3, [r7, #28]
  return result;
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800361a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x640>
    return 32U;
 8003620:	2320      	movs	r3, #32
 8003622:	e003      	b.n	800362c <HAL_ADC_ConfigChannel+0x648>
  return __builtin_clz(value);
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	fab3 f383 	clz	r3, r3
 800362a:	b2db      	uxtb	r3, r3
 800362c:	3301      	adds	r3, #1
 800362e:	f003 031f 	and.w	r3, r3, #31
 8003632:	2101      	movs	r1, #1
 8003634:	fa01 f303 	lsl.w	r3, r1, r3
 8003638:	ea42 0103 	orr.w	r1, r2, r3
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10d      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x680>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	0e9b      	lsrs	r3, r3, #26
 800364e:	3301      	adds	r3, #1
 8003650:	f003 021f 	and.w	r2, r3, #31
 8003654:	4613      	mov	r3, r2
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4413      	add	r3, r2
 800365a:	3b1e      	subs	r3, #30
 800365c:	051b      	lsls	r3, r3, #20
 800365e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003662:	e01d      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x6bc>
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	fa93 f3a3 	rbit	r3, r3
 8003670:	613b      	str	r3, [r7, #16]
  return result;
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d103      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 800367c:	2320      	movs	r3, #32
 800367e:	e005      	b.n	800368c <HAL_ADC_ConfigChannel+0x6a8>
 8003680:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	fab3 f383 	clz	r3, r3
 800368a:	b2db      	uxtb	r3, r3
 800368c:	3301      	adds	r3, #1
 800368e:	f003 021f 	and.w	r2, r3, #31
 8003692:	4613      	mov	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	4413      	add	r3, r2
 8003698:	3b1e      	subs	r3, #30
 800369a:	051b      	lsls	r3, r3, #20
 800369c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a6:	4619      	mov	r1, r3
 80036a8:	f7ff f943 	bl	8002932 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	4b43      	ldr	r3, [pc, #268]	@ (80037c0 <HAL_ADC_ConfigChannel+0x7dc>)
 80036b2:	4013      	ands	r3, r2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d079      	beq.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036b8:	4842      	ldr	r0, [pc, #264]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7e0>)
 80036ba:	f7ff f829 	bl	8002710 <LL_ADC_GetCommonPathInternalCh>
 80036be:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a40      	ldr	r2, [pc, #256]	@ (80037c8 <HAL_ADC_ConfigChannel+0x7e4>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d124      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d11e      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a3b      	ldr	r2, [pc, #236]	@ (80037cc <HAL_ADC_ConfigChannel+0x7e8>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d164      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036ea:	4619      	mov	r1, r3
 80036ec:	4835      	ldr	r0, [pc, #212]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7e0>)
 80036ee:	f7fe fffc 	bl	80026ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036f2:	4b37      	ldr	r3, [pc, #220]	@ (80037d0 <HAL_ADC_ConfigChannel+0x7ec>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	099b      	lsrs	r3, r3, #6
 80036f8:	4a36      	ldr	r2, [pc, #216]	@ (80037d4 <HAL_ADC_ConfigChannel+0x7f0>)
 80036fa:	fba2 2303 	umull	r2, r3, r2, r3
 80036fe:	099b      	lsrs	r3, r3, #6
 8003700:	3301      	adds	r3, #1
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003706:	e002      	b.n	800370e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	3b01      	subs	r3, #1
 800370c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1f9      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003714:	e04a      	b.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a2f      	ldr	r2, [pc, #188]	@ (80037d8 <HAL_ADC_ConfigChannel+0x7f4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d113      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003720:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003724:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10d      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a26      	ldr	r2, [pc, #152]	@ (80037cc <HAL_ADC_ConfigChannel+0x7e8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d13a      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800373a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800373e:	4619      	mov	r1, r3
 8003740:	4820      	ldr	r0, [pc, #128]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003742:	f7fe ffd2 	bl	80026ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003746:	e031      	b.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a23      	ldr	r2, [pc, #140]	@ (80037dc <HAL_ADC_ConfigChannel+0x7f8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d113      	bne.n	800377a <HAL_ADC_ConfigChannel+0x796>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003752:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10d      	bne.n	800377a <HAL_ADC_ConfigChannel+0x796>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1a      	ldr	r2, [pc, #104]	@ (80037cc <HAL_ADC_ConfigChannel+0x7e8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d121      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003768:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800376c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003770:	4619      	mov	r1, r3
 8003772:	4814      	ldr	r0, [pc, #80]	@ (80037c4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003774:	f7fe ffb9 	bl	80026ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003778:	e018      	b.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a18      	ldr	r2, [pc, #96]	@ (80037e0 <HAL_ADC_ConfigChannel+0x7fc>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d113      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a10      	ldr	r2, [pc, #64]	@ (80037cc <HAL_ADC_ConfigChannel+0x7e8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d00e      	beq.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f7fe ffca 	bl	800272c <LL_ADC_EnableChannelVDDcore>
 8003798:	e008      	b.n	80037ac <HAL_ADC_ConfigChannel+0x7c8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379e:	f043 0220 	orr.w	r2, r3, #32
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80037b4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	37d8      	adds	r7, #216	@ 0xd8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	80080000 	.word	0x80080000
 80037c4:	42028300 	.word	0x42028300
 80037c8:	c3210000 	.word	0xc3210000
 80037cc:	42028000 	.word	0x42028000
 80037d0:	20000000 	.word	0x20000000
 80037d4:	053e2d63 	.word	0x053e2d63
 80037d8:	88600004 	.word	0x88600004
 80037dc:	c7520000 	.word	0xc7520000
 80037e0:	99200040 	.word	0x99200040

080037e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff f94d 	bl	8002a94 <LL_ADC_IsEnabled>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d166      	bne.n	80038ce <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	4b34      	ldr	r3, [pc, #208]	@ (80038d8 <ADC_Enable+0xf4>)
 8003808:	4013      	ands	r3, r2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00d      	beq.n	800382a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003812:	f043 0210 	orr.w	r2, r3, #16
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800381e:	f043 0201 	orr.w	r2, r3, #1
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e052      	b.n	80038d0 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f7ff f91c 	bl	8002a6c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003834:	4829      	ldr	r0, [pc, #164]	@ (80038dc <ADC_Enable+0xf8>)
 8003836:	f7fe ff6b 	bl	8002710 <LL_ADC_GetCommonPathInternalCh>
 800383a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800383c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003840:	2b00      	cmp	r3, #0
 8003842:	d010      	beq.n	8003866 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003844:	4b26      	ldr	r3, [pc, #152]	@ (80038e0 <ADC_Enable+0xfc>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	099b      	lsrs	r3, r3, #6
 800384a:	4a26      	ldr	r2, [pc, #152]	@ (80038e4 <ADC_Enable+0x100>)
 800384c:	fba2 2303 	umull	r2, r3, r2, r3
 8003850:	099b      	lsrs	r3, r3, #6
 8003852:	3301      	adds	r3, #1
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003858:	e002      	b.n	8003860 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	3b01      	subs	r3, #1
 800385e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1f9      	bne.n	800385a <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003866:	f7fe fefd 	bl	8002664 <HAL_GetTick>
 800386a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800386c:	e028      	b.n	80038c0 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff f90e 	bl	8002a94 <LL_ADC_IsEnabled>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d104      	bne.n	8003888 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff f8f2 	bl	8002a6c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003888:	f7fe feec 	bl	8002664 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d914      	bls.n	80038c0 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d00d      	beq.n	80038c0 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a8:	f043 0210 	orr.w	r2, r3, #16
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b4:	f043 0201 	orr.w	r2, r3, #1
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e007      	b.n	80038d0 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d1cf      	bne.n	800386e <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	8000003f 	.word	0x8000003f
 80038dc:	42028300 	.word	0x42028300
 80038e0:	20000000 	.word	0x20000000
 80038e4:	053e2d63 	.word	0x053e2d63

080038e8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fa:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d14b      	bne.n	800399a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003906:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0308 	and.w	r3, r3, #8
 8003918:	2b00      	cmp	r3, #0
 800391a:	d021      	beq.n	8003960 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f7fe ffc7 	bl	80028b4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d032      	beq.n	8003992 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d12b      	bne.n	8003992 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d11f      	bne.n	8003992 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003956:	f043 0201 	orr.w	r2, r3, #1
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	659a      	str	r2, [r3, #88]	@ 0x58
 800395e:	e018      	b.n	8003992 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d111      	bne.n	8003992 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d105      	bne.n	8003992 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f7fd feb4 	bl	8001700 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003998:	e00e      	b.n	80039b8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399e:	f003 0310 	and.w	r3, r3, #16
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f7ff fb12 	bl	8002fd0 <HAL_ADC_ErrorCallback>
}
 80039ac:	e004      	b.n	80039b8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
}
 80039b8:	bf00      	nop
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f7ff faf4 	bl	8002fbc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039d4:	bf00      	nop
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fa:	f043 0204 	orr.w	r2, r3, #4
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	f7ff fae4 	bl	8002fd0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a08:	bf00      	nop
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a20:	4b0c      	ldr	r3, [pc, #48]	@ (8003a54 <__NVIC_SetPriorityGrouping+0x44>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a42:	4a04      	ldr	r2, [pc, #16]	@ (8003a54 <__NVIC_SetPriorityGrouping+0x44>)
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	60d3      	str	r3, [r2, #12]
}
 8003a48:	bf00      	nop
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a5c:	4b04      	ldr	r3, [pc, #16]	@ (8003a70 <__NVIC_GetPriorityGrouping+0x18>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	0a1b      	lsrs	r3, r3, #8
 8003a62:	f003 0307 	and.w	r3, r3, #7
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr
 8003a70:	e000ed00 	.word	0xe000ed00

08003a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	db0b      	blt.n	8003a9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a86:	88fb      	ldrh	r3, [r7, #6]
 8003a88:	f003 021f 	and.w	r2, r3, #31
 8003a8c:	4907      	ldr	r1, [pc, #28]	@ (8003aac <__NVIC_EnableIRQ+0x38>)
 8003a8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a92:	095b      	lsrs	r3, r3, #5
 8003a94:	2001      	movs	r0, #1
 8003a96:	fa00 f202 	lsl.w	r2, r0, r2
 8003a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	e000e100 	.word	0xe000e100

08003ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	6039      	str	r1, [r7, #0]
 8003aba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003abc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	db0a      	blt.n	8003ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	490c      	ldr	r1, [pc, #48]	@ (8003afc <__NVIC_SetPriority+0x4c>)
 8003aca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ace:	0112      	lsls	r2, r2, #4
 8003ad0:	b2d2      	uxtb	r2, r2
 8003ad2:	440b      	add	r3, r1
 8003ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ad8:	e00a      	b.n	8003af0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	4908      	ldr	r1, [pc, #32]	@ (8003b00 <__NVIC_SetPriority+0x50>)
 8003ae0:	88fb      	ldrh	r3, [r7, #6]
 8003ae2:	f003 030f 	and.w	r3, r3, #15
 8003ae6:	3b04      	subs	r3, #4
 8003ae8:	0112      	lsls	r2, r2, #4
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	440b      	add	r3, r1
 8003aee:	761a      	strb	r2, [r3, #24]
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	e000e100 	.word	0xe000e100
 8003b00:	e000ed00 	.word	0xe000ed00

08003b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b089      	sub	sp, #36	@ 0x24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f1c3 0307 	rsb	r3, r3, #7
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	bf28      	it	cs
 8003b22:	2304      	movcs	r3, #4
 8003b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	3304      	adds	r3, #4
 8003b2a:	2b06      	cmp	r3, #6
 8003b2c:	d902      	bls.n	8003b34 <NVIC_EncodePriority+0x30>
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	3b03      	subs	r3, #3
 8003b32:	e000      	b.n	8003b36 <NVIC_EncodePriority+0x32>
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b38:	f04f 32ff 	mov.w	r2, #4294967295
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	43da      	mvns	r2, r3
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	401a      	ands	r2, r3
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	fa01 f303 	lsl.w	r3, r1, r3
 8003b56:	43d9      	mvns	r1, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b5c:	4313      	orrs	r3, r2
         );
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3724      	adds	r7, #36	@ 0x24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr

08003b6a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b082      	sub	sp, #8
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7ff ff4c 	bl	8003a10 <__NVIC_SetPriorityGrouping>
}
 8003b78:	bf00      	nop
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
 8003b8c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b8e:	f7ff ff63 	bl	8003a58 <__NVIC_GetPriorityGrouping>
 8003b92:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	68b9      	ldr	r1, [r7, #8]
 8003b98:	6978      	ldr	r0, [r7, #20]
 8003b9a:	f7ff ffb3 	bl	8003b04 <NVIC_EncodePriority>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff ff82 	bl	8003ab0 <__NVIC_SetPriority>
}
 8003bac:	bf00      	nop
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	4603      	mov	r3, r0
 8003bbc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff ff56 	bl	8003a74 <__NVIC_EnableIRQ>
}
 8003bc8:	bf00      	nop
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003be0:	d301      	bcc.n	8003be6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003be2:	2301      	movs	r3, #1
 8003be4:	e00d      	b.n	8003c02 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003be6:	4a0a      	ldr	r2, [pc, #40]	@ (8003c10 <HAL_SYSTICK_Config+0x40>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003bee:	4b08      	ldr	r3, [pc, #32]	@ (8003c10 <HAL_SYSTICK_Config+0x40>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003bf4:	4b06      	ldr	r3, [pc, #24]	@ (8003c10 <HAL_SYSTICK_Config+0x40>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a05      	ldr	r2, [pc, #20]	@ (8003c10 <HAL_SYSTICK_Config+0x40>)
 8003bfa:	f043 0303 	orr.w	r3, r3, #3
 8003bfe:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	e000e010 	.word	0xe000e010

08003c14 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d844      	bhi.n	8003cac <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003c22:	a201      	add	r2, pc, #4	@ (adr r2, 8003c28 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c28:	08003c4b 	.word	0x08003c4b
 8003c2c:	08003c69 	.word	0x08003c69
 8003c30:	08003c8b 	.word	0x08003c8b
 8003c34:	08003cad 	.word	0x08003cad
 8003c38:	08003c3d 	.word	0x08003c3d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a1e      	ldr	r2, [pc, #120]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c42:	f043 0304 	orr.w	r3, r3, #4
 8003c46:	6013      	str	r3, [r2, #0]
      break;
 8003c48:	e031      	b.n	8003cae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a1b      	ldr	r2, [pc, #108]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c50:	f023 0304 	bic.w	r3, r3, #4
 8003c54:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003c56:	4b1a      	ldr	r3, [pc, #104]	@ (8003cc0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003c58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c5c:	4a18      	ldr	r2, [pc, #96]	@ (8003cc0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003c5e:	f023 030c 	bic.w	r3, r3, #12
 8003c62:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003c66:	e022      	b.n	8003cae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003c68:	4b14      	ldr	r3, [pc, #80]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a13      	ldr	r2, [pc, #76]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c6e:	f023 0304 	bic.w	r3, r3, #4
 8003c72:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003c74:	4b12      	ldr	r3, [pc, #72]	@ (8003cc0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003c76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c7a:	f023 030c 	bic.w	r3, r3, #12
 8003c7e:	4a10      	ldr	r2, [pc, #64]	@ (8003cc0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003c80:	f043 0304 	orr.w	r3, r3, #4
 8003c84:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003c88:	e011      	b.n	8003cae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a0b      	ldr	r2, [pc, #44]	@ (8003cbc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003c90:	f023 0304 	bic.w	r3, r3, #4
 8003c94:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003c96:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003c98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c9c:	f023 030c 	bic.w	r3, r3, #12
 8003ca0:	4a07      	ldr	r2, [pc, #28]	@ (8003cc0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003ca2:	f043 0308 	orr.w	r3, r3, #8
 8003ca6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003caa:	e000      	b.n	8003cae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003cac:	bf00      	nop
  }
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	e000e010 	.word	0xe000e010
 8003cc0:	44020c00 	.word	0x44020c00

08003cc4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003cca:	4b17      	ldr	r3, [pc, #92]	@ (8003d28 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d002      	beq.n	8003cdc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003cd6:	2304      	movs	r3, #4
 8003cd8:	607b      	str	r3, [r7, #4]
 8003cda:	e01e      	b.n	8003d1a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003cdc:	4b13      	ldr	r3, [pc, #76]	@ (8003d2c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8003cde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003ce2:	f003 030c 	and.w	r3, r3, #12
 8003ce6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d00f      	beq.n	8003d0e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d80f      	bhi.n	8003d14 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	d003      	beq.n	8003d08 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003d00:	e008      	b.n	8003d14 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003d02:	2300      	movs	r3, #0
 8003d04:	607b      	str	r3, [r7, #4]
        break;
 8003d06:	e008      	b.n	8003d1a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	607b      	str	r3, [r7, #4]
        break;
 8003d0c:	e005      	b.n	8003d1a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	607b      	str	r3, [r7, #4]
        break;
 8003d12:	e002      	b.n	8003d1a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003d14:	2300      	movs	r3, #0
 8003d16:	607b      	str	r3, [r7, #4]
        break;
 8003d18:	bf00      	nop
    }
  }
  return systick_source;
 8003d1a:	687b      	ldr	r3, [r7, #4]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr
 8003d28:	e000e010 	.word	0xe000e010
 8003d2c:	44020c00 	.word	0x44020c00

08003d30 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
 8003d3c:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e04f      	b.n	8003de8 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d101      	bne.n	8003d56 <HAL_DMA_Start_IT+0x26>
 8003d52:	2302      	movs	r3, #2
 8003d54:	e048      	b.n	8003de8 <HAL_DMA_Start_IT+0xb8>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d136      	bne.n	8003dd8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2202      	movs	r2, #2
 8003d6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	68b9      	ldr	r1, [r7, #8]
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 f9d3 	bl	800412a <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003d92:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d007      	beq.n	8003dac <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695a      	ldr	r2, [r3, #20]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003daa:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695a      	ldr	r2, [r3, #20]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003dc2:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0201 	orr.w	r2, r2, #1
 8003dd2:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e007      	b.n	8003de8 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2240      	movs	r2, #64	@ 0x40
 8003ddc:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003e00:	f023 030f 	bic.w	r3, r3, #15
 8003e04:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e0e:	3b50      	subs	r3, #80	@ 0x50
 8003e10:	09db      	lsrs	r3, r3, #7
 8003e12:	f003 031f 	and.w	r3, r3, #31
 8003e16:	2201      	movs	r2, #1
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	4013      	ands	r3, r2
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 813b 	beq.w	80040a6 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d011      	beq.n	8003e62 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00a      	beq.n	8003e62 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e54:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	f043 0201 	orr.w	r2, r3, #1
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d011      	beq.n	8003e94 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00a      	beq.n	8003e94 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e86:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e8c:	f043 0202 	orr.w	r2, r3, #2
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d011      	beq.n	8003ec6 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00a      	beq.n	8003ec6 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003eb8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ebe:	f043 0204 	orr.w	r2, r3, #4
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	691b      	ldr	r3, [r3, #16]
 8003ecc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d011      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003eea:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef0:	f043 0208 	orr.w	r2, r3, #8
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d013      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	695b      	ldr	r3, [r3, #20]
 8003f0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00c      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f1c:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d003      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d04c      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d045      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f52:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d12e      	bne.n	8003fbe <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695a      	ldr	r2, [r3, #20]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f6e:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	695a      	ldr	r2, [r3, #20]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0202 	orr.w	r2, r2, #2
 8003f7e:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d007      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f98:	2201      	movs	r2, #1
 8003f9a:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d07a      	beq.n	80040aa <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	4798      	blx	r3
        }

        return;
 8003fbc:	e075      	b.n	80040aa <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2205      	movs	r2, #5
 8003fc2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d039      	beq.n	8004058 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d032      	beq.n	8004058 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d012      	beq.n	8004024 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004004:	2b00      	cmp	r3, #0
 8004006:	d116      	bne.n	8004036 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800400e:	2b00      	cmp	r3, #0
 8004010:	d111      	bne.n	8004036 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800401e:	2201      	movs	r2, #1
 8004020:	731a      	strb	r2, [r3, #12]
 8004022:	e008      	b.n	8004036 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800402a:	2b00      	cmp	r3, #0
 800402c:	d103      	bne.n	8004036 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800403e:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405c:	2b00      	cmp	r3, #0
 800405e:	d025      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695a      	ldr	r2, [r3, #20]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0202 	orr.w	r2, r2, #2
 800406e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800407c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004088:	2201      	movs	r2, #1
 800408a:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004098:	2b00      	cmp	r3, #0
 800409a:	d007      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	4798      	blx	r3
 80040a4:	e002      	b.n	80040ac <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 80040a6:	bf00      	nop
 80040a8:	e000      	b.n	80040ac <HAL_DMA_IRQHandler+0x2bc>
        return;
 80040aa:	bf00      	nop
    }
  }
}
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80040b2:	b480      	push	{r7}
 80040b4:	b085      	sub	sp, #20
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
 80040ba:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e02b      	b.n	800411e <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80040ce:	f023 030f 	bic.w	r3, r3, #15
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040dc:	3b50      	subs	r3, #80	@ 0x50
 80040de:	09db      	lsrs	r3, r3, #7
 80040e0:	f003 031f 	and.w	r3, r3, #31
 80040e4:	2201      	movs	r2, #1
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	f003 0310 	and.w	r3, r3, #16
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d012      	beq.n	800411c <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	f003 0311 	and.w	r3, r3, #17
 80040fc:	2b11      	cmp	r3, #17
 80040fe:	d106      	bne.n	800410e <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	431a      	orrs	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	605a      	str	r2, [r3, #4]
 800410c:	e006      	b.n	800411c <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	43db      	mvns	r3, r3
 8004116:	401a      	ands	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr

0800412a <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 800412a:	b480      	push	{r7}
 800412c:	b085      	sub	sp, #20
 800412e:	af00      	add	r7, sp, #0
 8004130:	60f8      	str	r0, [r7, #12]
 8004132:	60b9      	str	r1, [r7, #8]
 8004134:	607a      	str	r2, [r7, #4]
 8004136:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800413e:	0c1b      	lsrs	r3, r3, #16
 8004140:	041b      	lsls	r3, r3, #16
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	b291      	uxth	r1, r2
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	6812      	ldr	r2, [r2, #0]
 800414a:	430b      	orrs	r3, r1
 800414c:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004156:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004168:	bf00      	nop
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 800417c:	f7fe fa72 	bl	8002664 <HAL_GetTick>
 8004180:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e085      	b.n	8004298 <HAL_DMAEx_List_Init+0x124>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a43      	ldr	r2, [pc, #268]	@ (80042a0 <HAL_DMAEx_List_Init+0x12c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d049      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a42      	ldr	r2, [pc, #264]	@ (80042a4 <HAL_DMAEx_List_Init+0x130>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d044      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a40      	ldr	r2, [pc, #256]	@ (80042a8 <HAL_DMAEx_List_Init+0x134>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d03f      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a3f      	ldr	r2, [pc, #252]	@ (80042ac <HAL_DMAEx_List_Init+0x138>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d03a      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a3d      	ldr	r2, [pc, #244]	@ (80042b0 <HAL_DMAEx_List_Init+0x13c>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d035      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a3c      	ldr	r2, [pc, #240]	@ (80042b4 <HAL_DMAEx_List_Init+0x140>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d030      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a3a      	ldr	r2, [pc, #232]	@ (80042b8 <HAL_DMAEx_List_Init+0x144>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d02b      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a39      	ldr	r2, [pc, #228]	@ (80042bc <HAL_DMAEx_List_Init+0x148>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d026      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a37      	ldr	r2, [pc, #220]	@ (80042c0 <HAL_DMAEx_List_Init+0x14c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d021      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a36      	ldr	r2, [pc, #216]	@ (80042c4 <HAL_DMAEx_List_Init+0x150>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d01c      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a34      	ldr	r2, [pc, #208]	@ (80042c8 <HAL_DMAEx_List_Init+0x154>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d017      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a33      	ldr	r2, [pc, #204]	@ (80042cc <HAL_DMAEx_List_Init+0x158>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d012      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a31      	ldr	r2, [pc, #196]	@ (80042d0 <HAL_DMAEx_List_Init+0x15c>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d00d      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a30      	ldr	r2, [pc, #192]	@ (80042d4 <HAL_DMAEx_List_Init+0x160>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d008      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a2e      	ldr	r2, [pc, #184]	@ (80042d8 <HAL_DMAEx_List_Init+0x164>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d003      	beq.n	800422a <HAL_DMAEx_List_Init+0xb6>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a2d      	ldr	r2, [pc, #180]	@ (80042dc <HAL_DMAEx_List_Init+0x168>)
 8004228:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2202      	movs	r2, #2
 8004236:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695a      	ldr	r2, [r3, #20]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0206 	orr.w	r2, r2, #6
 8004248:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800424a:	e00f      	b.n	800426c <HAL_DMAEx_List_Init+0xf8>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800424c:	f7fe fa0a 	bl	8002664 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b05      	cmp	r3, #5
 8004258:	d908      	bls.n	800426c <HAL_DMAEx_List_Init+0xf8>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2210      	movs	r2, #16
 800425e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2203      	movs	r2, #3
 8004264:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e015      	b.n	8004298 <HAL_DMAEx_List_Init+0x124>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e8      	bne.n	800424c <HAL_DMAEx_List_Init+0xd8>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 fa94 	bl	80047a8 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40020050 	.word	0x40020050
 80042a4:	400200d0 	.word	0x400200d0
 80042a8:	40020150 	.word	0x40020150
 80042ac:	400201d0 	.word	0x400201d0
 80042b0:	40020250 	.word	0x40020250
 80042b4:	400202d0 	.word	0x400202d0
 80042b8:	40020350 	.word	0x40020350
 80042bc:	400203d0 	.word	0x400203d0
 80042c0:	40021050 	.word	0x40021050
 80042c4:	400210d0 	.word	0x400210d0
 80042c8:	40021150 	.word	0x40021150
 80042cc:	400211d0 	.word	0x400211d0
 80042d0:	40021250 	.word	0x40021250
 80042d4:	400212d0 	.word	0x400212d0
 80042d8:	40021350 	.word	0x40021350
 80042dc:	400213d0 	.word	0x400213d0

080042e0 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_DMAEx_List_Start_IT+0x16>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e082      	b.n	8004400 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004300:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800430c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800430e:	7dfb      	ldrb	r3, [r7, #23]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d005      	beq.n	8004320 <HAL_DMAEx_List_Start_IT+0x40>
 8004314:	7dfb      	ldrb	r3, [r7, #23]
 8004316:	2b02      	cmp	r3, #2
 8004318:	d16a      	bne.n	80043f0 <HAL_DMAEx_List_Start_IT+0x110>
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d067      	beq.n	80043f0 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	d157      	bne.n	80043dc <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004332:	2b01      	cmp	r3, #1
 8004334:	d101      	bne.n	800433a <HAL_DMAEx_List_Start_IT+0x5a>
 8004336:	2302      	movs	r3, #2
 8004338:	e062      	b.n	8004400 <HAL_DMAEx_List_Start_IT+0x120>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2202      	movs	r2, #2
 8004346:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800434e:	2202      	movs	r2, #2
 8004350:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800435c:	2200      	movs	r2, #0
 800435e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695a      	ldr	r2, [r3, #20]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800436e:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004374:	2b00      	cmp	r3, #0
 8004376:	d007      	beq.n	8004388 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	695a      	ldr	r2, [r3, #20]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004386:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438c:	2b00      	cmp	r3, #0
 800438e:	d007      	beq.n	80043a0 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	695a      	ldr	r2, [r3, #20]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800439e:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f107 010c 	add.w	r1, r7, #12
 80043aa:	2200      	movs	r2, #0
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 fd97 	bl	8004ee0 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4619      	mov	r1, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	0c0b      	lsrs	r3, r1, #16
 80043c0:	041b      	lsls	r3, r3, #16
 80043c2:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80043d0:	4013      	ands	r3, r2
 80043d2:	68f9      	ldr	r1, [r7, #12]
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	430b      	orrs	r3, r1
 80043da:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0201 	orr.w	r2, r2, #1
 80043ea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e007      	b.n	8004400 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2240      	movs	r2, #64	@ 0x40
 80043f4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
}
 8004400:	4618      	mov	r0, r3
 8004402:	3718      	adds	r7, #24
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d002      	beq.n	800441e <HAL_DMAEx_List_BuildNode+0x16>
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e004      	b.n	800442c <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 8004422:	6839      	ldr	r1, [r7, #0]
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 fa8d 	bl	8004944 <DMA_List_BuildNode>

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_DMAEx_List_GetNodeConfig+0x16>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e004      	b.n	8004458 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 800444e:	6839      	ldr	r1, [r7, #0]
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 fbcf 	bl	8004bf4 <DMA_List_GetNodeConfig>

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b08c      	sub	sp, #48	@ 0x30
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <HAL_DMAEx_List_InsertNode+0x18>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0b6      	b.n	80045ea <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d104      	bne.n	800448e <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2204      	movs	r2, #4
 8004488:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e0ad      	b.n	80045ea <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	68b9      	ldr	r1, [r7, #8]
 8004496:	4618      	mov	r0, r3
 8004498:	f000 fcb6 	bl	8004e08 <DMA_List_CheckNodesBaseAddresses>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d004      	beq.n	80044ac <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2205      	movs	r2, #5
 80044a6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e09e      	b.n	80045ea <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fcd7 	bl	8004e68 <DMA_List_CheckNodesTypes>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d004      	beq.n	80044ca <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2204      	movs	r2, #4
 80044c4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e08f      	b.n	80045ea <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2202      	movs	r2, #2
 80044ce:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2200      	movs	r2, #0
 80044d4:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 80044d6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80044da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80044de:	4619      	mov	r1, r3
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 fcfd 	bl	8004ee0 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d11a      	bne.n	8004524 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d106      	bne.n	8004502 <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2201      	movs	r2, #1
 80044fe:	609a      	str	r2, [r3, #8]
 8004500:	e06c      	b.n	80045dc <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800450e:	4013      	ands	r3, r2
 8004510:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004514:	4319      	orrs	r1, r3
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2202      	movs	r2, #2
 8004520:	609a      	str	r2, [r3, #8]
 8004522:	e05b      	b.n	80045dc <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10f      	bne.n	800454a <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004534:	4013      	ands	r3, r2
 8004536:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800453a:	4319      	orrs	r1, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	e043      	b.n	80045d2 <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 800454e:	f107 0314 	add.w	r3, r7, #20
 8004552:	461a      	mov	r2, r3
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 fcf2 	bl	8004f40 <DMA_List_FindNode>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d132      	bne.n	80045c8 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 8004562:	69fa      	ldr	r2, [r7, #28]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	429a      	cmp	r2, r3
 800456a:	d11a      	bne.n	80045a2 <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00b      	beq.n	800458c <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	461a      	mov	r2, r3
 800457a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800457e:	4013      	ands	r3, r2
 8004580:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004582:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004584:	4319      	orrs	r1, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004592:	4013      	ands	r3, r2
 8004594:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004598:	4319      	orrs	r1, r3
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80045a0:	e017      	b.n	80045d2 <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 80045a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80045b8:	4013      	ands	r3, r2
 80045ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045be:	4319      	orrs	r1, r3
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80045c6:	e004      	b.n	80045d2 <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2206      	movs	r2, #6
 80045cc:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e00b      	b.n	80045ea <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	1c5a      	adds	r2, r3, #1
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3730      	adds	r7, #48	@ 0x30
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b08a      	sub	sp, #40	@ 0x28
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e052      	b.n	80046aa <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d104      	bne.n	8004616 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e049      	b.n	80046aa <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00c      	beq.n	8004638 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d101      	bne.n	800462e <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 800462a:	2300      	movs	r3, #0
 800462c:	e03d      	b.n	80046aa <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2204      	movs	r2, #4
 8004632:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e038      	b.n	80046aa <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	695b      	ldr	r3, [r3, #20]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d104      	bne.n	800464a <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2204      	movs	r2, #4
 8004644:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e02f      	b.n	80046aa <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2202      	movs	r2, #2
 800464e:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f107 0220 	add.w	r2, r7, #32
 800465e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fc3c 	bl	8004ee0 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 800466c:	f107 030c 	add.w	r3, r7, #12
 8004670:	461a      	mov	r2, r3
 8004672:	2100      	movs	r1, #0
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 fc63 	bl	8004f40 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	461a      	mov	r2, r3
 8004680:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004684:	4013      	ands	r3, r2
 8004686:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	4610      	mov	r0, r2
 800468c:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800468e:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004690:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3728      	adds	r7, #40	@ 0x28
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <HAL_DMAEx_List_LinkQ+0x16>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e05e      	b.n	800478c <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Get DMA state */
  state = hdma->State;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80046d4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d002      	beq.n	80046e8 <HAL_DMAEx_List_LinkQ+0x34>
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	2b05      	cmp	r3, #5
 80046e6:	d108      	bne.n	80046fa <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2240      	movs	r2, #64	@ 0x40
 80046ec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e048      	b.n	800478c <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	7b1b      	ldrb	r3, [r3, #12]
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d104      	bne.n	800470e <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	2201      	movs	r2, #1
 8004708:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e03e      	b.n	800478c <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a21      	ldr	r2, [pc, #132]	@ (8004798 <HAL_DMAEx_List_LinkQ+0xe4>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d00e      	beq.n	8004736 <HAL_DMAEx_List_LinkQ+0x82>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1f      	ldr	r2, [pc, #124]	@ (800479c <HAL_DMAEx_List_LinkQ+0xe8>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d009      	beq.n	8004736 <HAL_DMAEx_List_LinkQ+0x82>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a1e      	ldr	r2, [pc, #120]	@ (80047a0 <HAL_DMAEx_List_LinkQ+0xec>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d004      	beq.n	8004736 <HAL_DMAEx_List_LinkQ+0x82>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a1c      	ldr	r2, [pc, #112]	@ (80047a4 <HAL_DMAEx_List_LinkQ+0xf0>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d101      	bne.n	800473a <HAL_DMAEx_List_LinkQ+0x86>
 8004736:	2301      	movs	r3, #1
 8004738:	e000      	b.n	800473c <HAL_DMAEx_List_LinkQ+0x88>
 800473a:	2300      	movs	r3, #0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10b      	bne.n	8004758 <HAL_DMAEx_List_LinkQ+0xa4>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800474a:	2b00      	cmp	r3, #0
 800474c:	d004      	beq.n	8004758 <HAL_DMAEx_List_LinkQ+0xa4>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	2203      	movs	r2, #3
 8004752:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e019      	b.n	800478c <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800475c:	2b81      	cmp	r3, #129	@ 0x81
 800475e:	d108      	bne.n	8004772 <HAL_DMAEx_List_LinkQ+0xbe>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10d      	bne.n	8004784 <HAL_DMAEx_List_LinkQ+0xd0>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	2204      	movs	r2, #4
 800476c:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e00c      	b.n	800478c <HAL_DMAEx_List_LinkQ+0xd8>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d004      	beq.n	8004784 <HAL_DMAEx_List_LinkQ+0xd0>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2204      	movs	r2, #4
 800477e:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e003      	b.n	800478c <HAL_DMAEx_List_LinkQ+0xd8>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	40020350 	.word	0x40020350
 800479c:	400203d0 	.word	0x400203d0
 80047a0:	40021350 	.word	0x40021350
 80047a4:	400213d0 	.word	0x400213d0

080047a8 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a50      	ldr	r2, [pc, #320]	@ (8004904 <DMA_List_Init+0x15c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d04a      	beq.n	800485c <DMA_List_Init+0xb4>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a4f      	ldr	r2, [pc, #316]	@ (8004908 <DMA_List_Init+0x160>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d045      	beq.n	800485c <DMA_List_Init+0xb4>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a4d      	ldr	r2, [pc, #308]	@ (800490c <DMA_List_Init+0x164>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d040      	beq.n	800485c <DMA_List_Init+0xb4>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a4c      	ldr	r2, [pc, #304]	@ (8004910 <DMA_List_Init+0x168>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d03b      	beq.n	800485c <DMA_List_Init+0xb4>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a4a      	ldr	r2, [pc, #296]	@ (8004914 <DMA_List_Init+0x16c>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d036      	beq.n	800485c <DMA_List_Init+0xb4>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a49      	ldr	r2, [pc, #292]	@ (8004918 <DMA_List_Init+0x170>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d031      	beq.n	800485c <DMA_List_Init+0xb4>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a47      	ldr	r2, [pc, #284]	@ (800491c <DMA_List_Init+0x174>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d02c      	beq.n	800485c <DMA_List_Init+0xb4>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a46      	ldr	r2, [pc, #280]	@ (8004920 <DMA_List_Init+0x178>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d027      	beq.n	800485c <DMA_List_Init+0xb4>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a44      	ldr	r2, [pc, #272]	@ (8004924 <DMA_List_Init+0x17c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d022      	beq.n	800485c <DMA_List_Init+0xb4>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a43      	ldr	r2, [pc, #268]	@ (8004928 <DMA_List_Init+0x180>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d01d      	beq.n	800485c <DMA_List_Init+0xb4>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a41      	ldr	r2, [pc, #260]	@ (800492c <DMA_List_Init+0x184>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d018      	beq.n	800485c <DMA_List_Init+0xb4>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a40      	ldr	r2, [pc, #256]	@ (8004930 <DMA_List_Init+0x188>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d013      	beq.n	800485c <DMA_List_Init+0xb4>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a3e      	ldr	r2, [pc, #248]	@ (8004934 <DMA_List_Init+0x18c>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00e      	beq.n	800485c <DMA_List_Init+0xb4>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a3d      	ldr	r2, [pc, #244]	@ (8004938 <DMA_List_Init+0x190>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d009      	beq.n	800485c <DMA_List_Init+0xb4>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a3b      	ldr	r2, [pc, #236]	@ (800493c <DMA_List_Init+0x194>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d004      	beq.n	800485c <DMA_List_Init+0xb4>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a3a      	ldr	r2, [pc, #232]	@ (8004940 <DMA_List_Init+0x198>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d101      	bne.n	8004860 <DMA_List_Init+0xb8>
 800485c:	2301      	movs	r3, #1
 800485e:	e000      	b.n	8004862 <DMA_List_Init+0xba>
 8004860:	2300      	movs	r3, #0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d004      	beq.n	8004870 <DMA_List_Init+0xc8>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	430a      	orrs	r2, r1
 8004882:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2200      	movs	r2, #0
 800488a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004894:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2200      	movs	r2, #0
 800489c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2200      	movs	r2, #0
 80048a4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2200      	movs	r2, #0
 80048ac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a1a      	ldr	r2, [pc, #104]	@ (800491c <DMA_List_Init+0x174>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d00e      	beq.n	80048d6 <DMA_List_Init+0x12e>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a18      	ldr	r2, [pc, #96]	@ (8004920 <DMA_List_Init+0x178>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d009      	beq.n	80048d6 <DMA_List_Init+0x12e>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1d      	ldr	r2, [pc, #116]	@ (800493c <DMA_List_Init+0x194>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d004      	beq.n	80048d6 <DMA_List_Init+0x12e>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004940 <DMA_List_Init+0x198>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d101      	bne.n	80048da <DMA_List_Init+0x132>
 80048d6:	2301      	movs	r3, #1
 80048d8:	e000      	b.n	80048dc <DMA_List_Init+0x134>
 80048da:	2300      	movs	r3, #0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <DMA_List_Init+0x148>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2200      	movs	r2, #0
 80048e6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2200      	movs	r2, #0
 80048ee:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2200      	movs	r2, #0
 80048f6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80048f8:	bf00      	nop
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	40020050 	.word	0x40020050
 8004908:	400200d0 	.word	0x400200d0
 800490c:	40020150 	.word	0x40020150
 8004910:	400201d0 	.word	0x400201d0
 8004914:	40020250 	.word	0x40020250
 8004918:	400202d0 	.word	0x400202d0
 800491c:	40020350 	.word	0x40020350
 8004920:	400203d0 	.word	0x400203d0
 8004924:	40021050 	.word	0x40021050
 8004928:	400210d0 	.word	0x400210d0
 800492c:	40021150 	.word	0x40021150
 8004930:	400211d0 	.word	0x400211d0
 8004934:	40021250 	.word	0x40021250
 8004938:	400212d0 	.word	0x400212d0
 800493c:	40021350 	.word	0x40021350
 8004940:	400213d0 	.word	0x400213d0

08004944 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004956:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 800495c:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8004962:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8004968:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0320 	and.w	r3, r3, #32
 8004976:	2b00      	cmp	r3, #0
 8004978:	d017      	beq.n	80049aa <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004986:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498c:	3b01      	subs	r3, #1
 800498e:	051b      	lsls	r3, r3, #20
 8004990:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8004994:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499a:	3b01      	subs	r3, #1
 800499c:	011b      	lsls	r3, r3, #4
 800499e:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80049a2:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80049a4:	431a      	orrs	r2, r3
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6859      	ldr	r1, [r3, #4]
 80049b2:	f240 23ff 	movw	r3, #767	@ 0x2ff
 80049b6:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80049b8:	431a      	orrs	r2, r3
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c6:	d10c      	bne.n	80049e2 <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0320 	and.w	r3, r3, #32
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d011      	beq.n	80049f8 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	605a      	str	r2, [r3, #4]
 80049e0:	e00a      	b.n	80049f8 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049ea:	d105      	bne.n	80049f8 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Configure HW Peripheral flow control selection */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= pNodeConfig->Init.Mode;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a00:	431a      	orrs	r2, r3
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	605a      	str	r2, [r3, #4]

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00f      	beq.n	8004a2e <DMA_List_BuildNode+0xea>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1a:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a20:	041b      	lsls	r3, r3, #16
 8004a22:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004a26:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d04e      	beq.n	8004ae2 <DMA_List_BuildNode+0x19e>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	0419      	lsls	r1, r3, #16
 8004a50:	4b66      	ldr	r3, [pc, #408]	@ (8004bec <DMA_List_BuildNode+0x2a8>)
 8004a52:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004a54:	431a      	orrs	r2, r3
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	da06      	bge.n	8004a70 <DMA_List_BuildNode+0x12c>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	609a      	str	r2, [r3, #8]
 8004a6e:	e005      	b.n	8004a7c <DMA_List_BuildNode+0x138>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	da06      	bge.n	8004a92 <DMA_List_BuildNode+0x14e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	609a      	str	r2, [r3, #8]
 8004a90:	e005      	b.n	8004a9e <DMA_List_BuildNode+0x15a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	da06      	bge.n	8004ab4 <DMA_List_BuildNode+0x170>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	609a      	str	r2, [r3, #8]
 8004ab2:	e005      	b.n	8004ac0 <DMA_List_BuildNode+0x17c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	da06      	bge.n	8004ad6 <DMA_List_BuildNode+0x192>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	609a      	str	r2, [r3, #8]
 8004ad4:	e005      	b.n	8004ae2 <DMA_List_BuildNode+0x19e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d059      	beq.n	8004bb2 <DMA_List_BuildNode+0x26e>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	da09      	bge.n	8004b1a <DMA_List_BuildNode+0x1d6>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b0a:	425b      	negs	r3, r3
 8004b0c:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	615a      	str	r2, [r3, #20]
 8004b18:	e005      	b.n	8004b26 <DMA_List_BuildNode+0x1e2>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b1e:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	da0d      	bge.n	8004b4a <DMA_List_BuildNode+0x206>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b32:	425b      	negs	r3, r3
 8004b34:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	695a      	ldr	r2, [r3, #20]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	0419      	lsls	r1, r3, #16
 8004b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8004bf0 <DMA_List_BuildNode+0x2ac>)
 8004b40:	400b      	ands	r3, r1
 8004b42:	431a      	orrs	r2, r3
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	615a      	str	r2, [r3, #20]
 8004b48:	e009      	b.n	8004b5e <DMA_List_BuildNode+0x21a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b52:	0419      	lsls	r1, r3, #16
 8004b54:	4b26      	ldr	r3, [pc, #152]	@ (8004bf0 <DMA_List_BuildNode+0x2ac>)
 8004b56:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	da08      	bge.n	8004b78 <DMA_List_BuildNode+0x234>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6a:	425b      	negs	r3, r3
 8004b6c:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	619a      	str	r2, [r3, #24]
 8004b76:	e004      	b.n	8004b82 <DMA_List_BuildNode+0x23e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b7c:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	da0b      	bge.n	8004ba2 <DMA_List_BuildNode+0x25e>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b8e:	425b      	negs	r3, r3
 8004b90:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	619a      	str	r2, [r3, #24]
 8004ba0:	e007      	b.n	8004bb2 <DMA_List_BuildNode+0x26e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004baa:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004bac:	431a      	orrs	r2, r3
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	619a      	str	r2, [r3, #24]
  }


  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d006      	beq.n	8004bd4 <DMA_List_BuildNode+0x290>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8004bd2:	e005      	b.n	8004be0 <DMA_List_BuildNode+0x29c>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	621a      	str	r2, [r3, #32]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	07ff0000 	.word	0x07ff0000
 8004bf0:	1fff0000 	.word	0x1fff0000

08004bf4 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	b2da      	uxtb	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0208 	and.w	r2, r3, #8
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0203 	and.w	r2, r3, #3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c42:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 8004c4c:	0d1b      	lsrs	r3, r3, #20
 8004c4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c52:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	4b66      	ldr	r3, [pc, #408]	@ (8004e04 <DMA_List_GetNodeConfig+0x210>)
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d008      	beq.n	8004c9a <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c8e:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c96:	60da      	str	r2, [r3, #12]
 8004c98:	e012      	b.n	8004cc0 <DMA_List_GetNodeConfig+0xcc>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d004      	beq.n	8004cba <DMA_List_GetNodeConfig+0xc6>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cb6:	60da      	str	r2, [r3, #12]
 8004cb8:	e002      	b.n	8004cc0 <DMA_List_GetNodeConfig+0xcc>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 8004ce8:	0c1b      	lsrs	r3, r3, #16
 8004cea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d008      	beq.n	8004d26 <DMA_List_GetNodeConfig+0x132>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	0c1b      	lsrs	r3, r3, #16
 8004d1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d1e:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004d24:	e002      	b.n	8004d2c <DMA_List_GetNodeConfig+0x138>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	68da      	ldr	r2, [r3, #12]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	691a      	ldr	r2, [r3, #16]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d04a      	beq.n	8004dde <DMA_List_GetNodeConfig+0x1ea>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d52:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 8004d54:	89fa      	ldrh	r2, [r7, #14]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	0c1b      	lsrs	r3, r3, #16
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d66:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 8004d68:	89fa      	ldrh	r2, [r7, #14]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d004      	beq.n	8004d84 <DMA_List_GetNodeConfig+0x190>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d7e:	425a      	negs	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d004      	beq.n	8004d9a <DMA_List_GetNodeConfig+0x1a6>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d94:	425a      	negs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8004da0:	89fa      	ldrh	r2, [r7, #14]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	0c1b      	lsrs	r3, r3, #16
 8004dac:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8004dae:	89fa      	ldrh	r2, [r7, #14]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d004      	beq.n	8004dca <DMA_List_GetNodeConfig+0x1d6>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc4:	425a      	negs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	da11      	bge.n	8004df6 <DMA_List_GetNodeConfig+0x202>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd6:	425a      	negs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 8004ddc:	e00b      	b.n	8004df6 <DMA_List_GetNodeConfig+0x202>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	0c002000 	.word	0x0c002000

08004e08 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	0c1b      	lsrs	r3, r3, #16
 8004e20:	041b      	lsls	r3, r3, #16
 8004e22:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d002      	beq.n	8004e34 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	617b      	str	r3, [r7, #20]
 8004e32:	e00a      	b.n	8004e4a <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d002      	beq.n	8004e40 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	617b      	str	r3, [r7, #20]
 8004e3e:	e004      	b.n	8004e4a <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	0c1b      	lsrs	r3, r3, #16
 8004e4e:	041b      	lsls	r3, r3, #16
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d001      	beq.n	8004e5a <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e000      	b.n	8004e5c <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	371c      	adds	r7, #28
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d004      	beq.n	8004e88 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	617b      	str	r3, [r7, #20]
 8004e86:	e00e      	b.n	8004ea6 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d004      	beq.n	8004e98 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	617b      	str	r3, [r7, #20]
 8004e96:	e006      	b.n	8004ea6 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d007      	beq.n	8004ebc <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d001      	beq.n	8004ebc <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8004eb8:	2302      	movs	r3, #2
 8004eba:	e00b      	b.n	8004ed4 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d001      	beq.n	8004ed2 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e000      	b.n	8004ed4 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	371c      	adds	r7, #28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00c      	beq.n	8004f12 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	4a0d      	ldr	r2, [pc, #52]	@ (8004f38 <DMA_List_GetCLLRNodeInfo+0x58>)
 8004f02:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00f      	beq.n	8004f2a <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2207      	movs	r2, #7
 8004f0e:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8004f10:	e00b      	b.n	8004f2a <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d002      	beq.n	8004f1e <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	4a08      	ldr	r2, [pc, #32]	@ (8004f3c <DMA_List_GetCLLRNodeInfo+0x5c>)
 8004f1c:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2205      	movs	r2, #5
 8004f28:	601a      	str	r2, [r3, #0]
}
 8004f2a:	bf00      	nop
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	fe010000 	.word	0xfe010000
 8004f3c:	f8010000 	.word	0xf8010000

08004f40 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b089      	sub	sp, #36	@ 0x24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d142      	bne.n	8004fea <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 8004f64:	e01d      	b.n	8004fa2 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d107      	bne.n	8004f7c <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	461a      	mov	r2, r3
 8004f72:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004f76:	4013      	ands	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	e00f      	b.n	8004f9c <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	0c1b      	lsrs	r3, r3, #16
 8004f86:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8004f94:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004f98:	4013      	ands	r3, r2
 8004f9a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	69fa      	ldr	r2, [r7, #28]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d3dc      	bcc.n	8004f66 <DMA_List_FindNode+0x26>
 8004fac:	e029      	b.n	8005002 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d107      	bne.n	8004fc4 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	461a      	mov	r2, r3
 8004fba:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	e00f      	b.n	8004fe4 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	0c1b      	lsrs	r3, r3, #16
 8004fce:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8004fd0:	69ba      	ldr	r2, [r7, #24]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8004fdc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	69fa      	ldr	r2, [r7, #28]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d206      	bcs.n	8005002 <DMA_List_FindNode+0xc2>
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d1d5      	bne.n	8004fae <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d008      	beq.n	800501a <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800500e:	4013      	ands	r3, r2
 8005010:	69ba      	ldr	r2, [r7, #24]
 8005012:	429a      	cmp	r2, r3
 8005014:	d001      	beq.n	800501a <DMA_List_FindNode+0xda>
    {
      return 1U;
 8005016:	2301      	movs	r3, #1
 8005018:	e02b      	b.n	8005072 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	69fa      	ldr	r2, [r7, #28]
 800501e:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	0c1b      	lsrs	r3, r3, #16
 8005026:	041b      	lsls	r3, r3, #16
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	0c1b      	lsrs	r3, r3, #16
 8005036:	041b      	lsls	r3, r3, #16
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	431a      	orrs	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	461a      	mov	r2, r3
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00f      	beq.n	8005070 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	461a      	mov	r2, r3
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800505c:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8005060:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	0c1b      	lsrs	r3, r3, #16
 8005068:	041b      	lsls	r3, r3, #16
 800506a:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3724      	adds	r7, #36	@ 0x24
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
	...

08005080 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005080:	b480      	push	{r7}
 8005082:	b087      	sub	sp, #28
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800508e:	e136      	b.n	80052fe <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	2101      	movs	r1, #1
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	fa01 f303 	lsl.w	r3, r1, r3
 800509c:	4013      	ands	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 8128 	beq.w	80052f8 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d003      	beq.n	80050b8 <HAL_GPIO_Init+0x38>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2b12      	cmp	r3, #18
 80050b6:	d125      	bne.n	8005104 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	08da      	lsrs	r2, r3, #3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	3208      	adds	r2, #8
 80050c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050c4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	220f      	movs	r2, #15
 80050d0:	fa02 f303 	lsl.w	r3, r2, r3
 80050d4:	43db      	mvns	r3, r3
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	4013      	ands	r3, r2
 80050da:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	f003 020f 	and.w	r2, r3, #15
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f003 0307 	and.w	r3, r3, #7
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	fa02 f303 	lsl.w	r3, r2, r3
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	08da      	lsrs	r2, r3, #3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	3208      	adds	r2, #8
 80050fe:	6979      	ldr	r1, [r7, #20]
 8005100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	005b      	lsls	r3, r3, #1
 800510e:	2203      	movs	r2, #3
 8005110:	fa02 f303 	lsl.w	r3, r2, r3
 8005114:	43db      	mvns	r3, r3
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	4013      	ands	r3, r2
 800511a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f003 0203 	and.w	r2, r3, #3
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	fa02 f303 	lsl.w	r3, r2, r3
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	697a      	ldr	r2, [r7, #20]
 8005136:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2b01      	cmp	r3, #1
 800513e:	d00b      	beq.n	8005158 <HAL_GPIO_Init+0xd8>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d007      	beq.n	8005158 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800514c:	2b11      	cmp	r3, #17
 800514e:	d003      	beq.n	8005158 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b12      	cmp	r3, #18
 8005156:	d130      	bne.n	80051ba <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	2203      	movs	r2, #3
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	43db      	mvns	r3, r3
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	4013      	ands	r3, r2
 800516e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	68da      	ldr	r2, [r3, #12]
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	697a      	ldr	r2, [r7, #20]
 800517e:	4313      	orrs	r3, r2
 8005180:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800518e:	2201      	movs	r2, #1
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	fa02 f303 	lsl.w	r3, r2, r3
 8005196:	43db      	mvns	r3, r3
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4013      	ands	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	091b      	lsrs	r3, r3, #4
 80051a4:	f003 0201 	and.w	r2, r3, #1
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b03      	cmp	r3, #3
 80051c0:	d017      	beq.n	80051f2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	005b      	lsls	r3, r3, #1
 80051cc:	2203      	movs	r2, #3
 80051ce:	fa02 f303 	lsl.w	r3, r2, r3
 80051d2:	43db      	mvns	r3, r3
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	4013      	ands	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	689a      	ldr	r2, [r3, #8]
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	fa02 f303 	lsl.w	r3, r2, r3
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d07c      	beq.n	80052f8 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80051fe:	4a47      	ldr	r2, [pc, #284]	@ (800531c <HAL_GPIO_Init+0x29c>)
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	089b      	lsrs	r3, r3, #2
 8005204:	3318      	adds	r3, #24
 8005206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800520a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	220f      	movs	r2, #15
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	43db      	mvns	r3, r3
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	4013      	ands	r3, r2
 8005220:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	0a9a      	lsrs	r2, r3, #10
 8005226:	4b3e      	ldr	r3, [pc, #248]	@ (8005320 <HAL_GPIO_Init+0x2a0>)
 8005228:	4013      	ands	r3, r2
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	f002 0203 	and.w	r2, r2, #3
 8005230:	00d2      	lsls	r2, r2, #3
 8005232:	4093      	lsls	r3, r2
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	4313      	orrs	r3, r2
 8005238:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800523a:	4938      	ldr	r1, [pc, #224]	@ (800531c <HAL_GPIO_Init+0x29c>)
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	089b      	lsrs	r3, r3, #2
 8005240:	3318      	adds	r3, #24
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005248:	4b34      	ldr	r3, [pc, #208]	@ (800531c <HAL_GPIO_Init+0x29c>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	43db      	mvns	r3, r3
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	4013      	ands	r3, r2
 8005256:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d003      	beq.n	800526c <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8005264:	697a      	ldr	r2, [r7, #20]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4313      	orrs	r3, r2
 800526a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800526c:	4a2b      	ldr	r2, [pc, #172]	@ (800531c <HAL_GPIO_Init+0x29c>)
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005272:	4b2a      	ldr	r3, [pc, #168]	@ (800531c <HAL_GPIO_Init+0x29c>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	43db      	mvns	r3, r3
 800527c:	697a      	ldr	r2, [r7, #20]
 800527e:	4013      	ands	r3, r2
 8005280:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8005296:	4a21      	ldr	r2, [pc, #132]	@ (800531c <HAL_GPIO_Init+0x29c>)
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800529c:	4b1f      	ldr	r3, [pc, #124]	@ (800531c <HAL_GPIO_Init+0x29c>)
 800529e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052a2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	43db      	mvns	r3, r3
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	4013      	ands	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80052c2:	4a16      	ldr	r2, [pc, #88]	@ (800531c <HAL_GPIO_Init+0x29c>)
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80052ca:	4b14      	ldr	r3, [pc, #80]	@ (800531c <HAL_GPIO_Init+0x29c>)
 80052cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	43db      	mvns	r3, r3
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	4013      	ands	r3, r2
 80052da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d003      	beq.n	80052f0 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80052f0:	4a0a      	ldr	r2, [pc, #40]	@ (800531c <HAL_GPIO_Init+0x29c>)
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	3301      	adds	r3, #1
 80052fc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	fa22 f303 	lsr.w	r3, r2, r3
 8005308:	2b00      	cmp	r3, #0
 800530a:	f47f aec1 	bne.w	8005090 <HAL_GPIO_Init+0x10>
  }
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	371c      	adds	r7, #28
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	44022000 	.word	0x44022000
 8005320:	002f7f7f 	.word	0x002f7f7f

08005324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	460b      	mov	r3, r1
 800532e:	807b      	strh	r3, [r7, #2]
 8005330:	4613      	mov	r3, r2
 8005332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005334:	787b      	ldrb	r3, [r7, #1]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800533a:	887a      	ldrh	r2, [r7, #2]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005340:	e002      	b.n	8005348 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005342:	887a      	ldrh	r2, [r7, #2]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b088      	sub	sp, #32
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d102      	bne.n	8005368 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	f000 bc28 	b.w	8005bb8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005368:	4b94      	ldr	r3, [pc, #592]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800536a:	69db      	ldr	r3, [r3, #28]
 800536c:	f003 0318 	and.w	r3, r3, #24
 8005370:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8005372:	4b92      	ldr	r3, [pc, #584]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0310 	and.w	r3, r3, #16
 8005384:	2b00      	cmp	r3, #0
 8005386:	d05b      	beq.n	8005440 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	2b08      	cmp	r3, #8
 800538c:	d005      	beq.n	800539a <HAL_RCC_OscConfig+0x46>
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	2b18      	cmp	r3, #24
 8005392:	d114      	bne.n	80053be <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	2b02      	cmp	r3, #2
 8005398:	d111      	bne.n	80053be <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d102      	bne.n	80053a8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f000 bc08 	b.w	8005bb8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80053a8:	4b84      	ldr	r3, [pc, #528]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	041b      	lsls	r3, r3, #16
 80053b6:	4981      	ldr	r1, [pc, #516]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80053bc:	e040      	b.n	8005440 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d023      	beq.n	800540e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80053c6:	4b7d      	ldr	r3, [pc, #500]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a7c      	ldr	r2, [pc, #496]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80053cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d2:	f7fd f947 	bl	8002664 <HAL_GetTick>
 80053d6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80053d8:	e008      	b.n	80053ec <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80053da:	f7fd f943 	bl	8002664 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d901      	bls.n	80053ec <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e3e5      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80053ec:	4b73      	ldr	r3, [pc, #460]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0f0      	beq.n	80053da <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80053f8:	4b70      	ldr	r3, [pc, #448]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	496d      	ldr	r1, [pc, #436]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005408:	4313      	orrs	r3, r2
 800540a:	618b      	str	r3, [r1, #24]
 800540c:	e018      	b.n	8005440 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800540e:	4b6b      	ldr	r3, [pc, #428]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a6a      	ldr	r2, [pc, #424]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005418:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541a:	f7fd f923 	bl	8002664 <HAL_GetTick>
 800541e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005420:	e008      	b.n	8005434 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8005422:	f7fd f91f 	bl	8002664 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d901      	bls.n	8005434 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e3c1      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005434:	4b61      	ldr	r3, [pc, #388]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1f0      	bne.n	8005422 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 80a0 	beq.w	800558e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	2b10      	cmp	r3, #16
 8005452:	d005      	beq.n	8005460 <HAL_RCC_OscConfig+0x10c>
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	2b18      	cmp	r3, #24
 8005458:	d109      	bne.n	800546e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	2b03      	cmp	r3, #3
 800545e:	d106      	bne.n	800546e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	f040 8092 	bne.w	800558e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e3a4      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005476:	d106      	bne.n	8005486 <HAL_RCC_OscConfig+0x132>
 8005478:	4b50      	ldr	r3, [pc, #320]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a4f      	ldr	r2, [pc, #316]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800547e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005482:	6013      	str	r3, [r2, #0]
 8005484:	e058      	b.n	8005538 <HAL_RCC_OscConfig+0x1e4>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d112      	bne.n	80054b4 <HAL_RCC_OscConfig+0x160>
 800548e:	4b4b      	ldr	r3, [pc, #300]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a4a      	ldr	r2, [pc, #296]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005494:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005498:	6013      	str	r3, [r2, #0]
 800549a:	4b48      	ldr	r3, [pc, #288]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a47      	ldr	r2, [pc, #284]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80054a4:	6013      	str	r3, [r2, #0]
 80054a6:	4b45      	ldr	r3, [pc, #276]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a44      	ldr	r2, [pc, #272]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054b0:	6013      	str	r3, [r2, #0]
 80054b2:	e041      	b.n	8005538 <HAL_RCC_OscConfig+0x1e4>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054bc:	d112      	bne.n	80054e4 <HAL_RCC_OscConfig+0x190>
 80054be:	4b3f      	ldr	r3, [pc, #252]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a3e      	ldr	r2, [pc, #248]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054c8:	6013      	str	r3, [r2, #0]
 80054ca:	4b3c      	ldr	r3, [pc, #240]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a3b      	ldr	r2, [pc, #236]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80054d4:	6013      	str	r3, [r2, #0]
 80054d6:	4b39      	ldr	r3, [pc, #228]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a38      	ldr	r2, [pc, #224]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054e0:	6013      	str	r3, [r2, #0]
 80054e2:	e029      	b.n	8005538 <HAL_RCC_OscConfig+0x1e4>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80054ec:	d112      	bne.n	8005514 <HAL_RCC_OscConfig+0x1c0>
 80054ee:	4b33      	ldr	r3, [pc, #204]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a32      	ldr	r2, [pc, #200]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	4b30      	ldr	r3, [pc, #192]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a2f      	ldr	r2, [pc, #188]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005500:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005504:	6013      	str	r3, [r2, #0]
 8005506:	4b2d      	ldr	r3, [pc, #180]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a2c      	ldr	r2, [pc, #176]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800550c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	e011      	b.n	8005538 <HAL_RCC_OscConfig+0x1e4>
 8005514:	4b29      	ldr	r3, [pc, #164]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a28      	ldr	r2, [pc, #160]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800551a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800551e:	6013      	str	r3, [r2, #0]
 8005520:	4b26      	ldr	r3, [pc, #152]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a25      	ldr	r2, [pc, #148]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	4b23      	ldr	r3, [pc, #140]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a22      	ldr	r2, [pc, #136]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005532:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d013      	beq.n	8005568 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005540:	f7fd f890 	bl	8002664 <HAL_GetTick>
 8005544:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005546:	e008      	b.n	800555a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005548:	f7fd f88c 	bl	8002664 <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	2b64      	cmp	r3, #100	@ 0x64
 8005554:	d901      	bls.n	800555a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e32e      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800555a:	4b18      	ldr	r3, [pc, #96]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d0f0      	beq.n	8005548 <HAL_RCC_OscConfig+0x1f4>
 8005566:	e012      	b.n	800558e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005568:	f7fd f87c 	bl	8002664 <HAL_GetTick>
 800556c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005570:	f7fd f878 	bl	8002664 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b64      	cmp	r3, #100	@ 0x64
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e31a      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005582:	4b0e      	ldr	r3, [pc, #56]	@ (80055bc <HAL_RCC_OscConfig+0x268>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1f0      	bne.n	8005570 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 809a 	beq.w	80056d0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d005      	beq.n	80055ae <HAL_RCC_OscConfig+0x25a>
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	2b18      	cmp	r3, #24
 80055a6:	d149      	bne.n	800563c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d146      	bne.n	800563c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d104      	bne.n	80055c0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e2fe      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
 80055ba:	bf00      	nop
 80055bc:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d11c      	bne.n	8005600 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80055c6:	4b9a      	ldr	r3, [pc, #616]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0218 	and.w	r2, r3, #24
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d014      	beq.n	8005600 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80055d6:	4b96      	ldr	r3, [pc, #600]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f023 0218 	bic.w	r2, r3, #24
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	4993      	ldr	r1, [pc, #588]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80055e8:	f000 fdd0 	bl	800618c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80055ec:	4b91      	ldr	r3, [pc, #580]	@ (8005834 <HAL_RCC_OscConfig+0x4e0>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7fc ffad 	bl	8002550 <HAL_InitTick>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e2db      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005600:	f7fd f830 	bl	8002664 <HAL_GetTick>
 8005604:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005608:	f7fd f82c 	bl	8002664 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e2ce      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800561a:	4b85      	ldr	r3, [pc, #532]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f0      	beq.n	8005608 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005626:	4b82      	ldr	r3, [pc, #520]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	041b      	lsls	r3, r3, #16
 8005634:	497e      	ldr	r1, [pc, #504]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005636:	4313      	orrs	r3, r2
 8005638:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800563a:	e049      	b.n	80056d0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d02c      	beq.n	800569e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005644:	4b7a      	ldr	r3, [pc, #488]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f023 0218 	bic.w	r2, r3, #24
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	4977      	ldr	r1, [pc, #476]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005652:	4313      	orrs	r3, r2
 8005654:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8005656:	4b76      	ldr	r3, [pc, #472]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a75      	ldr	r2, [pc, #468]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 800565c:	f043 0301 	orr.w	r3, r3, #1
 8005660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005662:	f7fc ffff 	bl	8002664 <HAL_GetTick>
 8005666:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800566a:	f7fc fffb 	bl	8002664 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e29d      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800567c:	4b6c      	ldr	r3, [pc, #432]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0f0      	beq.n	800566a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005688:	4b69      	ldr	r3, [pc, #420]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	041b      	lsls	r3, r3, #16
 8005696:	4966      	ldr	r1, [pc, #408]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005698:	4313      	orrs	r3, r2
 800569a:	610b      	str	r3, [r1, #16]
 800569c:	e018      	b.n	80056d0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800569e:	4b64      	ldr	r3, [pc, #400]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a63      	ldr	r2, [pc, #396]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80056a4:	f023 0301 	bic.w	r3, r3, #1
 80056a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056aa:	f7fc ffdb 	bl	8002664 <HAL_GetTick>
 80056ae:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80056b2:	f7fc ffd7 	bl	8002664 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e279      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1f0      	bne.n	80056b2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d03c      	beq.n	8005756 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d01c      	beq.n	800571e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056e4:	4b52      	ldr	r3, [pc, #328]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80056e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056ea:	4a51      	ldr	r2, [pc, #324]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80056ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f4:	f7fc ffb6 	bl	8002664 <HAL_GetTick>
 80056f8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80056fc:	f7fc ffb2 	bl	8002664 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e254      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800570e:	4b48      	ldr	r3, [pc, #288]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005710:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0ef      	beq.n	80056fc <HAL_RCC_OscConfig+0x3a8>
 800571c:	e01b      	b.n	8005756 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800571e:	4b44      	ldr	r3, [pc, #272]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005724:	4a42      	ldr	r2, [pc, #264]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005726:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800572a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572e:	f7fc ff99 	bl	8002664 <HAL_GetTick>
 8005732:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005736:	f7fc ff95 	bl	8002664 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e237      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005748:	4b39      	ldr	r3, [pc, #228]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 800574a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800574e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1ef      	bne.n	8005736 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0304 	and.w	r3, r3, #4
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 80d2 	beq.w	8005908 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005764:	4b34      	ldr	r3, [pc, #208]	@ (8005838 <HAL_RCC_OscConfig+0x4e4>)
 8005766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b00      	cmp	r3, #0
 800576e:	d118      	bne.n	80057a2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005770:	4b31      	ldr	r3, [pc, #196]	@ (8005838 <HAL_RCC_OscConfig+0x4e4>)
 8005772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005774:	4a30      	ldr	r2, [pc, #192]	@ (8005838 <HAL_RCC_OscConfig+0x4e4>)
 8005776:	f043 0301 	orr.w	r3, r3, #1
 800577a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800577c:	f7fc ff72 	bl	8002664 <HAL_GetTick>
 8005780:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005782:	e008      	b.n	8005796 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005784:	f7fc ff6e 	bl	8002664 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b02      	cmp	r3, #2
 8005790:	d901      	bls.n	8005796 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e210      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005796:	4b28      	ldr	r3, [pc, #160]	@ (8005838 <HAL_RCC_OscConfig+0x4e4>)
 8005798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d0f0      	beq.n	8005784 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d108      	bne.n	80057bc <HAL_RCC_OscConfig+0x468>
 80057aa:	4b21      	ldr	r3, [pc, #132]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057b2:	f043 0301 	orr.w	r3, r3, #1
 80057b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057ba:	e074      	b.n	80058a6 <HAL_RCC_OscConfig+0x552>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d118      	bne.n	80057f6 <HAL_RCC_OscConfig+0x4a2>
 80057c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057ca:	4a19      	ldr	r2, [pc, #100]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057cc:	f023 0301 	bic.w	r3, r3, #1
 80057d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057d4:	4b16      	ldr	r3, [pc, #88]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057da:	4a15      	ldr	r2, [pc, #84]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057e4:	4b12      	ldr	r3, [pc, #72]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057ea:	4a11      	ldr	r2, [pc, #68]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 80057ec:	f023 0304 	bic.w	r3, r3, #4
 80057f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057f4:	e057      	b.n	80058a6 <HAL_RCC_OscConfig+0x552>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	2b05      	cmp	r3, #5
 80057fc:	d11e      	bne.n	800583c <HAL_RCC_OscConfig+0x4e8>
 80057fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005800:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005804:	4a0a      	ldr	r2, [pc, #40]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005806:	f043 0304 	orr.w	r3, r3, #4
 800580a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800580e:	4b08      	ldr	r3, [pc, #32]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005814:	4a06      	ldr	r2, [pc, #24]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800581a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800581e:	4b04      	ldr	r3, [pc, #16]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005824:	4a02      	ldr	r2, [pc, #8]	@ (8005830 <HAL_RCC_OscConfig+0x4dc>)
 8005826:	f043 0301 	orr.w	r3, r3, #1
 800582a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800582e:	e03a      	b.n	80058a6 <HAL_RCC_OscConfig+0x552>
 8005830:	44020c00 	.word	0x44020c00
 8005834:	20000004 	.word	0x20000004
 8005838:	44020800 	.word	0x44020800
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	2b85      	cmp	r3, #133	@ 0x85
 8005842:	d118      	bne.n	8005876 <HAL_RCC_OscConfig+0x522>
 8005844:	4ba2      	ldr	r3, [pc, #648]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005846:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800584a:	4aa1      	ldr	r2, [pc, #644]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800584c:	f043 0304 	orr.w	r3, r3, #4
 8005850:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005854:	4b9e      	ldr	r3, [pc, #632]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005856:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800585a:	4a9d      	ldr	r2, [pc, #628]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800585c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005860:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005864:	4b9a      	ldr	r3, [pc, #616]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005866:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800586a:	4a99      	ldr	r2, [pc, #612]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800586c:	f043 0301 	orr.w	r3, r3, #1
 8005870:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005874:	e017      	b.n	80058a6 <HAL_RCC_OscConfig+0x552>
 8005876:	4b96      	ldr	r3, [pc, #600]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800587c:	4a94      	ldr	r2, [pc, #592]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800587e:	f023 0301 	bic.w	r3, r3, #1
 8005882:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005886:	4b92      	ldr	r3, [pc, #584]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005888:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800588c:	4a90      	ldr	r2, [pc, #576]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800588e:	f023 0304 	bic.w	r3, r3, #4
 8005892:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005896:	4b8e      	ldr	r3, [pc, #568]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800589c:	4a8c      	ldr	r2, [pc, #560]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800589e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d016      	beq.n	80058dc <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ae:	f7fc fed9 	bl	8002664 <HAL_GetTick>
 80058b2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058b4:	e00a      	b.n	80058cc <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058b6:	f7fc fed5 	bl	8002664 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e175      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058cc:	4b80      	ldr	r3, [pc, #512]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80058ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0ed      	beq.n	80058b6 <HAL_RCC_OscConfig+0x562>
 80058da:	e015      	b.n	8005908 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058dc:	f7fc fec2 	bl	8002664 <HAL_GetTick>
 80058e0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058e2:	e00a      	b.n	80058fa <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058e4:	f7fc febe 	bl	8002664 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e15e      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058fa:	4b75      	ldr	r3, [pc, #468]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80058fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1ed      	bne.n	80058e4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0320 	and.w	r3, r3, #32
 8005910:	2b00      	cmp	r3, #0
 8005912:	d036      	beq.n	8005982 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	2b00      	cmp	r3, #0
 800591a:	d019      	beq.n	8005950 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800591c:	4b6c      	ldr	r3, [pc, #432]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a6b      	ldr	r2, [pc, #428]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005922:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005926:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005928:	f7fc fe9c 	bl	8002664 <HAL_GetTick>
 800592c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005930:	f7fc fe98 	bl	8002664 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e13a      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005942:	4b63      	ldr	r3, [pc, #396]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0x5dc>
 800594e:	e018      	b.n	8005982 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005950:	4b5f      	ldr	r3, [pc, #380]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a5e      	ldr	r2, [pc, #376]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005956:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800595a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800595c:	f7fc fe82 	bl	8002664 <HAL_GetTick>
 8005960:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005962:	e008      	b.n	8005976 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005964:	f7fc fe7e 	bl	8002664 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	2b02      	cmp	r3, #2
 8005970:	d901      	bls.n	8005976 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e120      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005976:	4b56      	ldr	r3, [pc, #344]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1f0      	bne.n	8005964 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 8115 	beq.w	8005bb6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	2b18      	cmp	r3, #24
 8005990:	f000 80af 	beq.w	8005af2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005998:	2b02      	cmp	r3, #2
 800599a:	f040 8086 	bne.w	8005aaa <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800599e:	4b4c      	ldr	r3, [pc, #304]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a4b      	ldr	r2, [pc, #300]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80059a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059aa:	f7fc fe5b 	bl	8002664 <HAL_GetTick>
 80059ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80059b0:	e008      	b.n	80059c4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80059b2:	f7fc fe57 	bl	8002664 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e0f9      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80059c4:	4b42      	ldr	r3, [pc, #264]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1f0      	bne.n	80059b2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80059d0:	4b3f      	ldr	r3, [pc, #252]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80059d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80059d8:	f023 0303 	bic.w	r3, r3, #3
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059e4:	0212      	lsls	r2, r2, #8
 80059e6:	430a      	orrs	r2, r1
 80059e8:	4939      	ldr	r1, [pc, #228]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	628b      	str	r3, [r1, #40]	@ 0x28
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059f2:	3b01      	subs	r3, #1
 80059f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059fc:	3b01      	subs	r3, #1
 80059fe:	025b      	lsls	r3, r3, #9
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	431a      	orrs	r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	041b      	lsls	r3, r3, #16
 8005a0c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a10:	431a      	orrs	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a16:	3b01      	subs	r3, #1
 8005a18:	061b      	lsls	r3, r3, #24
 8005a1a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a1e:	492c      	ldr	r1, [pc, #176]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005a24:	4b2a      	ldr	r3, [pc, #168]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a28:	4a29      	ldr	r2, [pc, #164]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a2a:	f023 0310 	bic.w	r3, r3, #16
 8005a2e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a34:	4a26      	ldr	r2, [pc, #152]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005a3a:	4b25      	ldr	r3, [pc, #148]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3e:	4a24      	ldr	r2, [pc, #144]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a40:	f043 0310 	orr.w	r3, r3, #16
 8005a44:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8005a46:	4b22      	ldr	r3, [pc, #136]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	f023 020c 	bic.w	r2, r3, #12
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a52:	491f      	ldr	r1, [pc, #124]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8005a58:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5c:	f023 0220 	bic.w	r2, r3, #32
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a64:	491a      	ldr	r1, [pc, #104]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005a6a:	4b19      	ldr	r3, [pc, #100]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	4a18      	ldr	r2, [pc, #96]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a74:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8005a76:	4b16      	ldr	r3, [pc, #88]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a15      	ldr	r2, [pc, #84]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a82:	f7fc fdef 	bl	8002664 <HAL_GetTick>
 8005a86:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005a88:	e008      	b.n	8005a9c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005a8a:	f7fc fdeb 	bl	8002664 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d901      	bls.n	8005a9c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	e08d      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d0f0      	beq.n	8005a8a <HAL_RCC_OscConfig+0x736>
 8005aa8:	e085      	b.n	8005bb6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005aaa:	4b09      	ldr	r3, [pc, #36]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a08      	ldr	r2, [pc, #32]	@ (8005ad0 <HAL_RCC_OscConfig+0x77c>)
 8005ab0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab6:	f7fc fdd5 	bl	8002664 <HAL_GetTick>
 8005aba:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005abc:	e00a      	b.n	8005ad4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005abe:	f7fc fdd1 	bl	8002664 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d903      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e073      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
 8005ad0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005ad4:	4b3a      	ldr	r3, [pc, #232]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1ee      	bne.n	8005abe <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005ae0:	4b37      	ldr	r3, [pc, #220]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae4:	4a36      	ldr	r2, [pc, #216]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005ae6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005aea:	f023 0303 	bic.w	r3, r3, #3
 8005aee:	6293      	str	r3, [r2, #40]	@ 0x28
 8005af0:	e061      	b.n	8005bb6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005af2:	4b33      	ldr	r3, [pc, #204]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005af8:	4b31      	ldr	r3, [pc, #196]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005afc:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d031      	beq.n	8005b6a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f003 0203 	and.w	r2, r3, #3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d12a      	bne.n	8005b6a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	0a1b      	lsrs	r3, r3, #8
 8005b18:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d122      	bne.n	8005b6a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d11a      	bne.n	8005b6a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	0a5b      	lsrs	r3, r3, #9
 8005b38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b40:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d111      	bne.n	8005b6a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	0c1b      	lsrs	r3, r3, #16
 8005b4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b52:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d108      	bne.n	8005b6a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	0e1b      	lsrs	r3, r3, #24
 8005b5c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b64:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d001      	beq.n	8005b6e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e024      	b.n	8005bb8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005b6e:	4b14      	ldr	r3, [pc, #80]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b72:	08db      	lsrs	r3, r3, #3
 8005b74:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d01a      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005b80:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b84:	4a0e      	ldr	r2, [pc, #56]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005b86:	f023 0310 	bic.w	r3, r3, #16
 8005b8a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8c:	f7fc fd6a 	bl	8002664 <HAL_GetTick>
 8005b90:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8005b92:	bf00      	nop
 8005b94:	f7fc fd66 	bl	8002664 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d0f9      	beq.n	8005b94 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ba4:	4a06      	ldr	r2, [pc, #24]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005ba6:	00db      	lsls	r3, r3, #3
 8005ba8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005baa:	4b05      	ldr	r3, [pc, #20]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bae:	4a04      	ldr	r2, [pc, #16]	@ (8005bc0 <HAL_RCC_OscConfig+0x86c>)
 8005bb0:	f043 0310 	orr.w	r3, r3, #16
 8005bb4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3720      	adds	r7, #32
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	44020c00 	.word	0x44020c00

08005bc4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e19e      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bd8:	4b83      	ldr	r3, [pc, #524]	@ (8005de8 <HAL_RCC_ClockConfig+0x224>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	683a      	ldr	r2, [r7, #0]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d910      	bls.n	8005c08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005be6:	4b80      	ldr	r3, [pc, #512]	@ (8005de8 <HAL_RCC_ClockConfig+0x224>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f023 020f 	bic.w	r2, r3, #15
 8005bee:	497e      	ldr	r1, [pc, #504]	@ (8005de8 <HAL_RCC_ClockConfig+0x224>)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bf6:	4b7c      	ldr	r3, [pc, #496]	@ (8005de8 <HAL_RCC_ClockConfig+0x224>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 030f 	and.w	r3, r3, #15
 8005bfe:	683a      	ldr	r2, [r7, #0]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d001      	beq.n	8005c08 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e186      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0310 	and.w	r3, r3, #16
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d012      	beq.n	8005c3a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	695a      	ldr	r2, [r3, #20]
 8005c18:	4b74      	ldr	r3, [pc, #464]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	0a1b      	lsrs	r3, r3, #8
 8005c1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d909      	bls.n	8005c3a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005c26:	4b71      	ldr	r3, [pc, #452]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	021b      	lsls	r3, r3, #8
 8005c34:	496d      	ldr	r1, [pc, #436]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0308 	and.w	r3, r3, #8
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d012      	beq.n	8005c6c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	4b68      	ldr	r3, [pc, #416]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	091b      	lsrs	r3, r3, #4
 8005c50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d909      	bls.n	8005c6c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005c58:	4b64      	ldr	r3, [pc, #400]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	011b      	lsls	r3, r3, #4
 8005c66:	4961      	ldr	r1, [pc, #388]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0304 	and.w	r3, r3, #4
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d010      	beq.n	8005c9a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	68da      	ldr	r2, [r3, #12]
 8005c7c:	4b5b      	ldr	r3, [pc, #364]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d908      	bls.n	8005c9a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005c88:	4b58      	ldr	r3, [pc, #352]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	4955      	ldr	r1, [pc, #340]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d010      	beq.n	8005cc8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	4b50      	ldr	r3, [pc, #320]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	f003 030f 	and.w	r3, r3, #15
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d908      	bls.n	8005cc8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005cb6:	4b4d      	ldr	r3, [pc, #308]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	f023 020f 	bic.w	r2, r3, #15
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	494a      	ldr	r1, [pc, #296]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8093 	beq.w	8005dfc <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	2b03      	cmp	r3, #3
 8005cdc:	d107      	bne.n	8005cee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005cde:	4b43      	ldr	r3, [pc, #268]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d121      	bne.n	8005d2e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e113      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d107      	bne.n	8005d06 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cf6:	4b3d      	ldr	r3, [pc, #244]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d115      	bne.n	8005d2e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e107      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d107      	bne.n	8005d1e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005d0e:	4b37      	ldr	r3, [pc, #220]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d109      	bne.n	8005d2e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e0fb      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d1e:	4b33      	ldr	r3, [pc, #204]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e0f3      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8005d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f023 0203 	bic.w	r2, r3, #3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	492c      	ldr	r1, [pc, #176]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d40:	f7fc fc90 	bl	8002664 <HAL_GetTick>
 8005d44:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2b03      	cmp	r3, #3
 8005d4c:	d112      	bne.n	8005d74 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d4e:	e00a      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005d50:	f7fc fc88 	bl	8002664 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e0d7      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d66:	4b21      	ldr	r3, [pc, #132]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	f003 0318 	and.w	r3, r3, #24
 8005d6e:	2b18      	cmp	r3, #24
 8005d70:	d1ee      	bne.n	8005d50 <HAL_RCC_ClockConfig+0x18c>
 8005d72:	e043      	b.n	8005dfc <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d112      	bne.n	8005da2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d7c:	e00a      	b.n	8005d94 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005d7e:	f7fc fc71 	bl	8002664 <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d901      	bls.n	8005d94 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e0c0      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d94:	4b15      	ldr	r3, [pc, #84]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005d96:	69db      	ldr	r3, [r3, #28]
 8005d98:	f003 0318 	and.w	r3, r3, #24
 8005d9c:	2b10      	cmp	r3, #16
 8005d9e:	d1ee      	bne.n	8005d7e <HAL_RCC_ClockConfig+0x1ba>
 8005da0:	e02c      	b.n	8005dfc <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d122      	bne.n	8005df0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005daa:	e00a      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005dac:	f7fc fc5a 	bl	8002664 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e0a9      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8005dec <HAL_RCC_ClockConfig+0x228>)
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	f003 0318 	and.w	r3, r3, #24
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d1ee      	bne.n	8005dac <HAL_RCC_ClockConfig+0x1e8>
 8005dce:	e015      	b.n	8005dfc <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005dd0:	f7fc fc48 	bl	8002664 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d906      	bls.n	8005df0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e097      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
 8005de6:	bf00      	nop
 8005de8:	40022000 	.word	0x40022000
 8005dec:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005df0:	4b4b      	ldr	r3, [pc, #300]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005df2:	69db      	ldr	r3, [r3, #28]
 8005df4:	f003 0318 	and.w	r3, r3, #24
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1e9      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d010      	beq.n	8005e2a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	4b44      	ldr	r3, [pc, #272]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f003 030f 	and.w	r3, r3, #15
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d208      	bcs.n	8005e2a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005e18:	4b41      	ldr	r3, [pc, #260]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f023 020f 	bic.w	r2, r3, #15
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	493e      	ldr	r1, [pc, #248]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8005f24 <HAL_RCC_ClockConfig+0x360>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d210      	bcs.n	8005e5a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e38:	4b3a      	ldr	r3, [pc, #232]	@ (8005f24 <HAL_RCC_ClockConfig+0x360>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f023 020f 	bic.w	r2, r3, #15
 8005e40:	4938      	ldr	r1, [pc, #224]	@ (8005f24 <HAL_RCC_ClockConfig+0x360>)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e48:	4b36      	ldr	r3, [pc, #216]	@ (8005f24 <HAL_RCC_ClockConfig+0x360>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 030f 	and.w	r3, r3, #15
 8005e50:	683a      	ldr	r2, [r7, #0]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d001      	beq.n	8005e5a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e05d      	b.n	8005f16 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d010      	beq.n	8005e88 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68da      	ldr	r2, [r3, #12]
 8005e6a:	4b2d      	ldr	r3, [pc, #180]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d208      	bcs.n	8005e88 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005e76:	4b2a      	ldr	r3, [pc, #168]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	4927      	ldr	r1, [pc, #156]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e84:	4313      	orrs	r3, r2
 8005e86:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0308 	and.w	r3, r3, #8
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d012      	beq.n	8005eba <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	4b21      	ldr	r3, [pc, #132]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	091b      	lsrs	r3, r3, #4
 8005e9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d209      	bcs.n	8005eba <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	011b      	lsls	r3, r3, #4
 8005eb4:	491a      	ldr	r1, [pc, #104]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d012      	beq.n	8005eec <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695a      	ldr	r2, [r3, #20]
 8005eca:	4b15      	ldr	r3, [pc, #84]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005ecc:	6a1b      	ldr	r3, [r3, #32]
 8005ece:	0a1b      	lsrs	r3, r3, #8
 8005ed0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d209      	bcs.n	8005eec <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005ed8:	4b11      	ldr	r3, [pc, #68]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	021b      	lsls	r3, r3, #8
 8005ee6:	490e      	ldr	r1, [pc, #56]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005eec:	f000 f822 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8005f20 <HAL_RCC_ClockConfig+0x35c>)
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	f003 030f 	and.w	r3, r3, #15
 8005efa:	490b      	ldr	r1, [pc, #44]	@ (8005f28 <HAL_RCC_ClockConfig+0x364>)
 8005efc:	5ccb      	ldrb	r3, [r1, r3]
 8005efe:	fa22 f303 	lsr.w	r3, r2, r3
 8005f02:	4a0a      	ldr	r2, [pc, #40]	@ (8005f2c <HAL_RCC_ClockConfig+0x368>)
 8005f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005f06:	4b0a      	ldr	r3, [pc, #40]	@ (8005f30 <HAL_RCC_ClockConfig+0x36c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fc fb20 	bl	8002550 <HAL_InitTick>
 8005f10:	4603      	mov	r3, r0
 8005f12:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8005f14:	7afb      	ldrb	r3, [r7, #11]
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	44020c00 	.word	0x44020c00
 8005f24:	40022000 	.word	0x40022000
 8005f28:	0800f1ec 	.word	0x0800f1ec
 8005f2c:	20000000 	.word	0x20000000
 8005f30:	20000004 	.word	0x20000004

08005f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b089      	sub	sp, #36	@ 0x24
 8005f38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8005f3a:	4b8c      	ldr	r3, [pc, #560]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	f003 0318 	and.w	r3, r3, #24
 8005f42:	2b08      	cmp	r3, #8
 8005f44:	d102      	bne.n	8005f4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005f46:	4b8a      	ldr	r3, [pc, #552]	@ (8006170 <HAL_RCC_GetSysClockFreq+0x23c>)
 8005f48:	61fb      	str	r3, [r7, #28]
 8005f4a:	e107      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f4c:	4b87      	ldr	r3, [pc, #540]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	f003 0318 	and.w	r3, r3, #24
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d112      	bne.n	8005f7e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005f58:	4b84      	ldr	r3, [pc, #528]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0320 	and.w	r3, r3, #32
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d009      	beq.n	8005f78 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005f64:	4b81      	ldr	r3, [pc, #516]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	08db      	lsrs	r3, r3, #3
 8005f6a:	f003 0303 	and.w	r3, r3, #3
 8005f6e:	4a81      	ldr	r2, [pc, #516]	@ (8006174 <HAL_RCC_GetSysClockFreq+0x240>)
 8005f70:	fa22 f303 	lsr.w	r3, r2, r3
 8005f74:	61fb      	str	r3, [r7, #28]
 8005f76:	e0f1      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8005f78:	4b7e      	ldr	r3, [pc, #504]	@ (8006174 <HAL_RCC_GetSysClockFreq+0x240>)
 8005f7a:	61fb      	str	r3, [r7, #28]
 8005f7c:	e0ee      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f7e:	4b7b      	ldr	r3, [pc, #492]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005f80:	69db      	ldr	r3, [r3, #28]
 8005f82:	f003 0318 	and.w	r3, r3, #24
 8005f86:	2b10      	cmp	r3, #16
 8005f88:	d102      	bne.n	8005f90 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f8a:	4b7b      	ldr	r3, [pc, #492]	@ (8006178 <HAL_RCC_GetSysClockFreq+0x244>)
 8005f8c:	61fb      	str	r3, [r7, #28]
 8005f8e:	e0e5      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f90:	4b76      	ldr	r3, [pc, #472]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005f92:	69db      	ldr	r3, [r3, #28]
 8005f94:	f003 0318 	and.w	r3, r3, #24
 8005f98:	2b18      	cmp	r3, #24
 8005f9a:	f040 80dd 	bne.w	8006158 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005f9e:	4b73      	ldr	r3, [pc, #460]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa2:	f003 0303 	and.w	r3, r3, #3
 8005fa6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005fa8:	4b70      	ldr	r3, [pc, #448]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fac:	0a1b      	lsrs	r3, r3, #8
 8005fae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fb2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005fb4:	4b6d      	ldr	r3, [pc, #436]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb8:	091b      	lsrs	r3, r3, #4
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005fc0:	4b6a      	ldr	r3, [pc, #424]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8005fc4:	08db      	lsrs	r3, r3, #3
 8005fc6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	fb02 f303 	mul.w	r3, r2, r3
 8005fd0:	ee07 3a90 	vmov	s15, r3
 8005fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f000 80b7 	beq.w	8006152 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d003      	beq.n	8005ff2 <HAL_RCC_GetSysClockFreq+0xbe>
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b03      	cmp	r3, #3
 8005fee:	d056      	beq.n	800609e <HAL_RCC_GetSysClockFreq+0x16a>
 8005ff0:	e077      	b.n	80060e2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005ff2:	4b5e      	ldr	r3, [pc, #376]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0320 	and.w	r3, r3, #32
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d02d      	beq.n	800605a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	08db      	lsrs	r3, r3, #3
 8006004:	f003 0303 	and.w	r3, r3, #3
 8006008:	4a5a      	ldr	r2, [pc, #360]	@ (8006174 <HAL_RCC_GetSysClockFreq+0x240>)
 800600a:	fa22 f303 	lsr.w	r3, r2, r3
 800600e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	ee07 3a90 	vmov	s15, r3
 8006016:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	ee07 3a90 	vmov	s15, r3
 8006020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006024:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006028:	4b50      	ldr	r3, [pc, #320]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 800602a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800602c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006030:	ee07 3a90 	vmov	s15, r3
 8006034:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8006038:	ed97 6a02 	vldr	s12, [r7, #8]
 800603c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800617c <HAL_RCC_GetSysClockFreq+0x248>
 8006040:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006044:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8006048:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800604c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006054:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8006058:	e065      	b.n	8006126 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	ee07 3a90 	vmov	s15, r3
 8006060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006064:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8006180 <HAL_RCC_GetSysClockFreq+0x24c>
 8006068:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800606c:	4b3f      	ldr	r3, [pc, #252]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 800606e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006074:	ee07 3a90 	vmov	s15, r3
 8006078:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800607c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006080:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800617c <HAL_RCC_GetSysClockFreq+0x248>
 8006084:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006088:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800608c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006090:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006098:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800609c:	e043      	b.n	8006126 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	ee07 3a90 	vmov	s15, r3
 80060a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060a8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006184 <HAL_RCC_GetSysClockFreq+0x250>
 80060ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060b0:	4b2e      	ldr	r3, [pc, #184]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 80060b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060b8:	ee07 3a90 	vmov	s15, r3
 80060bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80060c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80060c4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800617c <HAL_RCC_GetSysClockFreq+0x248>
 80060c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80060cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80060d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80060d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060dc:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80060e0:	e021      	b.n	8006126 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	ee07 3a90 	vmov	s15, r3
 80060e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ec:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006188 <HAL_RCC_GetSysClockFreq+0x254>
 80060f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060f4:	4b1d      	ldr	r3, [pc, #116]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 80060f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060fc:	ee07 3a90 	vmov	s15, r3
 8006100:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006104:	ed97 6a02 	vldr	s12, [r7, #8]
 8006108:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800617c <HAL_RCC_GetSysClockFreq+0x248>
 800610c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006110:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006114:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006118:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800611c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006120:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006124:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8006126:	4b11      	ldr	r3, [pc, #68]	@ (800616c <HAL_RCC_GetSysClockFreq+0x238>)
 8006128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800612a:	0a5b      	lsrs	r3, r3, #9
 800612c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006130:	3301      	adds	r3, #1
 8006132:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	ee07 3a90 	vmov	s15, r3
 800613a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800613e:	edd7 6a06 	vldr	s13, [r7, #24]
 8006142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800614a:	ee17 3a90 	vmov	r3, s15
 800614e:	61fb      	str	r3, [r7, #28]
 8006150:	e004      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8006152:	2300      	movs	r3, #0
 8006154:	61fb      	str	r3, [r7, #28]
 8006156:	e001      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8006158:	4b06      	ldr	r3, [pc, #24]	@ (8006174 <HAL_RCC_GetSysClockFreq+0x240>)
 800615a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800615c:	69fb      	ldr	r3, [r7, #28]
}
 800615e:	4618      	mov	r0, r3
 8006160:	3724      	adds	r7, #36	@ 0x24
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	44020c00 	.word	0x44020c00
 8006170:	003d0900 	.word	0x003d0900
 8006174:	03d09000 	.word	0x03d09000
 8006178:	017d7840 	.word	0x017d7840
 800617c:	46000000 	.word	0x46000000
 8006180:	4c742400 	.word	0x4c742400
 8006184:	4bbebc20 	.word	0x4bbebc20
 8006188:	4a742400 	.word	0x4a742400

0800618c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006190:	f7ff fed0 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 8006194:	4602      	mov	r2, r0
 8006196:	4b08      	ldr	r3, [pc, #32]	@ (80061b8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8006198:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800619a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800619e:	4907      	ldr	r1, [pc, #28]	@ (80061bc <HAL_RCC_GetHCLKFreq+0x30>)
 80061a0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80061a2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80061a6:	fa22 f303 	lsr.w	r3, r2, r3
 80061aa:	4a05      	ldr	r2, [pc, #20]	@ (80061c0 <HAL_RCC_GetHCLKFreq+0x34>)
 80061ac:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80061ae:	4b04      	ldr	r3, [pc, #16]	@ (80061c0 <HAL_RCC_GetHCLKFreq+0x34>)
 80061b0:	681b      	ldr	r3, [r3, #0]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	44020c00 	.word	0x44020c00
 80061bc:	0800f1ec 	.word	0x0800f1ec
 80061c0:	20000000 	.word	0x20000000

080061c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80061c8:	f7ff ffe0 	bl	800618c <HAL_RCC_GetHCLKFreq>
 80061cc:	4602      	mov	r2, r0
 80061ce:	4b06      	ldr	r3, [pc, #24]	@ (80061e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	091b      	lsrs	r3, r3, #4
 80061d4:	f003 0307 	and.w	r3, r3, #7
 80061d8:	4904      	ldr	r1, [pc, #16]	@ (80061ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80061da:	5ccb      	ldrb	r3, [r1, r3]
 80061dc:	f003 031f 	and.w	r3, r3, #31
 80061e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	44020c00 	.word	0x44020c00
 80061ec:	0800f1fc 	.word	0x0800f1fc

080061f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80061f4:	f7ff ffca 	bl	800618c <HAL_RCC_GetHCLKFreq>
 80061f8:	4602      	mov	r2, r0
 80061fa:	4b06      	ldr	r3, [pc, #24]	@ (8006214 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	0a1b      	lsrs	r3, r3, #8
 8006200:	f003 0307 	and.w	r3, r3, #7
 8006204:	4904      	ldr	r1, [pc, #16]	@ (8006218 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006206:	5ccb      	ldrb	r3, [r1, r3]
 8006208:	f003 031f 	and.w	r3, r3, #31
 800620c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006210:	4618      	mov	r0, r3
 8006212:	bd80      	pop	{r7, pc}
 8006214:	44020c00 	.word	0x44020c00
 8006218:	0800f1fc 	.word	0x0800f1fc

0800621c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8006220:	f7ff ffb4 	bl	800618c <HAL_RCC_GetHCLKFreq>
 8006224:	4602      	mov	r2, r0
 8006226:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <HAL_RCC_GetPCLK3Freq+0x24>)
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	0b1b      	lsrs	r3, r3, #12
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	4904      	ldr	r1, [pc, #16]	@ (8006244 <HAL_RCC_GetPCLK3Freq+0x28>)
 8006232:	5ccb      	ldrb	r3, [r1, r3]
 8006234:	f003 031f 	and.w	r3, r3, #31
 8006238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800623c:	4618      	mov	r0, r3
 800623e:	bd80      	pop	{r7, pc}
 8006240:	44020c00 	.word	0x44020c00
 8006244:	0800f1fc 	.word	0x0800f1fc

08006248 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800624c:	b0aa      	sub	sp, #168	@ 0xa8
 800624e:	af00      	add	r7, sp, #0
 8006250:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006254:	2300      	movs	r3, #0
 8006256:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800625a:	2300      	movs	r3, #0
 800625c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006260:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006268:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800626c:	2500      	movs	r5, #0
 800626e:	ea54 0305 	orrs.w	r3, r4, r5
 8006272:	d00b      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8006274:	4bb8      	ldr	r3, [pc, #736]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006276:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800627a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800627e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006284:	4ab4      	ldr	r2, [pc, #720]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006286:	430b      	orrs	r3, r1
 8006288:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800628c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006294:	f002 0801 	and.w	r8, r2, #1
 8006298:	f04f 0900 	mov.w	r9, #0
 800629c:	ea58 0309 	orrs.w	r3, r8, r9
 80062a0:	d038      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80062a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80062a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062a8:	2b05      	cmp	r3, #5
 80062aa:	d819      	bhi.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80062ac:	a201      	add	r2, pc, #4	@ (adr r2, 80062b4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80062ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b2:	bf00      	nop
 80062b4:	080062e9 	.word	0x080062e9
 80062b8:	080062cd 	.word	0x080062cd
 80062bc:	080062e1 	.word	0x080062e1
 80062c0:	080062e9 	.word	0x080062e9
 80062c4:	080062e9 	.word	0x080062e9
 80062c8:	080062e9 	.word	0x080062e9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80062cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80062d0:	3308      	adds	r3, #8
 80062d2:	4618      	mov	r0, r3
 80062d4:	f001 ffee 	bl	80082b4 <RCCEx_PLL2_Config>
 80062d8:	4603      	mov	r3, r0
 80062da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80062de:	e004      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80062e6:	e000      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80062e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10c      	bne.n	800630c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80062f2:	4b99      	ldr	r3, [pc, #612]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80062f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80062f8:	f023 0107 	bic.w	r1, r3, #7
 80062fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006302:	4a95      	ldr	r2, [pc, #596]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006304:	430b      	orrs	r3, r1
 8006306:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800630a:	e003      	b.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006310:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006314:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631c:	f002 0a02 	and.w	sl, r2, #2
 8006320:	f04f 0b00 	mov.w	fp, #0
 8006324:	ea5a 030b 	orrs.w	r3, sl, fp
 8006328:	d03c      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800632a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800632e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006330:	2b28      	cmp	r3, #40	@ 0x28
 8006332:	d01b      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x124>
 8006334:	2b28      	cmp	r3, #40	@ 0x28
 8006336:	d815      	bhi.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8006338:	2b20      	cmp	r3, #32
 800633a:	d019      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800633c:	2b20      	cmp	r3, #32
 800633e:	d811      	bhi.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8006340:	2b18      	cmp	r3, #24
 8006342:	d017      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8006344:	2b18      	cmp	r3, #24
 8006346:	d80d      	bhi.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8006348:	2b00      	cmp	r3, #0
 800634a:	d015      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800634c:	2b08      	cmp	r3, #8
 800634e:	d109      	bne.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006350:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006354:	3308      	adds	r3, #8
 8006356:	4618      	mov	r0, r3
 8006358:	f001 ffac 	bl	80082b4 <RCCEx_PLL2_Config>
 800635c:	4603      	mov	r3, r0
 800635e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8006362:	e00a      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800636a:	e006      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800636c:	bf00      	nop
 800636e:	e004      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8006370:	bf00      	nop
 8006372:	e002      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8006374:	bf00      	nop
 8006376:	e000      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8006378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800637a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10c      	bne.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006382:	4b75      	ldr	r3, [pc, #468]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006384:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006388:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800638c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006392:	4a71      	ldr	r2, [pc, #452]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006394:	430b      	orrs	r3, r1
 8006396:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800639a:	e003      	b.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800639c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80063a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80063a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ac:	f002 0304 	and.w	r3, r2, #4
 80063b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80063b4:	2300      	movs	r3, #0
 80063b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80063ba:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80063be:	460b      	mov	r3, r1
 80063c0:	4313      	orrs	r3, r2
 80063c2:	d040      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80063c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80063c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80063ce:	d01e      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80063d0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80063d4:	d817      	bhi.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80063d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063da:	d01a      	beq.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80063dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063e0:	d811      	bhi.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80063e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80063e4:	d017      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80063e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80063e8:	d80d      	bhi.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d015      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80063ee:	2b40      	cmp	r3, #64	@ 0x40
 80063f0:	d109      	bne.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80063f6:	3308      	adds	r3, #8
 80063f8:	4618      	mov	r0, r3
 80063fa:	f001 ff5b 	bl	80082b4 <RCCEx_PLL2_Config>
 80063fe:	4603      	mov	r3, r0
 8006400:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8006404:	e00a      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800640c:	e006      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800640e:	bf00      	nop
 8006410:	e004      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8006412:	bf00      	nop
 8006414:	e002      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8006416:	bf00      	nop
 8006418:	e000      	b.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800641a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800641c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10c      	bne.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006424:	4b4c      	ldr	r3, [pc, #304]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006426:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800642a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800642e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006434:	4a48      	ldr	r2, [pc, #288]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006436:	430b      	orrs	r3, r1
 8006438:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800643c:	e003      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800643e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006442:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006446:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800644a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800644e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006452:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006456:	2300      	movs	r3, #0
 8006458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800645c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006460:	460b      	mov	r3, r1
 8006462:	4313      	orrs	r3, r2
 8006464:	d043      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8006466:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800646a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006470:	d021      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006472:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006476:	d81a      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8006478:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800647c:	d01d      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x272>
 800647e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006482:	d814      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8006484:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006488:	d019      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x276>
 800648a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800648e:	d80e      	bhi.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x266>
 8006490:	2b00      	cmp	r3, #0
 8006492:	d016      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8006494:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006498:	d109      	bne.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800649a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800649e:	3308      	adds	r3, #8
 80064a0:	4618      	mov	r0, r3
 80064a2:	f001 ff07 	bl	80082b4 <RCCEx_PLL2_Config>
 80064a6:	4603      	mov	r3, r0
 80064a8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80064ac:	e00a      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80064b4:	e006      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80064b6:	bf00      	nop
 80064b8:	e004      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80064ba:	bf00      	nop
 80064bc:	e002      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80064be:	bf00      	nop
 80064c0:	e000      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80064c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10c      	bne.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80064cc:	4b22      	ldr	r3, [pc, #136]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064d2:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80064d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80064da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064de:	430b      	orrs	r3, r1
 80064e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80064e4:	e003      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80064ea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80064f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80064fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064fc:	2300      	movs	r3, #0
 80064fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006500:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006504:	460b      	mov	r3, r1
 8006506:	4313      	orrs	r3, r2
 8006508:	d03e      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800650a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800650e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006510:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006514:	d01b      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8006516:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800651a:	d814      	bhi.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800651c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006520:	d017      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8006522:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006526:	d80e      	bhi.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8006528:	2b00      	cmp	r3, #0
 800652a:	d017      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x314>
 800652c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006530:	d109      	bne.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006532:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006536:	3308      	adds	r3, #8
 8006538:	4618      	mov	r0, r3
 800653a:	f001 febb 	bl	80082b4 <RCCEx_PLL2_Config>
 800653e:	4603      	mov	r3, r0
 8006540:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8006544:	e00b      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800654c:	e007      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800654e:	bf00      	nop
 8006550:	e005      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8006552:	bf00      	nop
 8006554:	e003      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x316>
 8006556:	bf00      	nop
 8006558:	44020c00 	.word	0x44020c00
        break;
 800655c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800655e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10c      	bne.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006566:	4ba5      	ldr	r3, [pc, #660]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006568:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800656c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006570:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006576:	4aa1      	ldr	r2, [pc, #644]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006578:	430b      	orrs	r3, r1
 800657a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800657e:	e003      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006580:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006584:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006588:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006590:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006594:	673b      	str	r3, [r7, #112]	@ 0x70
 8006596:	2300      	movs	r3, #0
 8006598:	677b      	str	r3, [r7, #116]	@ 0x74
 800659a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800659e:	460b      	mov	r3, r1
 80065a0:	4313      	orrs	r3, r2
 80065a2:	d03b      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80065a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80065a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80065ae:	d01b      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80065b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80065b4:	d814      	bhi.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80065b6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80065ba:	d017      	beq.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80065bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80065c0:	d80e      	bhi.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d014      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80065c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80065ca:	d109      	bne.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80065d0:	3308      	adds	r3, #8
 80065d2:	4618      	mov	r0, r3
 80065d4:	f001 fe6e 	bl	80082b4 <RCCEx_PLL2_Config>
 80065d8:	4603      	mov	r3, r0
 80065da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80065de:	e008      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80065e6:	e004      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80065e8:	bf00      	nop
 80065ea:	e002      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80065ec:	bf00      	nop
 80065ee:	e000      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80065f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065f2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10c      	bne.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80065fa:	4b80      	ldr	r3, [pc, #512]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80065fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006600:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006604:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800660a:	4a7c      	ldr	r2, [pc, #496]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800660c:	430b      	orrs	r3, r1
 800660e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006612:	e003      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006614:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006618:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800661c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006624:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006628:	66bb      	str	r3, [r7, #104]	@ 0x68
 800662a:	2300      	movs	r3, #0
 800662c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800662e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006632:	460b      	mov	r3, r1
 8006634:	4313      	orrs	r3, r2
 8006636:	d033      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8006638:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800663c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006642:	d015      	beq.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006644:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006648:	d80e      	bhi.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800664a:	2b00      	cmp	r3, #0
 800664c:	d012      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800664e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006652:	d109      	bne.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006658:	3308      	adds	r3, #8
 800665a:	4618      	mov	r0, r3
 800665c:	f001 fe2a 	bl	80082b4 <RCCEx_PLL2_Config>
 8006660:	4603      	mov	r3, r0
 8006662:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006666:	e006      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800666e:	e002      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8006670:	bf00      	nop
 8006672:	e000      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8006674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006676:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10c      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800667e:	4b5f      	ldr	r3, [pc, #380]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006680:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006684:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006688:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800668c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800668e:	4a5b      	ldr	r2, [pc, #364]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006690:	430b      	orrs	r3, r1
 8006692:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006696:	e003      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006698:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800669c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80066a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a8:	2100      	movs	r1, #0
 80066aa:	6639      	str	r1, [r7, #96]	@ 0x60
 80066ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80066b2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80066b6:	460b      	mov	r3, r1
 80066b8:	4313      	orrs	r3, r2
 80066ba:	d033      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80066bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066c6:	d015      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80066c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066cc:	d80e      	bhi.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d012      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80066d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066d6:	d109      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066dc:	3308      	adds	r3, #8
 80066de:	4618      	mov	r0, r3
 80066e0:	f001 fde8 	bl	80082b4 <RCCEx_PLL2_Config>
 80066e4:	4603      	mov	r3, r0
 80066e6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80066ea:	e006      	b.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80066f2:	e002      	b.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80066f4:	bf00      	nop
 80066f6:	e000      	b.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80066f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80066fa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10c      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8006702:	4b3e      	ldr	r3, [pc, #248]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006704:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006708:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800670c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006712:	4a3a      	ldr	r2, [pc, #232]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006714:	430b      	orrs	r3, r1
 8006716:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800671a:	e003      	b.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800671c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006720:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006724:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672c:	2100      	movs	r1, #0
 800672e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006734:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006736:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800673a:	460b      	mov	r3, r1
 800673c:	4313      	orrs	r3, r2
 800673e:	d00e      	beq.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8006740:	4b2e      	ldr	r3, [pc, #184]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006742:	69db      	ldr	r3, [r3, #28]
 8006744:	4a2d      	ldr	r2, [pc, #180]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006746:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800674a:	61d3      	str	r3, [r2, #28]
 800674c:	4b2b      	ldr	r3, [pc, #172]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800674e:	69d9      	ldr	r1, [r3, #28]
 8006750:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006754:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006758:	4a28      	ldr	r2, [pc, #160]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800675a:	430b      	orrs	r3, r1
 800675c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800675e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006766:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800676a:	653b      	str	r3, [r7, #80]	@ 0x50
 800676c:	2300      	movs	r3, #0
 800676e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006770:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006774:	460b      	mov	r3, r1
 8006776:	4313      	orrs	r3, r2
 8006778:	d046      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800677a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800677e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006780:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006784:	d021      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x582>
 8006786:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800678a:	d81a      	bhi.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800678c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006790:	d01d      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006796:	d814      	bhi.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8006798:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800679c:	d019      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 800679e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067a2:	d80e      	bhi.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d016      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80067a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ac:	d109      	bne.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067b2:	3308      	adds	r3, #8
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 fd7d 	bl	80082b4 <RCCEx_PLL2_Config>
 80067ba:	4603      	mov	r3, r0
 80067bc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80067c0:	e00a      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80067c8:	e006      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80067ca:	bf00      	nop
 80067cc:	e004      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80067ce:	bf00      	nop
 80067d0:	e002      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80067d2:	bf00      	nop
 80067d4:	e000      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80067d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d10f      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80067e0:	4b06      	ldr	r3, [pc, #24]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80067e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80067e6:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80067ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f0:	4a02      	ldr	r2, [pc, #8]	@ (80067fc <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80067f2:	430b      	orrs	r3, r1
 80067f4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80067f8:	e006      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80067fa:	bf00      	nop
 80067fc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006800:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006804:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006808:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006814:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006816:	2300      	movs	r3, #0
 8006818:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800681a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800681e:	460b      	mov	r3, r1
 8006820:	4313      	orrs	r3, r2
 8006822:	d043      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8006824:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800682e:	d021      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8006830:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006834:	d81a      	bhi.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8006836:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800683a:	d01d      	beq.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800683c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006840:	d814      	bhi.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8006842:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006846:	d019      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x634>
 8006848:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800684c:	d80e      	bhi.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x624>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d016      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8006852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006856:	d109      	bne.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006858:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800685c:	3308      	adds	r3, #8
 800685e:	4618      	mov	r0, r3
 8006860:	f001 fd28 	bl	80082b4 <RCCEx_PLL2_Config>
 8006864:	4603      	mov	r3, r0
 8006866:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800686a:	e00a      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006872:	e006      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006874:	bf00      	nop
 8006876:	e004      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006878:	bf00      	nop
 800687a:	e002      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800687c:	bf00      	nop
 800687e:	e000      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006880:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006882:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10c      	bne.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800688a:	4bb6      	ldr	r3, [pc, #728]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800688c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006890:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006894:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800689a:	4ab2      	ldr	r2, [pc, #712]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800689c:	430b      	orrs	r3, r1
 800689e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80068a2:	e003      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80068a8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80068ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80068b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ba:	2300      	movs	r3, #0
 80068bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80068be:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80068c2:	460b      	mov	r3, r1
 80068c4:	4313      	orrs	r3, r2
 80068c6:	d030      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80068c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068ce:	2b05      	cmp	r3, #5
 80068d0:	d80f      	bhi.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80068d2:	2b03      	cmp	r3, #3
 80068d4:	d211      	bcs.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d911      	bls.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d109      	bne.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068e2:	3308      	adds	r3, #8
 80068e4:	4618      	mov	r0, r3
 80068e6:	f001 fce5 	bl	80082b4 <RCCEx_PLL2_Config>
 80068ea:	4603      	mov	r3, r0
 80068ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80068f0:	e006      	b.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80068f8:	e002      	b.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80068fa:	bf00      	nop
 80068fc:	e000      	b.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80068fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006900:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006904:	2b00      	cmp	r3, #0
 8006906:	d10c      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006908:	4b96      	ldr	r3, [pc, #600]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800690a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800690e:	f023 0107 	bic.w	r1, r3, #7
 8006912:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006918:	4a92      	ldr	r2, [pc, #584]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800691a:	430b      	orrs	r3, r1
 800691c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006920:	e003      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006922:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006926:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800692a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800692e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006932:	2100      	movs	r1, #0
 8006934:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006936:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800693a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800693c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006940:	460b      	mov	r3, r1
 8006942:	4313      	orrs	r3, r2
 8006944:	d022      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006946:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800694a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800694c:	2b00      	cmp	r3, #0
 800694e:	d005      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x714>
 8006950:	2b08      	cmp	r3, #8
 8006952:	d005      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800695a:	e002      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800695c:	bf00      	nop
 800695e:	e000      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8006960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006962:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10c      	bne.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800696a:	4b7e      	ldr	r3, [pc, #504]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800696c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006970:	f023 0108 	bic.w	r1, r3, #8
 8006974:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006978:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800697a:	4a7a      	ldr	r2, [pc, #488]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800697c:	430b      	orrs	r3, r1
 800697e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006982:	e003      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006984:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006988:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800698c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006994:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006998:	633b      	str	r3, [r7, #48]	@ 0x30
 800699a:	2300      	movs	r3, #0
 800699c:	637b      	str	r3, [r7, #52]	@ 0x34
 800699e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80069a2:	460b      	mov	r3, r1
 80069a4:	4313      	orrs	r3, r2
 80069a6:	f000 80b0 	beq.w	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80069aa:	4b6f      	ldr	r3, [pc, #444]	@ (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80069ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ae:	4a6e      	ldr	r2, [pc, #440]	@ (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80069b0:	f043 0301 	orr.w	r3, r3, #1
 80069b4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80069b6:	f7fb fe55 	bl	8002664 <HAL_GetTick>
 80069ba:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80069be:	e00b      	b.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069c0:	f7fb fe50 	bl	8002664 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	2b02      	cmp	r3, #2
 80069ce:	d903      	bls.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80069d6:	e005      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80069d8:	4b63      	ldr	r3, [pc, #396]	@ (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	f003 0301 	and.w	r3, r3, #1
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d0ed      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 80069e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f040 808a 	bne.w	8006b02 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80069ee:	4b5d      	ldr	r3, [pc, #372]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80069f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80069fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d022      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x802>
 8006a04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a0a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d01b      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006a12:	4b54      	ldr	r3, [pc, #336]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006a20:	4b50      	ldr	r3, [pc, #320]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a26:	4a4f      	ldr	r2, [pc, #316]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006a30:	4b4c      	ldr	r3, [pc, #304]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a36:	4a4b      	ldr	r2, [pc, #300]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006a40:	4a48      	ldr	r2, [pc, #288]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006a46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006a4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d019      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a56:	f7fb fe05 	bl	8002664 <HAL_GetTick>
 8006a5a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a5e:	e00d      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a60:	f7fb fe00 	bl	8002664 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d903      	bls.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8006a7a:	e006      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a7c:	4b39      	ldr	r3, [pc, #228]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006a7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d0ea      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8006a8a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d132      	bne.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006a92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006aa0:	d10f      	bne.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8006aa2:	4b30      	ldr	r3, [pc, #192]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006aaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006aae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ab0:	091b      	lsrs	r3, r3, #4
 8006ab2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006ab6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006aba:	4a2a      	ldr	r2, [pc, #168]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006abc:	430b      	orrs	r3, r1
 8006abe:	61d3      	str	r3, [r2, #28]
 8006ac0:	e005      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x886>
 8006ac2:	4b28      	ldr	r3, [pc, #160]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006ac4:	69db      	ldr	r3, [r3, #28]
 8006ac6:	4a27      	ldr	r2, [pc, #156]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006ac8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006acc:	61d3      	str	r3, [r2, #28]
 8006ace:	4b25      	ldr	r3, [pc, #148]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006ad0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ad4:	4a23      	ldr	r2, [pc, #140]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ada:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006ade:	4b21      	ldr	r3, [pc, #132]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006ae0:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8006ae4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ae8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006aea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006aee:	4a1d      	ldr	r2, [pc, #116]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006af0:	430b      	orrs	r3, r1
 8006af2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006af6:	e008      	b.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006af8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006afc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8006b00:	e003      	b.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b02:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006b06:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006b0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b12:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006b16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b18:	2300      	movs	r3, #0
 8006b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b1c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006b20:	460b      	mov	r3, r1
 8006b22:	4313      	orrs	r3, r2
 8006b24:	d038      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006b26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b2c:	2b30      	cmp	r3, #48	@ 0x30
 8006b2e:	d014      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x912>
 8006b30:	2b30      	cmp	r3, #48	@ 0x30
 8006b32:	d80e      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8006b34:	2b20      	cmp	r3, #32
 8006b36:	d012      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x916>
 8006b38:	2b20      	cmp	r3, #32
 8006b3a:	d80a      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d015      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006b40:	2b10      	cmp	r3, #16
 8006b42:	d106      	bne.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b44:	4b07      	ldr	r3, [pc, #28]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b48:	4a06      	ldr	r2, [pc, #24]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006b4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b4e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8006b50:	e00d      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006b58:	e009      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8006b5a:	bf00      	nop
 8006b5c:	e007      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8006b5e:	bf00      	nop
 8006b60:	e005      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x926>
 8006b62:	bf00      	nop
 8006b64:	44020c00 	.word	0x44020c00
 8006b68:	44020800 	.word	0x44020800
        break;
 8006b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b6e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10c      	bne.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006b76:	4bb5      	ldr	r3, [pc, #724]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b7c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006b80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b86:	49b1      	ldr	r1, [pc, #708]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006b8e:	e003      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b90:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006b94:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006b98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006ba4:	623b      	str	r3, [r7, #32]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006baa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006bae:	460b      	mov	r3, r1
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	d03c      	beq.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8006bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bba:	2b04      	cmp	r3, #4
 8006bbc:	d81d      	bhi.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8006bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006bd9 	.word	0x08006bd9
 8006bc8:	08006be7 	.word	0x08006be7
 8006bcc:	08006bfb 	.word	0x08006bfb
 8006bd0:	08006c03 	.word	0x08006c03
 8006bd4:	08006c03 	.word	0x08006c03
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bd8:	4b9c      	ldr	r3, [pc, #624]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bdc:	4a9b      	ldr	r2, [pc, #620]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006bde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006be2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006be4:	e00e      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006be6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bea:	3308      	adds	r3, #8
 8006bec:	4618      	mov	r0, r3
 8006bee:	f001 fb61 	bl	80082b4 <RCCEx_PLL2_Config>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006bf8:	e004      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006c00:	e000      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8006c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c04:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10c      	bne.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006c0c:	4b8f      	ldr	r3, [pc, #572]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006c0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c12:	f023 0207 	bic.w	r2, r3, #7
 8006c16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c1c:	498b      	ldr	r1, [pc, #556]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006c24:	e003      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c26:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006c2a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006c2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c36:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006c3a:	61bb      	str	r3, [r7, #24]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	61fb      	str	r3, [r7, #28]
 8006c40:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006c44:	460b      	mov	r3, r1
 8006c46:	4313      	orrs	r3, r2
 8006c48:	d03c      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8006c4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c50:	2b20      	cmp	r3, #32
 8006c52:	d01f      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8006c54:	2b20      	cmp	r3, #32
 8006c56:	d819      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8006c58:	2b18      	cmp	r3, #24
 8006c5a:	d01d      	beq.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8006c5c:	2b18      	cmp	r3, #24
 8006c5e:	d815      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d002      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d007      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006c68:	e010      	b.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c6a:	4b78      	ldr	r3, [pc, #480]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c6e:	4a77      	ldr	r2, [pc, #476]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c74:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006c76:	e010      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c7c:	3308      	adds	r3, #8
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f001 fb18 	bl	80082b4 <RCCEx_PLL2_Config>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006c8a:	e006      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006c92:	e002      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8006c94:	bf00      	nop
 8006c96:	e000      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8006c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c9a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10c      	bne.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ca8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006cac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb2:	4966      	ldr	r1, [pc, #408]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006cba:	e003      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cbc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006cc0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006cc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ccc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006cd0:	613b      	str	r3, [r7, #16]
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	617b      	str	r3, [r7, #20]
 8006cd6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006cda:	460b      	mov	r3, r1
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	d03e      	beq.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8006ce0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ce6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cea:	d020      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8006cec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cf0:	d819      	bhi.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8006cf2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cf4:	d01d      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8006cf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cf8:	d815      	bhi.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d002      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8006cfe:	2b40      	cmp	r3, #64	@ 0x40
 8006d00:	d007      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8006d02:	e010      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d04:	4b51      	ldr	r3, [pc, #324]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d08:	4a50      	ldr	r2, [pc, #320]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d0e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006d10:	e010      	b.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d16:	3308      	adds	r3, #8
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f001 facb 	bl	80082b4 <RCCEx_PLL2_Config>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8006d24:	e006      	b.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006d2c:	e002      	b.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8006d2e:	bf00      	nop
 8006d30:	e000      	b.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8006d32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10c      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006d3c:	4b43      	ldr	r3, [pc, #268]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d42:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8006d46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d4c:	493f      	ldr	r1, [pc, #252]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006d54:	e003      	b.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d56:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006d5a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006d5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d66:	2100      	movs	r1, #0
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	f003 0304 	and.w	r3, r3, #4
 8006d6e:	60fb      	str	r3, [r7, #12]
 8006d70:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006d74:	460b      	mov	r3, r1
 8006d76:	4313      	orrs	r3, r2
 8006d78:	d038      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d84:	d00e      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8006d86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d8a:	d815      	bhi.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d017      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8006d90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d94:	d110      	bne.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d96:	4b2d      	ldr	r3, [pc, #180]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9a:	4a2c      	ldr	r2, [pc, #176]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006d9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006da0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006da2:	e00e      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006da4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006da8:	3308      	adds	r3, #8
 8006daa:	4618      	mov	r0, r3
 8006dac:	f001 fa82 	bl	80082b4 <RCCEx_PLL2_Config>
 8006db0:	4603      	mov	r3, r0
 8006db2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006db6:	e004      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006dbe:	e000      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8006dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dc2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10c      	bne.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8006dca:	4b20      	ldr	r3, [pc, #128]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dd0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006dd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dda:	491c      	ldr	r1, [pc, #112]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006de2:	e003      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006de4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006de8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006dec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df4:	2100      	movs	r1, #0
 8006df6:	6039      	str	r1, [r7, #0]
 8006df8:	f003 0310 	and.w	r3, r3, #16
 8006dfc:	607b      	str	r3, [r7, #4]
 8006dfe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006e02:	460b      	mov	r3, r1
 8006e04:	4313      	orrs	r3, r2
 8006e06:	d039      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8006e08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e0e:	2b30      	cmp	r3, #48	@ 0x30
 8006e10:	d01e      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8006e12:	2b30      	cmp	r3, #48	@ 0x30
 8006e14:	d815      	bhi.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8006e16:	2b10      	cmp	r3, #16
 8006e18:	d002      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d007      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8006e1e:	e010      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e20:	4b0a      	ldr	r3, [pc, #40]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e24:	4a09      	ldr	r2, [pc, #36]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006e2c:	e011      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e32:	3308      	adds	r3, #8
 8006e34:	4618      	mov	r0, r3
 8006e36:	f001 fa3d 	bl	80082b4 <RCCEx_PLL2_Config>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006e40:	e007      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006e48:	e003      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8006e4a:	bf00      	nop
 8006e4c:	44020c00 	.word	0x44020c00
        break;
 8006e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e52:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10c      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e60:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006e64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e6a:	4908      	ldr	r1, [pc, #32]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006e72:	e003      	b.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e74:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006e78:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8006e7c:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	37a8      	adds	r7, #168	@ 0xa8
 8006e84:	46bd      	mov	sp, r7
 8006e86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e8a:	bf00      	nop
 8006e8c:	44020c00 	.word	0x44020c00

08006e90 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b08b      	sub	sp, #44	@ 0x2c
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006e98:	4bad      	ldr	r3, [pc, #692]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006ea2:	4bab      	ldr	r3, [pc, #684]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea6:	f003 0303 	and.w	r3, r3, #3
 8006eaa:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006eac:	4ba8      	ldr	r3, [pc, #672]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb0:	0a1b      	lsrs	r3, r3, #8
 8006eb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eb6:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8006eb8:	4ba5      	ldr	r3, [pc, #660]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ebc:	f003 0310 	and.w	r3, r3, #16
 8006ec0:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006ec2:	4ba3      	ldr	r3, [pc, #652]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec6:	08db      	lsrs	r3, r3, #3
 8006ec8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ecc:	697a      	ldr	r2, [r7, #20]
 8006ece:	fb02 f303 	mul.w	r3, r2, r3
 8006ed2:	ee07 3a90 	vmov	s15, r3
 8006ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eda:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 8126 	beq.w	8007132 <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d053      	beq.n	8006f94 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	2b03      	cmp	r3, #3
 8006ef0:	d86f      	bhi.n	8006fd2 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d003      	beq.n	8006f00 <HAL_RCCEx_GetPLL1ClockFreq+0x70>
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d02b      	beq.n	8006f56 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
 8006efe:	e068      	b.n	8006fd2 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f00:	4b93      	ldr	r3, [pc, #588]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	08db      	lsrs	r3, r3, #3
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	4a92      	ldr	r2, [pc, #584]	@ (8007154 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f10:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	ee07 3a90 	vmov	s15, r3
 8006f18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	ee07 3a90 	vmov	s15, r3
 8006f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	ee07 3a90 	vmov	s15, r3
 8006f30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f34:	ed97 6a04 	vldr	s12, [r7, #16]
 8006f38:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8007158 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8006f3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f50:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006f54:	e068      	b.n	8007028 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	ee07 3a90 	vmov	s15, r3
 8006f5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f60:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 800715c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006f64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	ee07 3a90 	vmov	s15, r3
 8006f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f72:	ed97 6a04 	vldr	s12, [r7, #16]
 8006f76:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007158 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8006f7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f8e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006f92:	e049      	b.n	8007028 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	ee07 3a90 	vmov	s15, r3
 8006f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f9e:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007160 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8006fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fa6:	6a3b      	ldr	r3, [r7, #32]
 8006fa8:	ee07 3a90 	vmov	s15, r3
 8006fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fb0:	ed97 6a04 	vldr	s12, [r7, #16]
 8006fb4:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8007158 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8006fb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fcc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006fd0:	e02a      	b.n	8007028 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006fd2:	4b5f      	ldr	r3, [pc, #380]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	08db      	lsrs	r3, r3, #3
 8006fd8:	f003 0303 	and.w	r3, r3, #3
 8006fdc:	4a5d      	ldr	r2, [pc, #372]	@ (8007154 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006fde:	fa22 f303 	lsr.w	r3, r2, r3
 8006fe2:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	ee07 3a90 	vmov	s15, r3
 8006fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	ee07 3a90 	vmov	s15, r3
 8006ff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ff8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ffc:	6a3b      	ldr	r3, [r7, #32]
 8006ffe:	ee07 3a90 	vmov	s15, r3
 8007002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007006:	ed97 6a04 	vldr	s12, [r7, #16]
 800700a:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007158 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 800700e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800701a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800701e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007022:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007026:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007028:	4b49      	ldr	r3, [pc, #292]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007030:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007034:	d121      	bne.n	800707a <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007036:	4b46      	ldr	r3, [pc, #280]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800703a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800703e:	2b00      	cmp	r3, #0
 8007040:	d017      	beq.n	8007072 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007042:	4b43      	ldr	r3, [pc, #268]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007046:	0a5b      	lsrs	r3, r3, #9
 8007048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800704c:	ee07 3a90 	vmov	s15, r3
 8007050:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8007054:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007058:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800705c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007068:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	601a      	str	r2, [r3, #0]
 8007070:	e006      	b.n	8007080 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	601a      	str	r2, [r3, #0]
 8007078:	e002      	b.n	8007080 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007080:	4b33      	ldr	r3, [pc, #204]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007088:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800708c:	d121      	bne.n	80070d2 <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800708e:	4b30      	ldr	r3, [pc, #192]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d017      	beq.n	80070ca <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800709a:	4b2d      	ldr	r3, [pc, #180]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800709c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800709e:	0c1b      	lsrs	r3, r3, #16
 80070a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070a4:	ee07 3a90 	vmov	s15, r3
 80070a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80070ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070b0:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80070b4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80070b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070c0:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	605a      	str	r2, [r3, #4]
 80070c8:	e006      	b.n	80070d8 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	605a      	str	r2, [r3, #4]
 80070d0:	e002      	b.n	80070d8 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e4:	d121      	bne.n	800712a <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80070e6:	4b1a      	ldr	r3, [pc, #104]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80070e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d017      	beq.n	8007122 <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80070f2:	4b17      	ldr	r3, [pc, #92]	@ (8007150 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80070f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070f6:	0e1b      	lsrs	r3, r3, #24
 80070f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070fc:	ee07 3a90 	vmov	s15, r3
 8007100:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8007104:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007108:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800710c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007114:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007118:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007120:	e010      	b.n	8007144 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	609a      	str	r2, [r3, #8]
}
 8007128:	e00c      	b.n	8007144 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	609a      	str	r2, [r3, #8]
}
 8007130:	e008      	b.n	8007144 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	609a      	str	r2, [r3, #8]
}
 8007144:	bf00      	nop
 8007146:	372c      	adds	r7, #44	@ 0x2c
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	44020c00 	.word	0x44020c00
 8007154:	03d09000 	.word	0x03d09000
 8007158:	46000000 	.word	0x46000000
 800715c:	4a742400 	.word	0x4a742400
 8007160:	4bbebc20 	.word	0x4bbebc20

08007164 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8007164:	b480      	push	{r7}
 8007166:	b08b      	sub	sp, #44	@ 0x2c
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800716c:	4bad      	ldr	r3, [pc, #692]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800716e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007174:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8007176:	4bab      	ldr	r3, [pc, #684]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800717a:	f003 0303 	and.w	r3, r3, #3
 800717e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007180:	4ba8      	ldr	r3, [pc, #672]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007184:	0a1b      	lsrs	r3, r3, #8
 8007186:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800718a:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 800718c:	4ba5      	ldr	r3, [pc, #660]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800718e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007190:	f003 0310 	and.w	r3, r3, #16
 8007194:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007196:	4ba3      	ldr	r3, [pc, #652]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719a:	08db      	lsrs	r3, r3, #3
 800719c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	fb02 f303 	mul.w	r3, r2, r3
 80071a6:	ee07 3a90 	vmov	s15, r3
 80071aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ae:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f000 8126 	beq.w	8007406 <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	2b03      	cmp	r3, #3
 80071be:	d053      	beq.n	8007268 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d86f      	bhi.n	80072a6 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
 80071c6:	69fb      	ldr	r3, [r7, #28]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d003      	beq.n	80071d4 <HAL_RCCEx_GetPLL2ClockFreq+0x70>
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d02b      	beq.n	800722a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
 80071d2:	e068      	b.n	80072a6 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071d4:	4b93      	ldr	r3, [pc, #588]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	08db      	lsrs	r3, r3, #3
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	4a92      	ldr	r2, [pc, #584]	@ (8007428 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80071e0:	fa22 f303 	lsr.w	r3, r2, r3
 80071e4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	ee07 3a90 	vmov	s15, r3
 80071ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	ee07 3a90 	vmov	s15, r3
 80071f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	ee07 3a90 	vmov	s15, r3
 8007204:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007208:	ed97 6a04 	vldr	s12, [r7, #16]
 800720c:	eddf 5a87 	vldr	s11, [pc, #540]	@ 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8007210:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007214:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007218:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800721c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007224:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007228:	e068      	b.n	80072fc <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	ee07 3a90 	vmov	s15, r3
 8007230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007234:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8007430 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007238:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800723c:	6a3b      	ldr	r3, [r7, #32]
 800723e:	ee07 3a90 	vmov	s15, r3
 8007242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007246:	ed97 6a04 	vldr	s12, [r7, #16]
 800724a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 800724e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007256:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800725a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007262:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007266:	e049      	b.n	80072fc <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007272:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007434 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8007276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800727a:	6a3b      	ldr	r3, [r7, #32]
 800727c:	ee07 3a90 	vmov	s15, r3
 8007280:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007284:	ed97 6a04 	vldr	s12, [r7, #16]
 8007288:	eddf 5a68 	vldr	s11, [pc, #416]	@ 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 800728c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007290:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007298:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800729c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80072a4:	e02a      	b.n	80072fc <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072a6:	4b5f      	ldr	r3, [pc, #380]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	08db      	lsrs	r3, r3, #3
 80072ac:	f003 0303 	and.w	r3, r3, #3
 80072b0:	4a5d      	ldr	r2, [pc, #372]	@ (8007428 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80072b2:	fa22 f303 	lsr.w	r3, r2, r3
 80072b6:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	ee07 3a90 	vmov	s15, r3
 80072be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	ee07 3a90 	vmov	s15, r3
 80072c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072d0:	6a3b      	ldr	r3, [r7, #32]
 80072d2:	ee07 3a90 	vmov	s15, r3
 80072d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072da:	ed97 6a04 	vldr	s12, [r7, #16]
 80072de:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80072e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072f6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80072fa:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80072fc:	4b49      	ldr	r3, [pc, #292]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007304:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007308:	d121      	bne.n	800734e <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800730a:	4b46      	ldr	r3, [pc, #280]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800730c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d017      	beq.n	8007346 <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007316:	4b43      	ldr	r3, [pc, #268]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800731a:	0a5b      	lsrs	r3, r3, #9
 800731c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007320:	ee07 3a90 	vmov	s15, r3
 8007324:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8007328:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800732c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007330:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007338:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800733c:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	e006      	b.n	8007354 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	e002      	b.n	8007354 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007354:	4b33      	ldr	r3, [pc, #204]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800735c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007360:	d121      	bne.n	80073a6 <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007362:	4b30      	ldr	r3, [pc, #192]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d017      	beq.n	800739e <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800736e:	4b2d      	ldr	r3, [pc, #180]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007372:	0c1b      	lsrs	r3, r3, #16
 8007374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007378:	ee07 3a90 	vmov	s15, r3
 800737c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007380:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007384:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007388:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800738c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007394:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	605a      	str	r2, [r3, #4]
 800739c:	e006      	b.n	80073ac <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	605a      	str	r2, [r3, #4]
 80073a4:	e002      	b.n	80073ac <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80073ac:	4b1d      	ldr	r3, [pc, #116]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073b8:	d121      	bne.n	80073fe <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80073ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80073bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d017      	beq.n	80073f6 <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80073c6:	4b17      	ldr	r3, [pc, #92]	@ (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80073c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ca:	0e1b      	lsrs	r3, r3, #24
 80073cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073d0:	ee07 3a90 	vmov	s15, r3
 80073d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80073d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073dc:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80073e0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80073e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073ec:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80073f4:	e010      	b.n	8007418 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	609a      	str	r2, [r3, #8]
}
 80073fc:	e00c      	b.n	8007418 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	609a      	str	r2, [r3, #8]
}
 8007404:	e008      	b.n	8007418 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	609a      	str	r2, [r3, #8]
}
 8007418:	bf00      	nop
 800741a:	372c      	adds	r7, #44	@ 0x2c
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr
 8007424:	44020c00 	.word	0x44020c00
 8007428:	03d09000 	.word	0x03d09000
 800742c:	46000000 	.word	0x46000000
 8007430:	4a742400 	.word	0x4a742400
 8007434:	4bbebc20 	.word	0x4bbebc20

08007438 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08c      	sub	sp, #48	@ 0x30
 800743c:	af00      	add	r7, sp, #0
 800743e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007442:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007446:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800744a:	430b      	orrs	r3, r1
 800744c:	d14b      	bne.n	80074e6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800744e:	4bc4      	ldr	r3, [pc, #784]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007454:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800745a:	4bc1      	ldr	r3, [pc, #772]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800745c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	2b02      	cmp	r3, #2
 8007466:	d108      	bne.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800746e:	d104      	bne.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007470:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007474:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007476:	f000 bf14 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800747a:	4bb9      	ldr	r3, [pc, #740]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800747c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007484:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007488:	d108      	bne.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800748a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007490:	d104      	bne.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8007492:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007496:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007498:	f000 bf03 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800749c:	4bb0      	ldr	r3, [pc, #704]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074a8:	d119      	bne.n	80074de <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80074aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074b0:	d115      	bne.n	80074de <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80074b2:	4bab      	ldr	r3, [pc, #684]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80074b4:	69db      	ldr	r3, [r3, #28]
 80074b6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80074ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074be:	d30a      	bcc.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80074c0:	4ba7      	ldr	r3, [pc, #668]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80074c2:	69db      	ldr	r3, [r3, #28]
 80074c4:	0a1b      	lsrs	r3, r3, #8
 80074c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074ca:	4aa6      	ldr	r2, [pc, #664]	@ (8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80074cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80074d2:	f000 bee6 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 80074d6:	2300      	movs	r3, #0
 80074d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80074da:	f000 bee2 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80074de:	2300      	movs	r3, #0
 80074e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074e2:	f000 bede 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80074e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ea:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80074ee:	ea52 0301 	orrs.w	r3, r2, r1
 80074f2:	f000 838e 	beq.w	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80074f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074fa:	2a01      	cmp	r2, #1
 80074fc:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8007500:	f080 86cc 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007508:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 800750c:	ea52 0301 	orrs.w	r3, r2, r1
 8007510:	f000 82aa 	beq.w	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8007514:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007518:	2a01      	cmp	r2, #1
 800751a:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 800751e:	f080 86bd 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007522:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007526:	f1a3 0110 	sub.w	r1, r3, #16
 800752a:	ea52 0301 	orrs.w	r3, r2, r1
 800752e:	f000 8681 	beq.w	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8007532:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007536:	2a01      	cmp	r2, #1
 8007538:	f173 0310 	sbcs.w	r3, r3, #16
 800753c:	f080 86ae 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007540:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007544:	1f19      	subs	r1, r3, #4
 8007546:	ea52 0301 	orrs.w	r3, r2, r1
 800754a:	f000 84b1 	beq.w	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800754e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007552:	2a01      	cmp	r2, #1
 8007554:	f173 0304 	sbcs.w	r3, r3, #4
 8007558:	f080 86a0 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800755c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007560:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8007564:	430b      	orrs	r3, r1
 8007566:	f000 85aa 	beq.w	80080be <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 800756a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800756e:	497e      	ldr	r1, [pc, #504]	@ (8007768 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8007570:	428a      	cmp	r2, r1
 8007572:	f173 0300 	sbcs.w	r3, r3, #0
 8007576:	f080 8691 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800757a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800757e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007582:	430b      	orrs	r3, r1
 8007584:	f000 8532 	beq.w	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8007588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800758c:	4977      	ldr	r1, [pc, #476]	@ (800776c <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800758e:	428a      	cmp	r2, r1
 8007590:	f173 0300 	sbcs.w	r3, r3, #0
 8007594:	f080 8682 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007598:	e9d7 2300 	ldrd	r2, r3, [r7]
 800759c:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80075a0:	430b      	orrs	r3, r1
 80075a2:	f000 84bc 	beq.w	8007f1e <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80075a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075aa:	4971      	ldr	r1, [pc, #452]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80075ac:	428a      	cmp	r2, r1
 80075ae:	f173 0300 	sbcs.w	r3, r3, #0
 80075b2:	f080 8673 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80075b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075ba:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80075be:	430b      	orrs	r3, r1
 80075c0:	f000 85f2 	beq.w	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80075c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075c8:	496a      	ldr	r1, [pc, #424]	@ (8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80075ca:	428a      	cmp	r2, r1
 80075cc:	f173 0300 	sbcs.w	r3, r3, #0
 80075d0:	f080 8664 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80075d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075d8:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80075dc:	430b      	orrs	r3, r1
 80075de:	f000 81e5 	beq.w	80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80075e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075e6:	4964      	ldr	r1, [pc, #400]	@ (8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80075e8:	428a      	cmp	r2, r1
 80075ea:	f173 0300 	sbcs.w	r3, r3, #0
 80075ee:	f080 8655 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80075f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075f6:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80075fa:	430b      	orrs	r3, r1
 80075fc:	f000 83cc 	beq.w	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8007600:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007604:	495d      	ldr	r1, [pc, #372]	@ (800777c <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8007606:	428a      	cmp	r2, r1
 8007608:	f173 0300 	sbcs.w	r3, r3, #0
 800760c:	f080 8646 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007610:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007614:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8007618:	430b      	orrs	r3, r1
 800761a:	f000 8331 	beq.w	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 800761e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007622:	4957      	ldr	r1, [pc, #348]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8007624:	428a      	cmp	r2, r1
 8007626:	f173 0300 	sbcs.w	r3, r3, #0
 800762a:	f080 8637 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800762e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007632:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007636:	430b      	orrs	r3, r1
 8007638:	f000 82bb 	beq.w	8007bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 800763c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007640:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8007644:	f173 0300 	sbcs.w	r3, r3, #0
 8007648:	f080 8628 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800764c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007650:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007654:	430b      	orrs	r3, r1
 8007656:	f000 826d 	beq.w	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 800765a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800765e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8007662:	428a      	cmp	r2, r1
 8007664:	f173 0300 	sbcs.w	r3, r3, #0
 8007668:	f080 8618 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800766c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007670:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007674:	430b      	orrs	r3, r1
 8007676:	f000 821e 	beq.w	8007ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 800767a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800767e:	f242 0101 	movw	r1, #8193	@ 0x2001
 8007682:	428a      	cmp	r2, r1
 8007684:	f173 0300 	sbcs.w	r3, r3, #0
 8007688:	f080 8608 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800768c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007690:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007694:	430b      	orrs	r3, r1
 8007696:	f000 8137 	beq.w	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800769a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800769e:	f241 0101 	movw	r1, #4097	@ 0x1001
 80076a2:	428a      	cmp	r2, r1
 80076a4:	f173 0300 	sbcs.w	r3, r3, #0
 80076a8:	f080 85f8 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80076ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076b0:	1f11      	subs	r1, r2, #4
 80076b2:	430b      	orrs	r3, r1
 80076b4:	f000 80d2 	beq.w	800785c <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 80076b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076bc:	2a05      	cmp	r2, #5
 80076be:	f173 0300 	sbcs.w	r3, r3, #0
 80076c2:	f080 85eb 	bcs.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80076c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076ca:	1e51      	subs	r1, r2, #1
 80076cc:	430b      	orrs	r3, r1
 80076ce:	d006      	beq.n	80076de <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 80076d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076d4:	1e91      	subs	r1, r2, #2
 80076d6:	430b      	orrs	r3, r1
 80076d8:	d06c      	beq.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80076da:	f000 bddf 	b.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80076de:	4b20      	ldr	r3, [pc, #128]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80076e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80076e4:	f003 0307 	and.w	r3, r3, #7
 80076e8:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80076ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d104      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80076f0:	f7fe fd7e 	bl	80061f0 <HAL_RCC_GetPCLK2Freq>
 80076f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80076f6:	f000 bdd4 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80076fa:	4b19      	ldr	r3, [pc, #100]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007702:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007706:	d10a      	bne.n	800771e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8007708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770a:	2b01      	cmp	r3, #1
 800770c:	d107      	bne.n	800771e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800770e:	f107 030c 	add.w	r3, r7, #12
 8007712:	4618      	mov	r0, r3
 8007714:	f7ff fd26 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800771c:	e048      	b.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800771e:	4b10      	ldr	r3, [pc, #64]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0302 	and.w	r3, r3, #2
 8007726:	2b02      	cmp	r3, #2
 8007728:	d10c      	bne.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800772a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772c:	2b03      	cmp	r3, #3
 800772e:	d109      	bne.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007730:	4b0b      	ldr	r3, [pc, #44]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	08db      	lsrs	r3, r3, #3
 8007736:	f003 0303 	and.w	r3, r3, #3
 800773a:	4a12      	ldr	r2, [pc, #72]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800773c:	fa22 f303 	lsr.w	r3, r2, r3
 8007740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007742:	e035      	b.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007744:	4b06      	ldr	r3, [pc, #24]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800774c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007750:	d11c      	bne.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8007752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007754:	2b04      	cmp	r3, #4
 8007756:	d119      	bne.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8007758:	4b0b      	ldr	r3, [pc, #44]	@ (8007788 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 800775a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800775c:	e028      	b.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 800775e:	bf00      	nop
 8007760:	44020c00 	.word	0x44020c00
 8007764:	017d7840 	.word	0x017d7840
 8007768:	20000001 	.word	0x20000001
 800776c:	10000001 	.word	0x10000001
 8007770:	08000001 	.word	0x08000001
 8007774:	04000001 	.word	0x04000001
 8007778:	00200001 	.word	0x00200001
 800777c:	00040001 	.word	0x00040001
 8007780:	00020001 	.word	0x00020001
 8007784:	03d09000 	.word	0x03d09000
 8007788:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800778c:	4b9f      	ldr	r3, [pc, #636]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800778e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b02      	cmp	r3, #2
 8007798:	d106      	bne.n	80077a8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 800779a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779c:	2b05      	cmp	r3, #5
 800779e:	d103      	bne.n	80077a8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80077a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077a6:	e003      	b.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80077a8:	2300      	movs	r3, #0
 80077aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80077ac:	f000 bd79 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80077b0:	f000 bd77 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80077b4:	4b95      	ldr	r3, [pc, #596]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80077b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80077ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077be:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80077c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d104      	bne.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80077c6:	f7fe fcfd 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 80077ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80077cc:	f000 bd69 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80077d0:	4b8e      	ldr	r3, [pc, #568]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077dc:	d10a      	bne.n	80077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 80077de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d107      	bne.n	80077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077e4:	f107 030c 	add.w	r3, r7, #12
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7ff fcbb 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077f2:	e031      	b.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80077f4:	4b85      	ldr	r3, [pc, #532]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0302 	and.w	r3, r3, #2
 80077fc:	2b02      	cmp	r3, #2
 80077fe:	d10c      	bne.n	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007802:	2b18      	cmp	r3, #24
 8007804:	d109      	bne.n	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007806:	4b81      	ldr	r3, [pc, #516]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	08db      	lsrs	r3, r3, #3
 800780c:	f003 0303 	and.w	r3, r3, #3
 8007810:	4a7f      	ldr	r2, [pc, #508]	@ (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8007812:	fa22 f303 	lsr.w	r3, r2, r3
 8007816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007818:	e01e      	b.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800781a:	4b7c      	ldr	r3, [pc, #496]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007826:	d105      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8007828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800782a:	2b20      	cmp	r3, #32
 800782c:	d102      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 800782e:	4b79      	ldr	r3, [pc, #484]	@ (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8007830:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007832:	e011      	b.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007834:	4b75      	ldr	r3, [pc, #468]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007836:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800783a:	f003 0302 	and.w	r3, r3, #2
 800783e:	2b02      	cmp	r3, #2
 8007840:	d106      	bne.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8007842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007844:	2b28      	cmp	r3, #40	@ 0x28
 8007846:	d103      	bne.n	8007850 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8007848:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800784c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800784e:	e003      	b.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8007850:	2300      	movs	r3, #0
 8007852:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007854:	f000 bd25 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007858:	f000 bd23 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800785c:	4b6b      	ldr	r3, [pc, #428]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800785e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007862:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007866:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800786a:	2b00      	cmp	r3, #0
 800786c:	d104      	bne.n	8007878 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800786e:	f7fe fca9 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8007872:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007874:	f000 bd15 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007878:	4b64      	ldr	r3, [pc, #400]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007884:	d10a      	bne.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8007886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007888:	2b40      	cmp	r3, #64	@ 0x40
 800788a:	d107      	bne.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800788c:	f107 030c 	add.w	r3, r7, #12
 8007890:	4618      	mov	r0, r3
 8007892:	f7ff fc67 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800789a:	e033      	b.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800789c:	4b5b      	ldr	r3, [pc, #364]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 0302 	and.w	r3, r3, #2
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d10c      	bne.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80078a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80078ac:	d109      	bne.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078ae:	4b57      	ldr	r3, [pc, #348]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	08db      	lsrs	r3, r3, #3
 80078b4:	f003 0303 	and.w	r3, r3, #3
 80078b8:	4a55      	ldr	r2, [pc, #340]	@ (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80078ba:	fa22 f303 	lsr.w	r3, r2, r3
 80078be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078c0:	e020      	b.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80078c2:	4b52      	ldr	r3, [pc, #328]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078ce:	d106      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 80078d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078d6:	d102      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 80078d8:	4b4e      	ldr	r3, [pc, #312]	@ (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80078da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078dc:	e012      	b.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80078de:	4b4b      	ldr	r3, [pc, #300]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80078e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078e4:	f003 0302 	and.w	r3, r3, #2
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d107      	bne.n	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80078ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80078f2:	d103      	bne.n	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 80078f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078fa:	e003      	b.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 80078fc:	2300      	movs	r3, #0
 80078fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007900:	f000 bccf 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007904:	f000 bccd 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007908:	4b40      	ldr	r3, [pc, #256]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800790a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800790e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007912:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007916:	2b00      	cmp	r3, #0
 8007918:	d104      	bne.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800791a:	f7fe fc7f 	bl	800621c <HAL_RCC_GetPCLK3Freq>
 800791e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007920:	f000 bcbf 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007926:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800792a:	d108      	bne.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800792c:	f107 030c 	add.w	r3, r7, #12
 8007930:	4618      	mov	r0, r3
 8007932:	f7ff fc17 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800793a:	f000 bcb2 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800793e:	4b33      	ldr	r3, [pc, #204]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 0302 	and.w	r3, r3, #2
 8007946:	2b02      	cmp	r3, #2
 8007948:	d10d      	bne.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800794a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007950:	d109      	bne.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007952:	4b2e      	ldr	r3, [pc, #184]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	08db      	lsrs	r3, r3, #3
 8007958:	f003 0303 	and.w	r3, r3, #3
 800795c:	4a2c      	ldr	r2, [pc, #176]	@ (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800795e:	fa22 f303 	lsr.w	r3, r2, r3
 8007962:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007964:	e020      	b.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007966:	4b29      	ldr	r3, [pc, #164]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800796e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007972:	d106      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8007974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007976:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800797a:	d102      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 800797c:	4b25      	ldr	r3, [pc, #148]	@ (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800797e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007980:	e012      	b.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007982:	4b22      	ldr	r3, [pc, #136]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007984:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007988:	f003 0302 	and.w	r3, r3, #2
 800798c:	2b02      	cmp	r3, #2
 800798e:	d107      	bne.n	80079a0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8007990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007992:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007996:	d103      	bne.n	80079a0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8007998:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800799c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800799e:	e003      	b.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80079a0:	2300      	movs	r3, #0
 80079a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80079a4:	f000 bc7d 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80079a8:	f000 bc7b 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80079ac:	4b17      	ldr	r3, [pc, #92]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80079ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80079b2:	f003 0307 	and.w	r3, r3, #7
 80079b6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80079b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d104      	bne.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80079be:	f7fe fbe5 	bl	800618c <HAL_RCC_GetHCLKFreq>
 80079c2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80079c4:	f000 bc6d 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80079c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d104      	bne.n	80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80079ce:	f7fe fab1 	bl	8005f34 <HAL_RCC_GetSysClockFreq>
 80079d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 80079d4:	f000 bc65 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80079d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d108      	bne.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079de:	f107 030c 	add.w	r3, r7, #12
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7ff fbbe 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80079ec:	f000 bc59 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80079f0:	4b06      	ldr	r3, [pc, #24]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079fc:	d10e      	bne.n	8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 80079fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a00:	2b03      	cmp	r3, #3
 8007a02:	d10b      	bne.n	8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8007a04:	4b04      	ldr	r3, [pc, #16]	@ (8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8007a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a08:	e02c      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8007a0a:	bf00      	nop
 8007a0c:	44020c00 	.word	0x44020c00
 8007a10:	03d09000 	.word	0x03d09000
 8007a14:	003d0900 	.word	0x003d0900
 8007a18:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007a1c:	4b95      	ldr	r3, [pc, #596]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f003 0302 	and.w	r3, r3, #2
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	d10c      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8007a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2a:	2b04      	cmp	r3, #4
 8007a2c:	d109      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a2e:	4b91      	ldr	r3, [pc, #580]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	08db      	lsrs	r3, r3, #3
 8007a34:	f003 0303 	and.w	r3, r3, #3
 8007a38:	4a8f      	ldr	r2, [pc, #572]	@ (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8007a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a40:	e010      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007a42:	4b8c      	ldr	r3, [pc, #560]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a4e:	d105      	bne.n	8007a5c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8007a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a52:	2b05      	cmp	r3, #5
 8007a54:	d102      	bne.n	8007a5c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8007a56:	4b89      	ldr	r3, [pc, #548]	@ (8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a5a:	e003      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007a60:	f000 bc1f 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007a64:	f000 bc1d 	b.w	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007a68:	4b82      	ldr	r3, [pc, #520]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a6e:	f003 0308 	and.w	r3, r3, #8
 8007a72:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007a74:	4b7f      	ldr	r3, [pc, #508]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d106      	bne.n	8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8007a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d103      	bne.n	8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8007a88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a8e:	e011      	b.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007a90:	4b78      	ldr	r3, [pc, #480]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a9e:	d106      	bne.n	8007aae <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8007aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa2:	2b08      	cmp	r3, #8
 8007aa4:	d103      	bne.n	8007aae <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8007aa6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007aac:	e002      	b.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8007ab2:	e3f6      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007ab4:	e3f5      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007ab6:	4b6f      	ldr	r3, [pc, #444]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007ab8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007abc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007ac0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d103      	bne.n	8007ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ac8:	f7fe fb7c 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8007acc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ace:	e3e8      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8007ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ad6:	d107      	bne.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ad8:	f107 030c 	add.w	r3, r7, #12
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7ff fb41 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ae6:	e3dc      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007ae8:	4b62      	ldr	r3, [pc, #392]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 0302 	and.w	r3, r3, #2
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d10d      	bne.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8007af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007afa:	d109      	bne.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007afc:	4b5d      	ldr	r3, [pc, #372]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	08db      	lsrs	r3, r3, #3
 8007b02:	f003 0303 	and.w	r3, r3, #3
 8007b06:	4a5c      	ldr	r2, [pc, #368]	@ (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b08:	fa22 f303 	lsr.w	r3, r2, r3
 8007b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b0e:	e010      	b.n	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007b10:	4b58      	ldr	r3, [pc, #352]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b1c:	d106      	bne.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8007b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b24:	d102      	bne.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8007b26:	4b55      	ldr	r3, [pc, #340]	@ (8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b2a:	e002      	b.n	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007b30:	e3b7      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007b32:	e3b6      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007b34:	4b4f      	ldr	r3, [pc, #316]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007b36:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b3a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007b3e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d103      	bne.n	8007b4e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b46:	f7fe fb3d 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8007b4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b4c:	e3a9      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8007b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b50:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b54:	d107      	bne.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b56:	f107 030c 	add.w	r3, r7, #12
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7ff fb02 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007b64:	e39d      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007b66:	4b43      	ldr	r3, [pc, #268]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0302 	and.w	r3, r3, #2
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d10d      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8007b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b74:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007b78:	d109      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	08db      	lsrs	r3, r3, #3
 8007b80:	f003 0303 	and.w	r3, r3, #3
 8007b84:	4a3c      	ldr	r2, [pc, #240]	@ (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b86:	fa22 f303 	lsr.w	r3, r2, r3
 8007b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b8c:	e010      	b.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007b8e:	4b39      	ldr	r3, [pc, #228]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b9a:	d106      	bne.n	8007baa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8007b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007ba2:	d102      	bne.n	8007baa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8007ba4:	4b35      	ldr	r3, [pc, #212]	@ (8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ba8:	e002      	b.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8007baa:	2300      	movs	r3, #0
 8007bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007bae:	e378      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007bb0:	e377      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8007bb2:	4b30      	ldr	r3, [pc, #192]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007bb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007bb8:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007bbc:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8007bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d103      	bne.n	8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007bc4:	f7fe fafe 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8007bc8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007bca:	e36a      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8007bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bd2:	d107      	bne.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bd4:	f107 030c 	add.w	r3, r7, #12
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7ff fac3 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007be2:	e35e      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8007be4:	4b23      	ldr	r3, [pc, #140]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0302 	and.w	r3, r3, #2
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	d10d      	bne.n	8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8007bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bf6:	d109      	bne.n	8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	08db      	lsrs	r3, r3, #3
 8007bfe:	f003 0303 	and.w	r3, r3, #3
 8007c02:	4a1d      	ldr	r2, [pc, #116]	@ (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007c04:	fa22 f303 	lsr.w	r3, r2, r3
 8007c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c0a:	e34a      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c10:	e347      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8007c12:	4b18      	ldr	r3, [pc, #96]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007c14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c18:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8007c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d103      	bne.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007c24:	f7fe fafa 	bl	800621c <HAL_RCC_GetPCLK3Freq>
 8007c28:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c2a:	e33a      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c32:	d107      	bne.n	8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c34:	f107 030c 	add.w	r3, r7, #12
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7ff fa93 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c42:	e32e      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8007c44:	4b0b      	ldr	r3, [pc, #44]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0302 	and.w	r3, r3, #2
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d10d      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8007c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c56:	d109      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c58:	4b06      	ldr	r3, [pc, #24]	@ (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	08db      	lsrs	r3, r3, #3
 8007c5e:	f003 0303 	and.w	r3, r3, #3
 8007c62:	4a05      	ldr	r2, [pc, #20]	@ (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007c64:	fa22 f303 	lsr.w	r3, r2, r3
 8007c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c6a:	e31a      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c70:	e317      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007c72:	bf00      	nop
 8007c74:	44020c00 	.word	0x44020c00
 8007c78:	03d09000 	.word	0x03d09000
 8007c7c:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007c80:	4b9b      	ldr	r3, [pc, #620]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007c82:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007c86:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c8e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007c92:	d044      	beq.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c96:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007c9a:	d879      	bhi.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8007c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ca2:	d02d      	beq.n	8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8007ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007caa:	d871      	bhi.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8007cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cb2:	d017      	beq.n	8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8007cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cba:	d869      	bhi.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8007cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d004      	beq.n	8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8007cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cc8:	d004      	beq.n	8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8007cca:	e061      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007ccc:	f7fe faa6 	bl	800621c <HAL_RCC_GetPCLK3Freq>
 8007cd0:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8007cd2:	e060      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cd4:	f107 030c 	add.w	r3, r7, #12
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7ff fa43 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007ce2:	e058      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ce4:	4b82      	ldr	r3, [pc, #520]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007ce6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cea:	f003 0302 	and.w	r3, r3, #2
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d103      	bne.n	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8007cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8007cf8:	e04d      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007cfe:	e04a      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007d00:	4b7b      	ldr	r3, [pc, #492]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d0e:	d103      	bne.n	8007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8007d10:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8007d16:	e03e      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007d1c:	e03b      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007d1e:	4b74      	ldr	r3, [pc, #464]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d24:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007d28:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d2a:	4b71      	ldr	r3, [pc, #452]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 0302 	and.w	r3, r3, #2
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d10c      	bne.n	8007d50 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d109      	bne.n	8007d50 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d3c:	4b6c      	ldr	r3, [pc, #432]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	08db      	lsrs	r3, r3, #3
 8007d42:	f003 0303 	and.w	r3, r3, #3
 8007d46:	4a6b      	ldr	r2, [pc, #428]	@ (8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8007d48:	fa22 f303 	lsr.w	r3, r2, r3
 8007d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d4e:	e01e      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d50:	4b67      	ldr	r3, [pc, #412]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d5c:	d106      	bne.n	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d64:	d102      	bne.n	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007d66:	4b64      	ldr	r3, [pc, #400]	@ (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8007d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d6a:	e010      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d6c:	4b60      	ldr	r3, [pc, #384]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d78:	d106      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d80:	d102      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007d82:	4b5e      	ldr	r3, [pc, #376]	@ (8007efc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8007d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d86:	e002      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8007d8c:	e003      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8007d8e:	e002      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007d94:	bf00      	nop
          }
        }
        break;
 8007d96:	e284      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007d98:	4b55      	ldr	r3, [pc, #340]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007d9a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007d9e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007da2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007daa:	d044      	beq.n	8007e36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8007dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007db2:	d879      	bhi.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8007db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dba:	d02d      	beq.n	8007e18 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8007dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dc2:	d871      	bhi.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007dca:	d017      	beq.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8007dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007dd2:	d869      	bhi.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8007dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d004      	beq.n	8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8007dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ddc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007de0:	d004      	beq.n	8007dec <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8007de2:	e061      	b.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8007de4:	f7fe f9ee 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8007de8:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8007dea:	e060      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dec:	f107 030c 	add.w	r3, r7, #12
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7ff f9b7 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007dfa:	e058      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007dfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e02:	f003 0302 	and.w	r3, r3, #2
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d103      	bne.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8007e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8007e10:	e04d      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8007e12:	2300      	movs	r3, #0
 8007e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007e16:	e04a      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007e18:	4b35      	ldr	r3, [pc, #212]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007e1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e26:	d103      	bne.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8007e28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8007e2e:	e03e      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8007e30:	2300      	movs	r3, #0
 8007e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007e34:	e03b      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e36:	4b2e      	ldr	r3, [pc, #184]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007e38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e3c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007e40:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e42:	4b2b      	ldr	r3, [pc, #172]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	d10c      	bne.n	8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d109      	bne.n	8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e54:	4b26      	ldr	r3, [pc, #152]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	08db      	lsrs	r3, r3, #3
 8007e5a:	f003 0303 	and.w	r3, r3, #3
 8007e5e:	4a25      	ldr	r2, [pc, #148]	@ (8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8007e60:	fa22 f303 	lsr.w	r3, r2, r3
 8007e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e66:	e01e      	b.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e68:	4b21      	ldr	r3, [pc, #132]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e74:	d106      	bne.n	8007e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8007e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e7c:	d102      	bne.n	8007e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8007e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e82:	e010      	b.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e84:	4b1a      	ldr	r3, [pc, #104]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e90:	d106      	bne.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8007e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e98:	d102      	bne.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007e9a:	4b18      	ldr	r3, [pc, #96]	@ (8007efc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8007e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e9e:	e002      	b.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8007ea4:	e003      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8007ea6:	e002      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007eac:	bf00      	nop
          }
        }
        break;
 8007eae:	e1f8      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007eb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007eb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007eba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8007ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ec4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ec8:	d105      	bne.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8007eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d102      	bne.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8007ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8007efc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8007ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8007ed4:	e1e5      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8007ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007edc:	d110      	bne.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ede:	f107 0318 	add.w	r3, r7, #24
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fe ffd4 	bl	8006e90 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007eec:	e1d9      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007eee:	bf00      	nop
 8007ef0:	44020c00 	.word	0x44020c00
 8007ef4:	03d09000 	.word	0x03d09000
 8007ef8:	003d0900 	.word	0x003d0900
 8007efc:	017d7840 	.word	0x017d7840
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8007f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f06:	d107      	bne.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f08:	f107 030c 	add.w	r3, r7, #12
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff f929 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f16:	e1c4      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f1c:	e1c1      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007f1e:	4b9d      	ldr	r3, [pc, #628]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f24:	f003 0307 	and.w	r3, r3, #7
 8007f28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2c:	2b04      	cmp	r3, #4
 8007f2e:	d859      	bhi.n	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8007f30:	a201      	add	r2, pc, #4	@ (adr r2, 8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f36:	bf00      	nop
 8007f38:	08007f4d 	.word	0x08007f4d
 8007f3c:	08007f5d 	.word	0x08007f5d
 8007f40:	08007fe5 	.word	0x08007fe5
 8007f44:	08007f6d 	.word	0x08007f6d
 8007f48:	08007f73 	.word	0x08007f73
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f4c:	f107 0318 	add.w	r3, r7, #24
 8007f50:	4618      	mov	r0, r3
 8007f52:	f7fe ff9d 	bl	8006e90 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007f5a:	e046      	b.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f5c:	f107 030c 	add.w	r3, r7, #12
 8007f60:	4618      	mov	r0, r3
 8007f62:	f7ff f8ff 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007f6a:	e03e      	b.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007f6c:	4b8a      	ldr	r3, [pc, #552]	@ (8008198 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007f70:	e03b      	b.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f72:	4b88      	ldr	r3, [pc, #544]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f78:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007f7c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f7e:	4b85      	ldr	r3, [pc, #532]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 0302 	and.w	r3, r3, #2
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	d10c      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8007f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d109      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f90:	4b80      	ldr	r3, [pc, #512]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	08db      	lsrs	r3, r3, #3
 8007f96:	f003 0303 	and.w	r3, r3, #3
 8007f9a:	4a80      	ldr	r2, [pc, #512]	@ (800819c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8007fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007fa2:	e01e      	b.n	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007fa4:	4b7b      	ldr	r3, [pc, #492]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fb0:	d106      	bne.n	8007fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8007fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fb8:	d102      	bne.n	8007fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007fba:	4b79      	ldr	r3, [pc, #484]	@ (80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8007fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007fbe:	e010      	b.n	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007fc0:	4b74      	ldr	r3, [pc, #464]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fcc:	d106      	bne.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fd4:	d102      	bne.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007fd6:	4b73      	ldr	r3, [pc, #460]	@ (80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8007fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007fda:	e002      	b.n	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8007fe0:	e003      	b.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8007fe2:	e002      	b.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8007fe8:	bf00      	nop
          }
        }
        break;
 8007fea:	e15a      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007fec:	4b69      	ldr	r3, [pc, #420]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ff2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffa:	2b20      	cmp	r3, #32
 8007ffc:	d022      	beq.n	8008044 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8007ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008000:	2b20      	cmp	r3, #32
 8008002:	d858      	bhi.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8008004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008006:	2b18      	cmp	r3, #24
 8008008:	d019      	beq.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800800a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800c:	2b18      	cmp	r3, #24
 800800e:	d852      	bhi.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8008010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	2b08      	cmp	r3, #8
 800801a:	d008      	beq.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 800801c:	e04b      	b.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800801e:	f107 0318 	add.w	r3, r7, #24
 8008022:	4618      	mov	r0, r3
 8008024:	f7fe ff34 	bl	8006e90 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800802c:	e046      	b.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800802e:	f107 030c 	add.w	r3, r7, #12
 8008032:	4618      	mov	r0, r3
 8008034:	f7ff f896 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800803c:	e03e      	b.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800803e:	4b56      	ldr	r3, [pc, #344]	@ (8008198 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008040:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008042:	e03b      	b.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008044:	4b53      	ldr	r3, [pc, #332]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008046:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800804a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800804e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008050:	4b50      	ldr	r3, [pc, #320]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 0302 	and.w	r3, r3, #2
 8008058:	2b02      	cmp	r3, #2
 800805a:	d10c      	bne.n	8008076 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805e:	2b00      	cmp	r3, #0
 8008060:	d109      	bne.n	8008076 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008062:	4b4c      	ldr	r3, [pc, #304]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	08db      	lsrs	r3, r3, #3
 8008068:	f003 0303 	and.w	r3, r3, #3
 800806c:	4a4b      	ldr	r2, [pc, #300]	@ (800819c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800806e:	fa22 f303 	lsr.w	r3, r2, r3
 8008072:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008074:	e01e      	b.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008076:	4b47      	ldr	r3, [pc, #284]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800807e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008082:	d106      	bne.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800808a:	d102      	bne.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800808c:	4b44      	ldr	r3, [pc, #272]	@ (80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 800808e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008090:	e010      	b.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008092:	4b40      	ldr	r3, [pc, #256]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800809a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800809e:	d106      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80080a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080a6:	d102      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80080a8:	4b3e      	ldr	r3, [pc, #248]	@ (80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80080aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080ac:	e002      	b.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80080ae:	2300      	movs	r3, #0
 80080b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80080b2:	e003      	b.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80080b4:	e002      	b.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80080b6:	2300      	movs	r3, #0
 80080b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80080ba:	bf00      	nop
          }
        }
        break;
 80080bc:	e0f1      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80080be:	4b35      	ldr	r3, [pc, #212]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80080c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080c4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80080c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080d0:	d023      	beq.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80080d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080d8:	d858      	bhi.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80080da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80080de:	d019      	beq.n	8008114 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 80080e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80080e4:	d852      	bhi.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80080e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d003      	beq.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 80080ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ee:	2b40      	cmp	r3, #64	@ 0x40
 80080f0:	d008      	beq.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 80080f2:	e04b      	b.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080f4:	f107 0318 	add.w	r3, r7, #24
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7fe fec9 	bl	8006e90 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008102:	e046      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008104:	f107 030c 	add.w	r3, r7, #12
 8008108:	4618      	mov	r0, r3
 800810a:	f7ff f82b 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008112:	e03e      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008114:	4b20      	ldr	r3, [pc, #128]	@ (8008198 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008116:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008118:	e03b      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800811a:	4b1e      	ldr	r3, [pc, #120]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800811c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008120:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008126:	4b1b      	ldr	r3, [pc, #108]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f003 0302 	and.w	r3, r3, #2
 800812e:	2b02      	cmp	r3, #2
 8008130:	d10c      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8008132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008134:	2b00      	cmp	r3, #0
 8008136:	d109      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008138:	4b16      	ldr	r3, [pc, #88]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	08db      	lsrs	r3, r3, #3
 800813e:	f003 0303 	and.w	r3, r3, #3
 8008142:	4a16      	ldr	r2, [pc, #88]	@ (800819c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
 8008148:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800814a:	e01e      	b.n	800818a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800814c:	4b11      	ldr	r3, [pc, #68]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008158:	d106      	bne.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800815a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008160:	d102      	bne.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008162:	4b0f      	ldr	r3, [pc, #60]	@ (80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8008164:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008166:	e010      	b.n	800818a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008168:	4b0a      	ldr	r3, [pc, #40]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008170:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008174:	d106      	bne.n	8008184 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8008176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800817c:	d102      	bne.n	8008184 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800817e:	4b09      	ldr	r3, [pc, #36]	@ (80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8008180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008182:	e002      	b.n	800818a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008184:	2300      	movs	r3, #0
 8008186:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8008188:	e003      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800818a:	e002      	b.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 800818c:	2300      	movs	r3, #0
 800818e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008190:	bf00      	nop
          }
        }
        break;
 8008192:	e086      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8008194:	44020c00 	.word	0x44020c00
 8008198:	00bb8000 	.word	0x00bb8000
 800819c:	03d09000 	.word	0x03d09000
 80081a0:	003d0900 	.word	0x003d0900
 80081a4:	017d7840 	.word	0x017d7840
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80081a8:	4b40      	ldr	r3, [pc, #256]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80081aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081ae:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80081b2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80081b4:	4b3d      	ldr	r3, [pc, #244]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081c0:	d105      	bne.n	80081ce <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80081c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d102      	bne.n	80081ce <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80081c8:	4b39      	ldr	r3, [pc, #228]	@ (80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80081ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081cc:	e031      	b.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80081ce:	4b37      	ldr	r3, [pc, #220]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081da:	d10a      	bne.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80081dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081de:	2b10      	cmp	r3, #16
 80081e0:	d107      	bne.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80081e2:	f107 0318 	add.w	r3, r7, #24
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7fe fe52 	bl	8006e90 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081f0:	e01f      	b.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80081f2:	4b2e      	ldr	r3, [pc, #184]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80081f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081f8:	f003 0302 	and.w	r3, r3, #2
 80081fc:	2b02      	cmp	r3, #2
 80081fe:	d106      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8008200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008202:	2b20      	cmp	r3, #32
 8008204:	d103      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8008206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800820a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800820c:	e011      	b.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800820e:	4b27      	ldr	r3, [pc, #156]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8008210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008214:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008218:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800821c:	d106      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 800821e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008220:	2b30      	cmp	r3, #48	@ 0x30
 8008222:	d103      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8008224:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800822a:	e002      	b.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800822c:	2300      	movs	r3, #0
 800822e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8008230:	e037      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8008232:	e036      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008234:	4b1d      	ldr	r3, [pc, #116]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8008236:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800823a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800823e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8008240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008242:	2b10      	cmp	r3, #16
 8008244:	d107      	bne.n	8008256 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008246:	f107 0318 	add.w	r3, r7, #24
 800824a:	4618      	mov	r0, r3
 800824c:	f7fe fe20 	bl	8006e90 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008250:	69fb      	ldr	r3, [r7, #28]
 8008252:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8008254:	e025      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8008256:	4b15      	ldr	r3, [pc, #84]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800825e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008262:	d10a      	bne.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8008264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008266:	2b20      	cmp	r3, #32
 8008268:	d107      	bne.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800826a:	f107 030c 	add.w	r3, r7, #12
 800826e:	4618      	mov	r0, r3
 8008270:	f7fe ff78 	bl	8007164 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008278:	e00f      	b.n	800829a <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800827a:	4b0c      	ldr	r3, [pc, #48]	@ (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008282:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008286:	d105      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8008288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828a:	2b30      	cmp	r3, #48	@ 0x30
 800828c:	d102      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 800828e:	4b08      	ldr	r3, [pc, #32]	@ (80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8008290:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008292:	e002      	b.n	800829a <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8008294:	2300      	movs	r3, #0
 8008296:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8008298:	e003      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800829a:	e002      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 800829c:	2300      	movs	r3, #0
 800829e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80082a0:	bf00      	nop
        }
        break;
#endif /* RCC_CCIPR4_ETHCLKSEL */
    }
  }
  return (frequency);
 80082a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3730      	adds	r7, #48	@ 0x30
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}
 80082ac:	44020c00 	.word	0x44020c00
 80082b0:	02dc6c00 	.word	0x02dc6c00

080082b4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80082bc:	4b48      	ldr	r3, [pc, #288]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a47      	ldr	r2, [pc, #284]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80082c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80082c8:	f7fa f9cc 	bl	8002664 <HAL_GetTick>
 80082cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80082ce:	e008      	b.n	80082e2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80082d0:	f7fa f9c8 	bl	8002664 <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d901      	bls.n	80082e2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e07a      	b.n	80083d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80082e2:	4b3f      	ldr	r3, [pc, #252]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1f0      	bne.n	80082d0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80082ee:	4b3c      	ldr	r3, [pc, #240]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80082f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80082f6:	f023 0303 	bic.w	r3, r3, #3
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	6811      	ldr	r1, [r2, #0]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	6852      	ldr	r2, [r2, #4]
 8008302:	0212      	lsls	r2, r2, #8
 8008304:	430a      	orrs	r2, r1
 8008306:	4936      	ldr	r1, [pc, #216]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008308:	4313      	orrs	r3, r2
 800830a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	3b01      	subs	r3, #1
 8008312:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	3b01      	subs	r3, #1
 800831c:	025b      	lsls	r3, r3, #9
 800831e:	b29b      	uxth	r3, r3
 8008320:	431a      	orrs	r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	3b01      	subs	r3, #1
 8008328:	041b      	lsls	r3, r3, #16
 800832a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800832e:	431a      	orrs	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	695b      	ldr	r3, [r3, #20]
 8008334:	3b01      	subs	r3, #1
 8008336:	061b      	lsls	r3, r3, #24
 8008338:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800833c:	4928      	ldr	r1, [pc, #160]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 800833e:	4313      	orrs	r3, r2
 8008340:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008342:	4b27      	ldr	r3, [pc, #156]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008346:	f023 020c 	bic.w	r2, r3, #12
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	699b      	ldr	r3, [r3, #24]
 800834e:	4924      	ldr	r1, [pc, #144]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008350:	4313      	orrs	r3, r2
 8008352:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8008354:	4b22      	ldr	r3, [pc, #136]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008358:	f023 0220 	bic.w	r2, r3, #32
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	69db      	ldr	r3, [r3, #28]
 8008360:	491f      	ldr	r1, [pc, #124]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008362:	4313      	orrs	r3, r2
 8008364:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008366:	4b1e      	ldr	r3, [pc, #120]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836e:	491c      	ldr	r1, [pc, #112]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008370:	4313      	orrs	r3, r2
 8008372:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8008374:	4b1a      	ldr	r3, [pc, #104]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008378:	4a19      	ldr	r2, [pc, #100]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 800837a:	f023 0310 	bic.w	r3, r3, #16
 800837e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8008380:	4b17      	ldr	r3, [pc, #92]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008384:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008388:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	6a12      	ldr	r2, [r2, #32]
 8008390:	00d2      	lsls	r2, r2, #3
 8008392:	4913      	ldr	r1, [pc, #76]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 8008394:	4313      	orrs	r3, r2
 8008396:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8008398:	4b11      	ldr	r3, [pc, #68]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 800839a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839c:	4a10      	ldr	r2, [pc, #64]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 800839e:	f043 0310 	orr.w	r3, r3, #16
 80083a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80083a4:	4b0e      	ldr	r3, [pc, #56]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a0d      	ldr	r2, [pc, #52]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80083aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80083ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80083b0:	f7fa f958 	bl	8002664 <HAL_GetTick>
 80083b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80083b6:	e008      	b.n	80083ca <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80083b8:	f7fa f954 	bl	8002664 <HAL_GetTick>
 80083bc:	4602      	mov	r2, r0
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	1ad3      	subs	r3, r2, r3
 80083c2:	2b02      	cmp	r3, #2
 80083c4:	d901      	bls.n	80083ca <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80083c6:	2303      	movs	r3, #3
 80083c8:	e006      	b.n	80083d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80083ca:	4b05      	ldr	r3, [pc, #20]	@ (80083e0 <RCCEx_PLL2_Config+0x12c>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d0f0      	beq.n	80083b8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80083d6:	2300      	movs	r3, #0

}
 80083d8:	4618      	mov	r0, r3
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	44020c00 	.word	0x44020c00

080083e4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e0e7      	b.n	80085c6 <HAL_SPI_Init+0x1e2>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2200      	movs	r2, #0
 80083fa:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d105      	bne.n	8008410 <HAL_SPI_Init+0x2c>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	2b0f      	cmp	r3, #15
 800840a:	d901      	bls.n	8008410 <HAL_SPI_Init+0x2c>
  {
    return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e0da      	b.n	80085c6 <HAL_SPI_Init+0x1e2>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 fd47 	bl	8008ea4 <SPI_GetPacketSize>
 8008416:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d102      	bne.n	8008426 <HAL_SPI_Init+0x42>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2b08      	cmp	r3, #8
 8008424:	d811      	bhi.n	800844a <HAL_SPI_Init+0x66>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800842a:	4a69      	ldr	r2, [pc, #420]	@ (80085d0 <HAL_SPI_Init+0x1ec>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d009      	beq.n	8008444 <HAL_SPI_Init+0x60>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a67      	ldr	r2, [pc, #412]	@ (80085d4 <HAL_SPI_Init+0x1f0>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d004      	beq.n	8008444 <HAL_SPI_Init+0x60>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a66      	ldr	r2, [pc, #408]	@ (80085d8 <HAL_SPI_Init+0x1f4>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d104      	bne.n	800844e <HAL_SPI_Init+0x6a>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2b10      	cmp	r3, #16
 8008448:	d901      	bls.n	800844e <HAL_SPI_Init+0x6a>
  {
    return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e0bb      	b.n	80085c6 <HAL_SPI_Init+0x1e2>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d106      	bne.n	8008468 <HAL_SPI_Init+0x84>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7f9 fd5c 	bl	8001f20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2202      	movs	r2, #2
 800846c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f022 0201 	bic.w	r2, r2, #1
 800847e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800848a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	699b      	ldr	r3, [r3, #24]
 8008490:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008494:	d119      	bne.n	80084ca <HAL_SPI_Init+0xe6>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800849e:	d103      	bne.n	80084a8 <HAL_SPI_Init+0xc4>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d008      	beq.n	80084ba <HAL_SPI_Init+0xd6>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d10c      	bne.n	80084ca <HAL_SPI_Init+0xe6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80084b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084b8:	d107      	bne.n	80084ca <HAL_SPI_Init+0xe6>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084c8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00f      	beq.n	80084f6 <HAL_SPI_Init+0x112>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	2b06      	cmp	r3, #6
 80084dc:	d90b      	bls.n	80084f6 <HAL_SPI_Init+0x112>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	430a      	orrs	r2, r1
 80084f2:	601a      	str	r2, [r3, #0]
 80084f4:	e007      	b.n	8008506 <HAL_SPI_Init+0x122>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008504:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	69da      	ldr	r2, [r3, #28]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800850e:	431a      	orrs	r2, r3
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	431a      	orrs	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008518:	ea42 0103 	orr.w	r1, r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	68da      	ldr	r2, [r3, #12]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	430a      	orrs	r2, r1
 8008526:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008530:	431a      	orrs	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008536:	431a      	orrs	r2, r3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	699b      	ldr	r3, [r3, #24]
 800853c:	431a      	orrs	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	691b      	ldr	r3, [r3, #16]
 8008542:	431a      	orrs	r2, r3
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	695b      	ldr	r3, [r3, #20]
 8008548:	431a      	orrs	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a1b      	ldr	r3, [r3, #32]
 800854e:	431a      	orrs	r2, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	431a      	orrs	r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800855a:	431a      	orrs	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	431a      	orrs	r2, r3
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008566:	431a      	orrs	r2, r3
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800856c:	431a      	orrs	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008572:	ea42 0103 	orr.w	r1, r2, r3
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	430a      	orrs	r2, r1
 8008580:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f022 0201 	bic.w	r2, r2, #1
 8008590:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00a      	beq.n	80085b4 <HAL_SPI_Init+0x1d0>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	430a      	orrs	r2, r1
 80085b2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2201      	movs	r2, #1
 80085c0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	40013000 	.word	0x40013000
 80085d4:	40003800 	.word	0x40003800
 80085d8:	40003c00 	.word	0x40003c00

080085dc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b088      	sub	sp, #32
 80085e0:	af02      	add	r7, sp, #8
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	603b      	str	r3, [r7, #0]
 80085e8:	4613      	mov	r3, r2
 80085ea:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	3320      	adds	r3, #32
 80085f2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085f4:	f7fa f836 	bl	8002664 <HAL_GetTick>
 80085f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008600:	b2db      	uxtb	r3, r3
 8008602:	2b01      	cmp	r3, #1
 8008604:	d001      	beq.n	800860a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8008606:	2302      	movs	r3, #2
 8008608:	e1e5      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
  }

  if ((pData == NULL) || (Size == 0UL))
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d002      	beq.n	8008616 <HAL_SPI_Transmit+0x3a>
 8008610:	88fb      	ldrh	r3, [r7, #6]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d101      	bne.n	800861a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8008616:	2301      	movs	r3, #1
 8008618:	e1dd      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008620:	2b01      	cmp	r3, #1
 8008622:	d101      	bne.n	8008628 <HAL_SPI_Transmit+0x4c>
 8008624:	2302      	movs	r3, #2
 8008626:	e1d6      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2203      	movs	r2, #3
 8008634:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	88fa      	ldrh	r2, [r7, #6]
 800864a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	88fa      	ldrh	r2, [r7, #6]
 8008652:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2200      	movs	r2, #0
 8008660:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008680:	d108      	bne.n	8008694 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	e009      	b.n	80086a8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80086a6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	0c1b      	lsrs	r3, r3, #16
 80086b0:	041b      	lsls	r3, r3, #16
 80086b2:	88f9      	ldrh	r1, [r7, #6]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	6812      	ldr	r2, [r2, #0]
 80086b8:	430b      	orrs	r3, r1
 80086ba:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f042 0201 	orr.w	r2, r2, #1
 80086ca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086d4:	d107      	bne.n	80086e6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	2b0f      	cmp	r3, #15
 80086ec:	d956      	bls.n	800879c <HAL_SPI_Transmit+0x1c0>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a8d      	ldr	r2, [pc, #564]	@ (8008928 <HAL_SPI_Transmit+0x34c>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d04a      	beq.n	800878e <HAL_SPI_Transmit+0x1b2>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a8b      	ldr	r2, [pc, #556]	@ (800892c <HAL_SPI_Transmit+0x350>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d045      	beq.n	800878e <HAL_SPI_Transmit+0x1b2>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a8a      	ldr	r2, [pc, #552]	@ (8008930 <HAL_SPI_Transmit+0x354>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d147      	bne.n	800879c <HAL_SPI_Transmit+0x1c0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800870c:	e03f      	b.n	800878e <HAL_SPI_Transmit+0x1b2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	695b      	ldr	r3, [r3, #20]
 8008714:	f003 0302 	and.w	r3, r3, #2
 8008718:	2b02      	cmp	r3, #2
 800871a:	d114      	bne.n	8008746 <HAL_SPI_Transmit+0x16a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6812      	ldr	r2, [r2, #0]
 8008726:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800872c:	1d1a      	adds	r2, r3, #4
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008738:	b29b      	uxth	r3, r3
 800873a:	3b01      	subs	r3, #1
 800873c:	b29a      	uxth	r2, r3
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008744:	e023      	b.n	800878e <HAL_SPI_Transmit+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008746:	f7f9 ff8d 	bl	8002664 <HAL_GetTick>
 800874a:	4602      	mov	r2, r0
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	1ad3      	subs	r3, r2, r3
 8008750:	683a      	ldr	r2, [r7, #0]
 8008752:	429a      	cmp	r2, r3
 8008754:	d803      	bhi.n	800875e <HAL_SPI_Transmit+0x182>
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800875c:	d102      	bne.n	8008764 <HAL_SPI_Transmit+0x188>
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d114      	bne.n	800878e <HAL_SPI_Transmit+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008764:	68f8      	ldr	r0, [r7, #12]
 8008766:	f000 facf 	bl	8008d08 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008770:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e123      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008794:	b29b      	uxth	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1b9      	bne.n	800870e <HAL_SPI_Transmit+0x132>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800879a:	e0f6      	b.n	800898a <HAL_SPI_Transmit+0x3ae>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	2b07      	cmp	r3, #7
 80087a2:	f240 80eb 	bls.w	800897c <HAL_SPI_Transmit+0x3a0>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80087a6:	e05d      	b.n	8008864 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	f003 0302 	and.w	r3, r3, #2
 80087b2:	2b02      	cmp	r3, #2
 80087b4:	d132      	bne.n	800881c <HAL_SPI_Transmit+0x240>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087bc:	b29b      	uxth	r3, r3
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d918      	bls.n	80087f4 <HAL_SPI_Transmit+0x218>
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d014      	beq.n	80087f4 <HAL_SPI_Transmit+0x218>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	6812      	ldr	r2, [r2, #0]
 80087d4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087da:	1d1a      	adds	r2, r3, #4
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	3b02      	subs	r3, #2
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80087f2:	e037      	b.n	8008864 <HAL_SPI_Transmit+0x288>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087f8:	881a      	ldrh	r2, [r3, #0]
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008802:	1c9a      	adds	r2, r3, #2
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800880e:	b29b      	uxth	r3, r3
 8008810:	3b01      	subs	r3, #1
 8008812:	b29a      	uxth	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800881a:	e023      	b.n	8008864 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800881c:	f7f9 ff22 	bl	8002664 <HAL_GetTick>
 8008820:	4602      	mov	r2, r0
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	683a      	ldr	r2, [r7, #0]
 8008828:	429a      	cmp	r2, r3
 800882a:	d803      	bhi.n	8008834 <HAL_SPI_Transmit+0x258>
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008832:	d102      	bne.n	800883a <HAL_SPI_Transmit+0x25e>
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d114      	bne.n	8008864 <HAL_SPI_Transmit+0x288>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f000 fa64 	bl	8008d08 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008846:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e0b8      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800886a:	b29b      	uxth	r3, r3
 800886c:	2b00      	cmp	r3, #0
 800886e:	d19b      	bne.n	80087a8 <HAL_SPI_Transmit+0x1cc>
 8008870:	e08b      	b.n	800898a <HAL_SPI_Transmit+0x3ae>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	695b      	ldr	r3, [r3, #20]
 8008878:	f003 0302 	and.w	r3, r3, #2
 800887c:	2b02      	cmp	r3, #2
 800887e:	d159      	bne.n	8008934 <HAL_SPI_Transmit+0x358>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008886:	b29b      	uxth	r3, r3
 8008888:	2b03      	cmp	r3, #3
 800888a:	d918      	bls.n	80088be <HAL_SPI_Transmit+0x2e2>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008890:	2b40      	cmp	r3, #64	@ 0x40
 8008892:	d914      	bls.n	80088be <HAL_SPI_Transmit+0x2e2>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6812      	ldr	r2, [r2, #0]
 800889e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088a4:	1d1a      	adds	r2, r3, #4
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b04      	subs	r3, #4
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80088bc:	e05e      	b.n	800897c <HAL_SPI_Transmit+0x3a0>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d917      	bls.n	80088fa <HAL_SPI_Transmit+0x31e>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d013      	beq.n	80088fa <HAL_SPI_Transmit+0x31e>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088d6:	881a      	ldrh	r2, [r3, #0]
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088e0:	1c9a      	adds	r2, r3, #2
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	3b02      	subs	r3, #2
 80088f0:	b29a      	uxth	r2, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80088f8:	e040      	b.n	800897c <HAL_SPI_Transmit+0x3a0>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	3320      	adds	r3, #32
 8008904:	7812      	ldrb	r2, [r2, #0]
 8008906:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800890c:	1c5a      	adds	r2, r3, #1
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008918:	b29b      	uxth	r3, r3
 800891a:	3b01      	subs	r3, #1
 800891c:	b29a      	uxth	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008924:	e02a      	b.n	800897c <HAL_SPI_Transmit+0x3a0>
 8008926:	bf00      	nop
 8008928:	40013000 	.word	0x40013000
 800892c:	40003800 	.word	0x40003800
 8008930:	40003c00 	.word	0x40003c00
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008934:	f7f9 fe96 	bl	8002664 <HAL_GetTick>
 8008938:	4602      	mov	r2, r0
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	683a      	ldr	r2, [r7, #0]
 8008940:	429a      	cmp	r2, r3
 8008942:	d803      	bhi.n	800894c <HAL_SPI_Transmit+0x370>
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800894a:	d102      	bne.n	8008952 <HAL_SPI_Transmit+0x376>
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d114      	bne.n	800897c <HAL_SPI_Transmit+0x3a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f000 f9d8 	bl	8008d08 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800895e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008978:	2303      	movs	r3, #3
 800897a:	e02c      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008982:	b29b      	uxth	r3, r3
 8008984:	2b00      	cmp	r3, #0
 8008986:	f47f af74 	bne.w	8008872 <HAL_SPI_Transmit+0x296>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	2200      	movs	r2, #0
 8008992:	2108      	movs	r1, #8
 8008994:	68f8      	ldr	r0, [r7, #12]
 8008996:	f000 fa57 	bl	8008e48 <SPI_WaitOnFlagUntilTimeout>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d007      	beq.n	80089b0 <HAL_SPI_Transmit+0x3d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089a6:	f043 0220 	orr.w	r2, r3, #32
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f000 f9a9 	bl	8008d08 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d001      	beq.n	80089d4 <HAL_SPI_Transmit+0x3f8>
  {
    return HAL_ERROR;
 80089d0:	2301      	movs	r3, #1
 80089d2:	e000      	b.n	80089d6 <HAL_SPI_Transmit+0x3fa>
  }
  else
  {
    return HAL_OK;
 80089d4:	2300      	movs	r3, #0
  }
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3718      	adds	r7, #24
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop

080089e0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	603b      	str	r3, [r7, #0]
 80089ec:	4613      	mov	r3, r2
 80089ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	3330      	adds	r3, #48	@ 0x30
 80089f6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089f8:	f7f9 fe34 	bl	8002664 <HAL_GetTick>
 80089fc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d001      	beq.n	8008a0e <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 8008a0a:	2302      	movs	r3, #2
 8008a0c:	e172      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <HAL_SPI_Receive+0x3a>
 8008a14:	88fb      	ldrh	r3, [r7, #6]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d101      	bne.n	8008a1e <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e16a      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d101      	bne.n	8008a2c <HAL_SPI_Receive+0x4c>
 8008a28:	2302      	movs	r3, #2
 8008a2a:	e163      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2204      	movs	r2, #4
 8008a38:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	88fa      	ldrh	r2, [r7, #6]
 8008a4e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	88fa      	ldrh	r2, [r7, #6]
 8008a56:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2200      	movs	r2, #0
 8008a64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008a84:	d108      	bne.n	8008a98 <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a94:	601a      	str	r2, [r3, #0]
 8008a96:	e009      	b.n	8008aac <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008aaa:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	0c1b      	lsrs	r3, r3, #16
 8008ab4:	041b      	lsls	r3, r3, #16
 8008ab6:	88f9      	ldrh	r1, [r7, #6]
 8008ab8:	68fa      	ldr	r2, [r7, #12]
 8008aba:	6812      	ldr	r2, [r2, #0]
 8008abc:	430b      	orrs	r3, r1
 8008abe:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f042 0201 	orr.w	r2, r2, #1
 8008ace:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ad8:	d107      	bne.n	8008aea <HAL_SPI_Receive+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ae8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	2b0f      	cmp	r3, #15
 8008af0:	d957      	bls.n	8008ba2 <HAL_SPI_Receive+0x1c2>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a81      	ldr	r2, [pc, #516]	@ (8008cfc <HAL_SPI_Receive+0x31c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d04b      	beq.n	8008b94 <HAL_SPI_Receive+0x1b4>
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a7f      	ldr	r2, [pc, #508]	@ (8008d00 <HAL_SPI_Receive+0x320>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d046      	beq.n	8008b94 <HAL_SPI_Receive+0x1b4>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a7e      	ldr	r2, [pc, #504]	@ (8008d04 <HAL_SPI_Receive+0x324>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d148      	bne.n	8008ba2 <HAL_SPI_Receive+0x1c2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008b10:	e040      	b.n	8008b94 <HAL_SPI_Receive+0x1b4>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	695a      	ldr	r2, [r3, #20]
 8008b18:	f248 0308 	movw	r3, #32776	@ 0x8008
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d014      	beq.n	8008b4c <HAL_SPI_Receive+0x16c>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b2a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008b2c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b32:	1d1a      	adds	r2, r3, #4
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	3b01      	subs	r3, #1
 8008b42:	b29a      	uxth	r2, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008b4a:	e023      	b.n	8008b94 <HAL_SPI_Receive+0x1b4>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b4c:	f7f9 fd8a 	bl	8002664 <HAL_GetTick>
 8008b50:	4602      	mov	r2, r0
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	1ad3      	subs	r3, r2, r3
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d803      	bhi.n	8008b64 <HAL_SPI_Receive+0x184>
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b62:	d102      	bne.n	8008b6a <HAL_SPI_Receive+0x18a>
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d114      	bne.n	8008b94 <HAL_SPI_Receive+0x1b4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 f8cc 	bl	8008d08 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b76:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008b90:	2303      	movs	r3, #3
 8008b92:	e0af      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
    while (hspi->RxXferCount > 0UL)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1b8      	bne.n	8008b12 <HAL_SPI_Receive+0x132>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008ba0:	e095      	b.n	8008cce <HAL_SPI_Receive+0x2ee>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	68db      	ldr	r3, [r3, #12]
 8008ba6:	2b07      	cmp	r3, #7
 8008ba8:	f240 808b 	bls.w	8008cc2 <HAL_SPI_Receive+0x2e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008bac:	e03f      	b.n	8008c2e <HAL_SPI_Receive+0x24e>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	695b      	ldr	r3, [r3, #20]
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d114      	bne.n	8008be6 <HAL_SPI_Receive+0x206>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bc0:	697a      	ldr	r2, [r7, #20]
 8008bc2:	8812      	ldrh	r2, [r2, #0]
 8008bc4:	b292      	uxth	r2, r2
 8008bc6:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bcc:	1c9a      	adds	r2, r3, #2
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	b29a      	uxth	r2, r3
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008be4:	e023      	b.n	8008c2e <HAL_SPI_Receive+0x24e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008be6:	f7f9 fd3d 	bl	8002664 <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d803      	bhi.n	8008bfe <HAL_SPI_Receive+0x21e>
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bfc:	d102      	bne.n	8008c04 <HAL_SPI_Receive+0x224>
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d114      	bne.n	8008c2e <HAL_SPI_Receive+0x24e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f000 f87f 	bl	8008d08 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008c2a:	2303      	movs	r3, #3
 8008c2c:	e062      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
    while (hspi->RxXferCount > 0UL)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1b9      	bne.n	8008bae <HAL_SPI_Receive+0x1ce>
 8008c3a:	e048      	b.n	8008cce <HAL_SPI_Receive+0x2ee>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	f003 0301 	and.w	r3, r3, #1
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d117      	bne.n	8008c7a <HAL_SPI_Receive+0x29a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c56:	7812      	ldrb	r2, [r2, #0]
 8008c58:	b2d2      	uxtb	r2, r2
 8008c5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c60:	1c5a      	adds	r2, r3, #1
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	b29a      	uxth	r2, r3
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008c78:	e023      	b.n	8008cc2 <HAL_SPI_Receive+0x2e2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c7a:	f7f9 fcf3 	bl	8002664 <HAL_GetTick>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	683a      	ldr	r2, [r7, #0]
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d803      	bhi.n	8008c92 <HAL_SPI_Receive+0x2b2>
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c90:	d102      	bne.n	8008c98 <HAL_SPI_Receive+0x2b8>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d114      	bne.n	8008cc2 <HAL_SPI_Receive+0x2e2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008c98:	68f8      	ldr	r0, [r7, #12]
 8008c9a:	f000 f835 	bl	8008d08 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ca4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e018      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
    while (hspi->RxXferCount > 0UL)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1b6      	bne.n	8008c3c <HAL_SPI_Receive+0x25c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008cce:	68f8      	ldr	r0, [r7, #12]
 8008cd0:	f000 f81a 	bl	8008d08 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d001      	beq.n	8008cf2 <HAL_SPI_Receive+0x312>
  {
    return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e000      	b.n	8008cf4 <HAL_SPI_Receive+0x314>
  }
  else
  {
    return HAL_OK;
 8008cf2:	2300      	movs	r3, #0
  }
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3718      	adds	r7, #24
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	40013000 	.word	0x40013000
 8008d00:	40003800 	.word	0x40003800
 8008d04:	40003c00 	.word	0x40003c00

08008d08 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	695b      	ldr	r3, [r3, #20]
 8008d16:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	699a      	ldr	r2, [r3, #24]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f042 0208 	orr.w	r2, r2, #8
 8008d26:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	699a      	ldr	r2, [r3, #24]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f042 0210 	orr.w	r2, r2, #16
 8008d36:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f022 0201 	bic.w	r2, r2, #1
 8008d46:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	6812      	ldr	r2, [r2, #0]
 8008d52:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008d56:	f023 0303 	bic.w	r3, r3, #3
 8008d5a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	689a      	ldr	r2, [r3, #8]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008d6a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	2b04      	cmp	r3, #4
 8008d76:	d014      	beq.n	8008da2 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f003 0320 	and.w	r3, r3, #32
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00f      	beq.n	8008da2 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d88:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	699a      	ldr	r2, [r3, #24]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f042 0220 	orr.w	r2, r2, #32
 8008da0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	2b03      	cmp	r3, #3
 8008dac:	d014      	beq.n	8008dd8 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d00f      	beq.n	8008dd8 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dbe:	f043 0204 	orr.w	r2, r3, #4
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	699a      	ldr	r2, [r3, #24]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008dd6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d00f      	beq.n	8008e02 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008de8:	f043 0201 	orr.w	r2, r3, #1
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	699a      	ldr	r2, [r3, #24]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e00:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00f      	beq.n	8008e2c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e12:	f043 0208 	orr.w	r2, r3, #8
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	699a      	ldr	r2, [r3, #24]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e2a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008e3c:	bf00      	nop
 8008e3e:	3714      	adds	r7, #20
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	603b      	str	r3, [r7, #0]
 8008e54:	4613      	mov	r3, r2
 8008e56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008e58:	e010      	b.n	8008e7c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e5a:	f7f9 fc03 	bl	8002664 <HAL_GetTick>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	1ad3      	subs	r3, r2, r3
 8008e64:	683a      	ldr	r2, [r7, #0]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d803      	bhi.n	8008e72 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e70:	d102      	bne.n	8008e78 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d101      	bne.n	8008e7c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e00f      	b.n	8008e9c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	695a      	ldr	r2, [r3, #20]
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	4013      	ands	r3, r2
 8008e86:	68ba      	ldr	r2, [r7, #8]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	bf0c      	ite	eq
 8008e8c:	2301      	moveq	r3, #1
 8008e8e:	2300      	movne	r3, #0
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	461a      	mov	r2, r3
 8008e94:	79fb      	ldrb	r3, [r7, #7]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d0df      	beq.n	8008e5a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008e9a:	2300      	movs	r3, #0
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3710      	adds	r7, #16
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}

08008ea4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eb0:	095b      	lsrs	r3, r3, #5
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	3307      	adds	r3, #7
 8008ec2:	08db      	lsrs	r3, r3, #3
 8008ec4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	fb02 f303 	mul.w	r3, r2, r3
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr

08008eda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008eda:	b580      	push	{r7, lr}
 8008edc:	b082      	sub	sp, #8
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d101      	bne.n	8008eec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e049      	b.n	8008f80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d106      	bne.n	8008f06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f7f9 f89b 	bl	800203c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2202      	movs	r2, #2
 8008f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	3304      	adds	r3, #4
 8008f16:	4619      	mov	r1, r3
 8008f18:	4610      	mov	r0, r2
 8008f1a:	f000 fb97 	bl	800964c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2201      	movs	r2, #1
 8008f32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2201      	movs	r2, #1
 8008f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2201      	movs	r2, #1
 8008f72:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3708      	adds	r7, #8
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b082      	sub	sp, #8
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d101      	bne.n	8008f9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e049      	b.n	800902e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d106      	bne.n	8008fb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 f841 	bl	8009036 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2202      	movs	r2, #2
 8008fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	3304      	adds	r3, #4
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	4610      	mov	r0, r2
 8008fc8:	f000 fb40 	bl	800964c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2201      	movs	r2, #1
 8009020:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2201      	movs	r2, #1
 8009028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800902c:	2300      	movs	r3, #0
}
 800902e:	4618      	mov	r0, r3
 8009030:	3708      	adds	r7, #8
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}

08009036 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009036:	b480      	push	{r7}
 8009038:	b083      	sub	sp, #12
 800903a:	af00      	add	r7, sp, #0
 800903c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800903e:	bf00      	nop
 8009040:	370c      	adds	r7, #12
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
	...

0800904c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d109      	bne.n	8009070 <HAL_TIM_PWM_Start+0x24>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	bf14      	ite	ne
 8009068:	2301      	movne	r3, #1
 800906a:	2300      	moveq	r3, #0
 800906c:	b2db      	uxtb	r3, r3
 800906e:	e03c      	b.n	80090ea <HAL_TIM_PWM_Start+0x9e>
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	2b04      	cmp	r3, #4
 8009074:	d109      	bne.n	800908a <HAL_TIM_PWM_Start+0x3e>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800907c:	b2db      	uxtb	r3, r3
 800907e:	2b01      	cmp	r3, #1
 8009080:	bf14      	ite	ne
 8009082:	2301      	movne	r3, #1
 8009084:	2300      	moveq	r3, #0
 8009086:	b2db      	uxtb	r3, r3
 8009088:	e02f      	b.n	80090ea <HAL_TIM_PWM_Start+0x9e>
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	2b08      	cmp	r3, #8
 800908e:	d109      	bne.n	80090a4 <HAL_TIM_PWM_Start+0x58>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009096:	b2db      	uxtb	r3, r3
 8009098:	2b01      	cmp	r3, #1
 800909a:	bf14      	ite	ne
 800909c:	2301      	movne	r3, #1
 800909e:	2300      	moveq	r3, #0
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	e022      	b.n	80090ea <HAL_TIM_PWM_Start+0x9e>
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	2b0c      	cmp	r3, #12
 80090a8:	d109      	bne.n	80090be <HAL_TIM_PWM_Start+0x72>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	bf14      	ite	ne
 80090b6:	2301      	movne	r3, #1
 80090b8:	2300      	moveq	r3, #0
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	e015      	b.n	80090ea <HAL_TIM_PWM_Start+0x9e>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	2b10      	cmp	r3, #16
 80090c2:	d109      	bne.n	80090d8 <HAL_TIM_PWM_Start+0x8c>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	bf14      	ite	ne
 80090d0:	2301      	movne	r3, #1
 80090d2:	2300      	moveq	r3, #0
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	e008      	b.n	80090ea <HAL_TIM_PWM_Start+0x9e>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	bf14      	ite	ne
 80090e4:	2301      	movne	r3, #1
 80090e6:	2300      	moveq	r3, #0
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d001      	beq.n	80090f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e06f      	b.n	80091d2 <HAL_TIM_PWM_Start+0x186>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d104      	bne.n	8009102 <HAL_TIM_PWM_Start+0xb6>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2202      	movs	r2, #2
 80090fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009100:	e023      	b.n	800914a <HAL_TIM_PWM_Start+0xfe>
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b04      	cmp	r3, #4
 8009106:	d104      	bne.n	8009112 <HAL_TIM_PWM_Start+0xc6>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2202      	movs	r2, #2
 800910c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009110:	e01b      	b.n	800914a <HAL_TIM_PWM_Start+0xfe>
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	2b08      	cmp	r3, #8
 8009116:	d104      	bne.n	8009122 <HAL_TIM_PWM_Start+0xd6>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009120:	e013      	b.n	800914a <HAL_TIM_PWM_Start+0xfe>
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	2b0c      	cmp	r3, #12
 8009126:	d104      	bne.n	8009132 <HAL_TIM_PWM_Start+0xe6>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2202      	movs	r2, #2
 800912c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009130:	e00b      	b.n	800914a <HAL_TIM_PWM_Start+0xfe>
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b10      	cmp	r3, #16
 8009136:	d104      	bne.n	8009142 <HAL_TIM_PWM_Start+0xf6>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2202      	movs	r2, #2
 800913c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009140:	e003      	b.n	800914a <HAL_TIM_PWM_Start+0xfe>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2202      	movs	r2, #2
 8009146:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2201      	movs	r2, #1
 8009150:	6839      	ldr	r1, [r7, #0]
 8009152:	4618      	mov	r0, r3
 8009154:	f000 fdc6 	bl	8009ce4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a1f      	ldr	r2, [pc, #124]	@ (80091dc <HAL_TIM_PWM_Start+0x190>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d107      	bne.n	8009172 <HAL_TIM_PWM_Start+0x126>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009170:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a19      	ldr	r2, [pc, #100]	@ (80091dc <HAL_TIM_PWM_Start+0x190>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d009      	beq.n	8009190 <HAL_TIM_PWM_Start+0x144>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009184:	d004      	beq.n	8009190 <HAL_TIM_PWM_Start+0x144>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a15      	ldr	r2, [pc, #84]	@ (80091e0 <HAL_TIM_PWM_Start+0x194>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d115      	bne.n	80091bc <HAL_TIM_PWM_Start+0x170>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689a      	ldr	r2, [r3, #8]
 8009196:	4b13      	ldr	r3, [pc, #76]	@ (80091e4 <HAL_TIM_PWM_Start+0x198>)
 8009198:	4013      	ands	r3, r2
 800919a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2b06      	cmp	r3, #6
 80091a0:	d015      	beq.n	80091ce <HAL_TIM_PWM_Start+0x182>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091a8:	d011      	beq.n	80091ce <HAL_TIM_PWM_Start+0x182>
    {
      __HAL_TIM_ENABLE(htim);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f042 0201 	orr.w	r2, r2, #1
 80091b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ba:	e008      	b.n	80091ce <HAL_TIM_PWM_Start+0x182>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f042 0201 	orr.w	r2, r2, #1
 80091ca:	601a      	str	r2, [r3, #0]
 80091cc:	e000      	b.n	80091d0 <HAL_TIM_PWM_Start+0x184>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	40012c00 	.word	0x40012c00
 80091e0:	40000400 	.word	0x40000400
 80091e4:	00010007 	.word	0x00010007

080091e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091f4:	2300      	movs	r3, #0
 80091f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d101      	bne.n	8009206 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009202:	2302      	movs	r3, #2
 8009204:	e0ff      	b.n	8009406 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2201      	movs	r2, #1
 800920a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2b14      	cmp	r3, #20
 8009212:	f200 80f0 	bhi.w	80093f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009216:	a201      	add	r2, pc, #4	@ (adr r2, 800921c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921c:	08009271 	.word	0x08009271
 8009220:	080093f7 	.word	0x080093f7
 8009224:	080093f7 	.word	0x080093f7
 8009228:	080093f7 	.word	0x080093f7
 800922c:	080092b1 	.word	0x080092b1
 8009230:	080093f7 	.word	0x080093f7
 8009234:	080093f7 	.word	0x080093f7
 8009238:	080093f7 	.word	0x080093f7
 800923c:	080092f3 	.word	0x080092f3
 8009240:	080093f7 	.word	0x080093f7
 8009244:	080093f7 	.word	0x080093f7
 8009248:	080093f7 	.word	0x080093f7
 800924c:	08009333 	.word	0x08009333
 8009250:	080093f7 	.word	0x080093f7
 8009254:	080093f7 	.word	0x080093f7
 8009258:	080093f7 	.word	0x080093f7
 800925c:	08009375 	.word	0x08009375
 8009260:	080093f7 	.word	0x080093f7
 8009264:	080093f7 	.word	0x080093f7
 8009268:	080093f7 	.word	0x080093f7
 800926c:	080093b5 	.word	0x080093b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	68b9      	ldr	r1, [r7, #8]
 8009276:	4618      	mov	r0, r3
 8009278:	f000 fa4e 	bl	8009718 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	699a      	ldr	r2, [r3, #24]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f042 0208 	orr.w	r2, r2, #8
 800928a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	699a      	ldr	r2, [r3, #24]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f022 0204 	bic.w	r2, r2, #4
 800929a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	6999      	ldr	r1, [r3, #24]
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	691a      	ldr	r2, [r3, #16]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	430a      	orrs	r2, r1
 80092ac:	619a      	str	r2, [r3, #24]
      break;
 80092ae:	e0a5      	b.n	80093fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68b9      	ldr	r1, [r7, #8]
 80092b6:	4618      	mov	r0, r3
 80092b8:	f000 fa96 	bl	80097e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	699a      	ldr	r2, [r3, #24]
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	699a      	ldr	r2, [r3, #24]
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	6999      	ldr	r1, [r3, #24]
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	021a      	lsls	r2, r3, #8
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	430a      	orrs	r2, r1
 80092ee:	619a      	str	r2, [r3, #24]
      break;
 80092f0:	e084      	b.n	80093fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	68b9      	ldr	r1, [r7, #8]
 80092f8:	4618      	mov	r0, r3
 80092fa:	f000 fae3 	bl	80098c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	69da      	ldr	r2, [r3, #28]
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f042 0208 	orr.w	r2, r2, #8
 800930c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	69da      	ldr	r2, [r3, #28]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f022 0204 	bic.w	r2, r2, #4
 800931c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	69d9      	ldr	r1, [r3, #28]
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	691a      	ldr	r2, [r3, #16]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	430a      	orrs	r2, r1
 800932e:	61da      	str	r2, [r3, #28]
      break;
 8009330:	e064      	b.n	80093fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	68b9      	ldr	r1, [r7, #8]
 8009338:	4618      	mov	r0, r3
 800933a:	f000 fb2f 	bl	800999c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	69da      	ldr	r2, [r3, #28]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800934c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	69da      	ldr	r2, [r3, #28]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800935c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	69d9      	ldr	r1, [r3, #28]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	021a      	lsls	r2, r3, #8
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	430a      	orrs	r2, r1
 8009370:	61da      	str	r2, [r3, #28]
      break;
 8009372:	e043      	b.n	80093fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	68b9      	ldr	r1, [r7, #8]
 800937a:	4618      	mov	r0, r3
 800937c:	f000 fb7c 	bl	8009a78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f042 0208 	orr.w	r2, r2, #8
 800938e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f022 0204 	bic.w	r2, r2, #4
 800939e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	691a      	ldr	r2, [r3, #16]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80093b2:	e023      	b.n	80093fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68b9      	ldr	r1, [r7, #8]
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 fba8 	bl	8009b10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80093de:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	021a      	lsls	r2, r3, #8
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	430a      	orrs	r2, r1
 80093f2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80093f4:	e002      	b.n	80093fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80093f6:	2301      	movs	r3, #1
 80093f8:	75fb      	strb	r3, [r7, #23]
      break;
 80093fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2200      	movs	r2, #0
 8009400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009404:	7dfb      	ldrb	r3, [r7, #23]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3718      	adds	r7, #24
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop

08009410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800941a:	2300      	movs	r3, #0
 800941c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009424:	2b01      	cmp	r3, #1
 8009426:	d101      	bne.n	800942c <HAL_TIM_ConfigClockSource+0x1c>
 8009428:	2302      	movs	r3, #2
 800942a:	e0fe      	b.n	800962a <HAL_TIM_ConfigClockSource+0x21a>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2201      	movs	r2, #1
 8009430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2202      	movs	r2, #2
 8009438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800944a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800944e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009456:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	68ba      	ldr	r2, [r7, #8]
 800945e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009468:	f000 80c9 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 800946c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009470:	f200 80ce 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009474:	4a6f      	ldr	r2, [pc, #444]	@ (8009634 <HAL_TIM_ConfigClockSource+0x224>)
 8009476:	4293      	cmp	r3, r2
 8009478:	f000 80c1 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 800947c:	4a6d      	ldr	r2, [pc, #436]	@ (8009634 <HAL_TIM_ConfigClockSource+0x224>)
 800947e:	4293      	cmp	r3, r2
 8009480:	f200 80c6 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009484:	4a6c      	ldr	r2, [pc, #432]	@ (8009638 <HAL_TIM_ConfigClockSource+0x228>)
 8009486:	4293      	cmp	r3, r2
 8009488:	f000 80b9 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 800948c:	4a6a      	ldr	r2, [pc, #424]	@ (8009638 <HAL_TIM_ConfigClockSource+0x228>)
 800948e:	4293      	cmp	r3, r2
 8009490:	f200 80be 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009494:	4a69      	ldr	r2, [pc, #420]	@ (800963c <HAL_TIM_ConfigClockSource+0x22c>)
 8009496:	4293      	cmp	r3, r2
 8009498:	f000 80b1 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 800949c:	4a67      	ldr	r2, [pc, #412]	@ (800963c <HAL_TIM_ConfigClockSource+0x22c>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	f200 80b6 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 80094a4:	4a66      	ldr	r2, [pc, #408]	@ (8009640 <HAL_TIM_ConfigClockSource+0x230>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	f000 80a9 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 80094ac:	4a64      	ldr	r2, [pc, #400]	@ (8009640 <HAL_TIM_ConfigClockSource+0x230>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	f200 80ae 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 80094b4:	4a63      	ldr	r2, [pc, #396]	@ (8009644 <HAL_TIM_ConfigClockSource+0x234>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	f000 80a1 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 80094bc:	4a61      	ldr	r2, [pc, #388]	@ (8009644 <HAL_TIM_ConfigClockSource+0x234>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	f200 80a6 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 80094c4:	4a60      	ldr	r2, [pc, #384]	@ (8009648 <HAL_TIM_ConfigClockSource+0x238>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	f000 8099 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 80094cc:	4a5e      	ldr	r2, [pc, #376]	@ (8009648 <HAL_TIM_ConfigClockSource+0x238>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	f200 809e 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 80094d4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80094d8:	f000 8091 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 80094dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80094e0:	f200 8096 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 80094e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094e8:	f000 8089 	beq.w	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 80094ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094f0:	f200 808e 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 80094f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094f8:	d03e      	beq.n	8009578 <HAL_TIM_ConfigClockSource+0x168>
 80094fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094fe:	f200 8087 	bhi.w	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009506:	f000 8086 	beq.w	8009616 <HAL_TIM_ConfigClockSource+0x206>
 800950a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800950e:	d87f      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009510:	2b70      	cmp	r3, #112	@ 0x70
 8009512:	d01a      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x13a>
 8009514:	2b70      	cmp	r3, #112	@ 0x70
 8009516:	d87b      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009518:	2b60      	cmp	r3, #96	@ 0x60
 800951a:	d050      	beq.n	80095be <HAL_TIM_ConfigClockSource+0x1ae>
 800951c:	2b60      	cmp	r3, #96	@ 0x60
 800951e:	d877      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009520:	2b50      	cmp	r3, #80	@ 0x50
 8009522:	d03c      	beq.n	800959e <HAL_TIM_ConfigClockSource+0x18e>
 8009524:	2b50      	cmp	r3, #80	@ 0x50
 8009526:	d873      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009528:	2b40      	cmp	r3, #64	@ 0x40
 800952a:	d058      	beq.n	80095de <HAL_TIM_ConfigClockSource+0x1ce>
 800952c:	2b40      	cmp	r3, #64	@ 0x40
 800952e:	d86f      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009530:	2b30      	cmp	r3, #48	@ 0x30
 8009532:	d064      	beq.n	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 8009534:	2b30      	cmp	r3, #48	@ 0x30
 8009536:	d86b      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009538:	2b20      	cmp	r3, #32
 800953a:	d060      	beq.n	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 800953c:	2b20      	cmp	r3, #32
 800953e:	d867      	bhi.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
 8009540:	2b00      	cmp	r3, #0
 8009542:	d05c      	beq.n	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 8009544:	2b10      	cmp	r3, #16
 8009546:	d05a      	beq.n	80095fe <HAL_TIM_ConfigClockSource+0x1ee>
 8009548:	e062      	b.n	8009610 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800955a:	f000 fba3 	bl	8009ca4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800956c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	609a      	str	r2, [r3, #8]
      break;
 8009576:	e04f      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009588:	f000 fb8c 	bl	8009ca4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	689a      	ldr	r2, [r3, #8]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800959a:	609a      	str	r2, [r3, #8]
      break;
 800959c:	e03c      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095aa:	461a      	mov	r2, r3
 80095ac:	f000 fafe 	bl	8009bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	2150      	movs	r1, #80	@ 0x50
 80095b6:	4618      	mov	r0, r3
 80095b8:	f000 fb57 	bl	8009c6a <TIM_ITRx_SetConfig>
      break;
 80095bc:	e02c      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80095ca:	461a      	mov	r2, r3
 80095cc:	f000 fb1d 	bl	8009c0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2160      	movs	r1, #96	@ 0x60
 80095d6:	4618      	mov	r0, r3
 80095d8:	f000 fb47 	bl	8009c6a <TIM_ITRx_SetConfig>
      break;
 80095dc:	e01c      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095ea:	461a      	mov	r2, r3
 80095ec:	f000 fade 	bl	8009bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2140      	movs	r1, #64	@ 0x40
 80095f6:	4618      	mov	r0, r3
 80095f8:	f000 fb37 	bl	8009c6a <TIM_ITRx_SetConfig>
      break;
 80095fc:	e00c      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4619      	mov	r1, r3
 8009608:	4610      	mov	r0, r2
 800960a:	f000 fb2e 	bl	8009c6a <TIM_ITRx_SetConfig>
      break;
 800960e:	e003      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 8009610:	2301      	movs	r3, #1
 8009612:	73fb      	strb	r3, [r7, #15]
      break;
 8009614:	e000      	b.n	8009618 <HAL_TIM_ConfigClockSource+0x208>
      break;
 8009616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009628:	7bfb      	ldrb	r3, [r7, #15]
}
 800962a:	4618      	mov	r0, r3
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	00100070 	.word	0x00100070
 8009638:	00100060 	.word	0x00100060
 800963c:	00100050 	.word	0x00100050
 8009640:	00100040 	.word	0x00100040
 8009644:	00100030 	.word	0x00100030
 8009648:	00100020 	.word	0x00100020

0800964c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800964c:	b480      	push	{r7}
 800964e:	b085      	sub	sp, #20
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a2c      	ldr	r2, [pc, #176]	@ (8009710 <TIM_Base_SetConfig+0xc4>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d007      	beq.n	8009674 <TIM_Base_SetConfig+0x28>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800966a:	d003      	beq.n	8009674 <TIM_Base_SetConfig+0x28>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a29      	ldr	r2, [pc, #164]	@ (8009714 <TIM_Base_SetConfig+0xc8>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d108      	bne.n	8009686 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800967a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	4313      	orrs	r3, r2
 8009684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	4a21      	ldr	r2, [pc, #132]	@ (8009710 <TIM_Base_SetConfig+0xc4>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d007      	beq.n	800969e <TIM_Base_SetConfig+0x52>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009694:	d003      	beq.n	800969e <TIM_Base_SetConfig+0x52>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	4a1e      	ldr	r2, [pc, #120]	@ (8009714 <TIM_Base_SetConfig+0xc8>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d108      	bne.n	80096b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80096a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	68db      	ldr	r3, [r3, #12]
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	695b      	ldr	r3, [r3, #20]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	68fa      	ldr	r2, [r7, #12]
 80096c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	689a      	ldr	r2, [r3, #8]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	4a0e      	ldr	r2, [pc, #56]	@ (8009710 <TIM_Base_SetConfig+0xc4>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d103      	bne.n	80096e4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	691a      	ldr	r2, [r3, #16]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2201      	movs	r2, #1
 80096e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	691b      	ldr	r3, [r3, #16]
 80096ee:	f003 0301 	and.w	r3, r3, #1
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d105      	bne.n	8009702 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	f023 0201 	bic.w	r2, r3, #1
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	611a      	str	r2, [r3, #16]
  }
}
 8009702:	bf00      	nop
 8009704:	3714      	adds	r7, #20
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
 800970e:	bf00      	nop
 8009710:	40012c00 	.word	0x40012c00
 8009714:	40000400 	.word	0x40000400

08009718 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009718:	b480      	push	{r7}
 800971a:	b087      	sub	sp, #28
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a1b      	ldr	r3, [r3, #32]
 8009726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6a1b      	ldr	r3, [r3, #32]
 800972c:	f023 0201 	bic.w	r2, r3, #1
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800974a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f023 0303 	bic.w	r3, r3, #3
 8009752:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	4313      	orrs	r3, r2
 800975c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	f023 0302 	bic.w	r3, r3, #2
 8009764:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	697a      	ldr	r2, [r7, #20]
 800976c:	4313      	orrs	r3, r2
 800976e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a1c      	ldr	r2, [pc, #112]	@ (80097e4 <TIM_OC1_SetConfig+0xcc>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d10c      	bne.n	8009792 <TIM_OC1_SetConfig+0x7a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	f023 0308 	bic.w	r3, r3, #8
 800977e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	697a      	ldr	r2, [r7, #20]
 8009786:	4313      	orrs	r3, r2
 8009788:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	f023 0304 	bic.w	r3, r3, #4
 8009790:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	4a13      	ldr	r2, [pc, #76]	@ (80097e4 <TIM_OC1_SetConfig+0xcc>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d111      	bne.n	80097be <TIM_OC1_SetConfig+0xa6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80097a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	695b      	ldr	r3, [r3, #20]
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	693a      	ldr	r2, [r7, #16]
 80097c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	68fa      	ldr	r2, [r7, #12]
 80097c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	685a      	ldr	r2, [r3, #4]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	621a      	str	r2, [r3, #32]
}
 80097d8:	bf00      	nop
 80097da:	371c      	adds	r7, #28
 80097dc:	46bd      	mov	sp, r7
 80097de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e2:	4770      	bx	lr
 80097e4:	40012c00 	.word	0x40012c00

080097e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b087      	sub	sp, #28
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a1b      	ldr	r3, [r3, #32]
 80097f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a1b      	ldr	r3, [r3, #32]
 80097fc:	f023 0210 	bic.w	r2, r3, #16
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	699b      	ldr	r3, [r3, #24]
 800980e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800981a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009822:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	021b      	lsls	r3, r3, #8
 800982a:	68fa      	ldr	r2, [r7, #12]
 800982c:	4313      	orrs	r3, r2
 800982e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	f023 0320 	bic.w	r3, r3, #32
 8009836:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	011b      	lsls	r3, r3, #4
 800983e:	697a      	ldr	r2, [r7, #20]
 8009840:	4313      	orrs	r3, r2
 8009842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	4a1e      	ldr	r2, [pc, #120]	@ (80098c0 <TIM_OC2_SetConfig+0xd8>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d10d      	bne.n	8009868 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009852:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	011b      	lsls	r3, r3, #4
 800985a:	697a      	ldr	r2, [r7, #20]
 800985c:	4313      	orrs	r3, r2
 800985e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009866:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	4a15      	ldr	r2, [pc, #84]	@ (80098c0 <TIM_OC2_SetConfig+0xd8>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d113      	bne.n	8009898 <TIM_OC2_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009876:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800987e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	695b      	ldr	r3, [r3, #20]
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	693a      	ldr	r2, [r7, #16]
 8009888:	4313      	orrs	r3, r2
 800988a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	4313      	orrs	r3, r2
 8009896:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	693a      	ldr	r2, [r7, #16]
 800989c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	68fa      	ldr	r2, [r7, #12]
 80098a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	685a      	ldr	r2, [r3, #4]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	697a      	ldr	r2, [r7, #20]
 80098b0:	621a      	str	r2, [r3, #32]
}
 80098b2:	bf00      	nop
 80098b4:	371c      	adds	r7, #28
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr
 80098be:	bf00      	nop
 80098c0:	40012c00 	.word	0x40012c00

080098c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b087      	sub	sp, #28
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a1b      	ldr	r3, [r3, #32]
 80098d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6a1b      	ldr	r3, [r3, #32]
 80098d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	69db      	ldr	r3, [r3, #28]
 80098ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f023 0303 	bic.w	r3, r3, #3
 80098fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	4313      	orrs	r3, r2
 8009908:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009910:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	021b      	lsls	r3, r3, #8
 8009918:	697a      	ldr	r2, [r7, #20]
 800991a:	4313      	orrs	r3, r2
 800991c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4a1d      	ldr	r2, [pc, #116]	@ (8009998 <TIM_OC3_SetConfig+0xd4>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d10d      	bne.n	8009942 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800992c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	021b      	lsls	r3, r3, #8
 8009934:	697a      	ldr	r2, [r7, #20]
 8009936:	4313      	orrs	r3, r2
 8009938:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009940:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a14      	ldr	r2, [pc, #80]	@ (8009998 <TIM_OC3_SetConfig+0xd4>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d113      	bne.n	8009972 <TIM_OC3_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009950:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009958:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	011b      	lsls	r3, r3, #4
 8009960:	693a      	ldr	r2, [r7, #16]
 8009962:	4313      	orrs	r3, r2
 8009964:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	699b      	ldr	r3, [r3, #24]
 800996a:	011b      	lsls	r3, r3, #4
 800996c:	693a      	ldr	r2, [r7, #16]
 800996e:	4313      	orrs	r3, r2
 8009970:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	68fa      	ldr	r2, [r7, #12]
 800997c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	685a      	ldr	r2, [r3, #4]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	697a      	ldr	r2, [r7, #20]
 800998a:	621a      	str	r2, [r3, #32]
}
 800998c:	bf00      	nop
 800998e:	371c      	adds	r7, #28
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr
 8009998:	40012c00 	.word	0x40012c00

0800999c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800999c:	b480      	push	{r7}
 800999e:	b087      	sub	sp, #28
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6a1b      	ldr	r3, [r3, #32]
 80099aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a1b      	ldr	r3, [r3, #32]
 80099b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	685b      	ldr	r3, [r3, #4]
 80099bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80099d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	021b      	lsls	r3, r3, #8
 80099de:	68fa      	ldr	r2, [r7, #12]
 80099e0:	4313      	orrs	r3, r2
 80099e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80099ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	031b      	lsls	r3, r3, #12
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	4313      	orrs	r3, r2
 80099f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	4a1e      	ldr	r2, [pc, #120]	@ (8009a74 <TIM_OC4_SetConfig+0xd8>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d10d      	bne.n	8009a1c <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	031b      	lsls	r3, r3, #12
 8009a0e:	697a      	ldr	r2, [r7, #20]
 8009a10:	4313      	orrs	r3, r2
 8009a12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	4a15      	ldr	r2, [pc, #84]	@ (8009a74 <TIM_OC4_SetConfig+0xd8>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d113      	bne.n	8009a4c <TIM_OC4_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a2a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a32:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	695b      	ldr	r3, [r3, #20]
 8009a38:	019b      	lsls	r3, r3, #6
 8009a3a:	693a      	ldr	r2, [r7, #16]
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	699b      	ldr	r3, [r3, #24]
 8009a44:	019b      	lsls	r3, r3, #6
 8009a46:	693a      	ldr	r2, [r7, #16]
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	693a      	ldr	r2, [r7, #16]
 8009a50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	68fa      	ldr	r2, [r7, #12]
 8009a56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	685a      	ldr	r2, [r3, #4]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	697a      	ldr	r2, [r7, #20]
 8009a64:	621a      	str	r2, [r3, #32]
}
 8009a66:	bf00      	nop
 8009a68:	371c      	adds	r7, #28
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a70:	4770      	bx	lr
 8009a72:	bf00      	nop
 8009a74:	40012c00 	.word	0x40012c00

08009a78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b087      	sub	sp, #28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
 8009a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a1b      	ldr	r3, [r3, #32]
 8009a86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6a1b      	ldr	r3, [r3, #32]
 8009a8c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	68fa      	ldr	r2, [r7, #12]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009abc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	041b      	lsls	r3, r3, #16
 8009ac4:	693a      	ldr	r2, [r7, #16]
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	4a0f      	ldr	r2, [pc, #60]	@ (8009b0c <TIM_OC5_SetConfig+0x94>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d109      	bne.n	8009ae6 <TIM_OC5_SetConfig+0x6e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ad8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	695b      	ldr	r3, [r3, #20]
 8009ade:	021b      	lsls	r3, r3, #8
 8009ae0:	697a      	ldr	r2, [r7, #20]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	697a      	ldr	r2, [r7, #20]
 8009aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	68fa      	ldr	r2, [r7, #12]
 8009af0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	685a      	ldr	r2, [r3, #4]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	693a      	ldr	r2, [r7, #16]
 8009afe:	621a      	str	r2, [r3, #32]
}
 8009b00:	bf00      	nop
 8009b02:	371c      	adds	r7, #28
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr
 8009b0c:	40012c00 	.word	0x40012c00

08009b10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b087      	sub	sp, #28
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6a1b      	ldr	r3, [r3, #32]
 8009b1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6a1b      	ldr	r3, [r3, #32]
 8009b24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	021b      	lsls	r3, r3, #8
 8009b4a:	68fa      	ldr	r2, [r7, #12]
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	051b      	lsls	r3, r3, #20
 8009b5e:	693a      	ldr	r2, [r7, #16]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4a10      	ldr	r2, [pc, #64]	@ (8009ba8 <TIM_OC6_SetConfig+0x98>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d109      	bne.n	8009b80 <TIM_OC6_SetConfig+0x70>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	695b      	ldr	r3, [r3, #20]
 8009b78:	029b      	lsls	r3, r3, #10
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	697a      	ldr	r2, [r7, #20]
 8009b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	68fa      	ldr	r2, [r7, #12]
 8009b8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	685a      	ldr	r2, [r3, #4]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	621a      	str	r2, [r3, #32]
}
 8009b9a:	bf00      	nop
 8009b9c:	371c      	adds	r7, #28
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	40012c00 	.word	0x40012c00

08009bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b087      	sub	sp, #28
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	60f8      	str	r0, [r7, #12]
 8009bb4:	60b9      	str	r1, [r7, #8]
 8009bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	6a1b      	ldr	r3, [r3, #32]
 8009bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	6a1b      	ldr	r3, [r3, #32]
 8009bc2:	f023 0201 	bic.w	r2, r3, #1
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	699b      	ldr	r3, [r3, #24]
 8009bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	011b      	lsls	r3, r3, #4
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	f023 030a 	bic.w	r3, r3, #10
 8009be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009bea:	697a      	ldr	r2, [r7, #20]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	697a      	ldr	r2, [r7, #20]
 8009bfc:	621a      	str	r2, [r3, #32]
}
 8009bfe:	bf00      	nop
 8009c00:	371c      	adds	r7, #28
 8009c02:	46bd      	mov	sp, r7
 8009c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c08:	4770      	bx	lr

08009c0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c0a:	b480      	push	{r7}
 8009c0c:	b087      	sub	sp, #28
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	60f8      	str	r0, [r7, #12]
 8009c12:	60b9      	str	r1, [r7, #8]
 8009c14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	6a1b      	ldr	r3, [r3, #32]
 8009c1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6a1b      	ldr	r3, [r3, #32]
 8009c20:	f023 0210 	bic.w	r2, r3, #16
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	699b      	ldr	r3, [r3, #24]
 8009c2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	031b      	lsls	r3, r3, #12
 8009c3a:	693a      	ldr	r2, [r7, #16]
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009c46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	011b      	lsls	r3, r3, #4
 8009c4c:	697a      	ldr	r2, [r7, #20]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	693a      	ldr	r2, [r7, #16]
 8009c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	621a      	str	r2, [r3, #32]
}
 8009c5e:	bf00      	nop
 8009c60:	371c      	adds	r7, #28
 8009c62:	46bd      	mov	sp, r7
 8009c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c68:	4770      	bx	lr

08009c6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c6a:	b480      	push	{r7}
 8009c6c:	b085      	sub	sp, #20
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
 8009c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009c80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c86:	683a      	ldr	r2, [r7, #0]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	f043 0307 	orr.w	r3, r3, #7
 8009c90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	609a      	str	r2, [r3, #8]
}
 8009c98:	bf00      	nop
 8009c9a:	3714      	adds	r7, #20
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b087      	sub	sp, #28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	021a      	lsls	r2, r3, #8
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	431a      	orrs	r2, r3
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	697a      	ldr	r2, [r7, #20]
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	697a      	ldr	r2, [r7, #20]
 8009cd6:	609a      	str	r2, [r3, #8]
}
 8009cd8:	bf00      	nop
 8009cda:	371c      	adds	r7, #28
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b087      	sub	sp, #28
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	f003 031f 	and.w	r3, r3, #31
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8009cfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6a1a      	ldr	r2, [r3, #32]
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	43db      	mvns	r3, r3
 8009d06:	401a      	ands	r2, r3
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	6a1a      	ldr	r2, [r3, #32]
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	f003 031f 	and.w	r3, r3, #31
 8009d16:	6879      	ldr	r1, [r7, #4]
 8009d18:	fa01 f303 	lsl.w	r3, r1, r3
 8009d1c:	431a      	orrs	r2, r3
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	621a      	str	r2, [r3, #32]
}
 8009d22:	bf00      	nop
 8009d24:	371c      	adds	r7, #28
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr
	...

08009d30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d101      	bne.n	8009d48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d44:	2302      	movs	r3, #2
 8009d46:	e051      	b.n	8009dec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2202      	movs	r2, #2
 8009d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a22      	ldr	r2, [pc, #136]	@ (8009df8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d108      	bne.n	8009d84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009d78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	685b      	ldr	r3, [r3, #4]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	4313      	orrs	r3, r2
 8009d82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68fa      	ldr	r2, [r7, #12]
 8009da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a14      	ldr	r2, [pc, #80]	@ (8009df8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d009      	beq.n	8009dc0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009db4:	d004      	beq.n	8009dc0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a10      	ldr	r2, [pc, #64]	@ (8009dfc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d10c      	bne.n	8009dda <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dc6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2201      	movs	r2, #1
 8009dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3714      	adds	r7, #20
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr
 8009df8:	40012c00 	.word	0x40012c00
 8009dfc:	40000400 	.word	0x40000400

08009e00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b085      	sub	sp, #20
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d101      	bne.n	8009e1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e18:	2302      	movs	r3, #2
 8009e1a:	e06e      	b.n	8009efa <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	695b      	ldr	r3, [r3, #20]
 8009e74:	4313      	orrs	r3, r2
 8009e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e82:	4313      	orrs	r3, r2
 8009e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	699b      	ldr	r3, [r3, #24]
 8009e90:	041b      	lsls	r3, r3, #16
 8009e92:	4313      	orrs	r3, r2
 8009e94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	69db      	ldr	r3, [r3, #28]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a17      	ldr	r2, [pc, #92]	@ (8009f08 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d11c      	bne.n	8009ee8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb8:	051b      	lsls	r3, r3, #20
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	6a1b      	ldr	r3, [r3, #32]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3714      	adds	r7, #20
 8009efe:	46bd      	mov	sp, r7
 8009f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f04:	4770      	bx	lr
 8009f06:	bf00      	nop
 8009f08:	40012c00 	.word	0x40012c00

08009f0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b082      	sub	sp, #8
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d101      	bne.n	8009f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	e042      	b.n	8009fa4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d106      	bne.n	8009f36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f7f8 f8e1 	bl	80020f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2224      	movs	r2, #36	@ 0x24
 8009f3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f022 0201 	bic.w	r2, r2, #1
 8009f4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d002      	beq.n	8009f5c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 fa44 	bl	800a3e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f000 f8c3 	bl	800a0e8 <UART_SetConfig>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d101      	bne.n	8009f6c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e01b      	b.n	8009fa4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	685a      	ldr	r2, [r3, #4]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009f7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	689a      	ldr	r2, [r3, #8]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009f8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f042 0201 	orr.w	r2, r2, #1
 8009f9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fac3 	bl	800a528 <UART_CheckIdleState>
 8009fa2:	4603      	mov	r3, r0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b08a      	sub	sp, #40	@ 0x28
 8009fb0:	af02      	add	r7, sp, #8
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	603b      	str	r3, [r7, #0]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fc2:	2b20      	cmp	r3, #32
 8009fc4:	f040 808b 	bne.w	800a0de <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d002      	beq.n	8009fd4 <HAL_UART_Transmit+0x28>
 8009fce:	88fb      	ldrh	r3, [r7, #6]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e083      	b.n	800a0e0 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fe2:	2b80      	cmp	r3, #128	@ 0x80
 8009fe4:	d107      	bne.n	8009ff6 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	689a      	ldr	r2, [r3, #8]
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009ff4:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2221      	movs	r2, #33	@ 0x21
 800a002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a006:	f7f8 fb2d 	bl	8002664 <HAL_GetTick>
 800a00a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	88fa      	ldrh	r2, [r7, #6]
 800a010:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	88fa      	ldrh	r2, [r7, #6]
 800a018:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a024:	d108      	bne.n	800a038 <HAL_UART_Transmit+0x8c>
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d104      	bne.n	800a038 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a02e:	2300      	movs	r3, #0
 800a030:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	61bb      	str	r3, [r7, #24]
 800a036:	e003      	b.n	800a040 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a03c:	2300      	movs	r3, #0
 800a03e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a040:	e030      	b.n	800a0a4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	9300      	str	r3, [sp, #0]
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	2200      	movs	r2, #0
 800a04a:	2180      	movs	r1, #128	@ 0x80
 800a04c:	68f8      	ldr	r0, [r7, #12]
 800a04e:	f000 fb15 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a052:	4603      	mov	r3, r0
 800a054:	2b00      	cmp	r3, #0
 800a056:	d005      	beq.n	800a064 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2220      	movs	r2, #32
 800a05c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a060:	2303      	movs	r3, #3
 800a062:	e03d      	b.n	800a0e0 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d10b      	bne.n	800a082 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	881b      	ldrh	r3, [r3, #0]
 800a06e:	461a      	mov	r2, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a078:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	3302      	adds	r3, #2
 800a07e:	61bb      	str	r3, [r7, #24]
 800a080:	e007      	b.n	800a092 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a082:	69fb      	ldr	r3, [r7, #28]
 800a084:	781a      	ldrb	r2, [r3, #0]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a08c:	69fb      	ldr	r3, [r7, #28]
 800a08e:	3301      	adds	r3, #1
 800a090:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a098:	b29b      	uxth	r3, r3
 800a09a:	3b01      	subs	r3, #1
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1c8      	bne.n	800a042 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	9300      	str	r3, [sp, #0]
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	2140      	movs	r1, #64	@ 0x40
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f000 fade 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d005      	beq.n	800a0d2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2220      	movs	r2, #32
 800a0ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a0ce:	2303      	movs	r3, #3
 800a0d0:	e006      	b.n	800a0e0 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2220      	movs	r2, #32
 800a0d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e000      	b.n	800a0e0 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a0de:	2302      	movs	r3, #2
  }
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3720      	adds	r7, #32
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0ec:	b094      	sub	sp, #80	@ 0x50
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0fa:	689a      	ldr	r2, [r3, #8]
 800a0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0fe:	691b      	ldr	r3, [r3, #16]
 800a100:	431a      	orrs	r2, r3
 800a102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a104:	695b      	ldr	r3, [r3, #20]
 800a106:	431a      	orrs	r2, r3
 800a108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a10a:	69db      	ldr	r3, [r3, #28]
 800a10c:	4313      	orrs	r3, r2
 800a10e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	498a      	ldr	r1, [pc, #552]	@ (800a340 <UART_SetConfig+0x258>)
 800a118:	4019      	ands	r1, r3
 800a11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a11c:	681a      	ldr	r2, [r3, #0]
 800a11e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a120:	430b      	orrs	r3, r1
 800a122:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a130:	68d9      	ldr	r1, [r3, #12]
 800a132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	ea40 0301 	orr.w	r3, r0, r1
 800a13a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a13c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a13e:	699b      	ldr	r3, [r3, #24]
 800a140:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a144:	681a      	ldr	r2, [r3, #0]
 800a146:	4b7f      	ldr	r3, [pc, #508]	@ (800a344 <UART_SetConfig+0x25c>)
 800a148:	429a      	cmp	r2, r3
 800a14a:	d004      	beq.n	800a156 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a14c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a14e:	6a1a      	ldr	r2, [r3, #32]
 800a150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a152:	4313      	orrs	r3, r2
 800a154:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800a160:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800a164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a16a:	430b      	orrs	r3, r1
 800a16c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a174:	f023 000f 	bic.w	r0, r3, #15
 800a178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a17a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	ea40 0301 	orr.w	r3, r0, r1
 800a184:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	4b6f      	ldr	r3, [pc, #444]	@ (800a348 <UART_SetConfig+0x260>)
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d102      	bne.n	800a196 <UART_SetConfig+0xae>
 800a190:	2301      	movs	r3, #1
 800a192:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a194:	e01a      	b.n	800a1cc <UART_SetConfig+0xe4>
 800a196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	4b6c      	ldr	r3, [pc, #432]	@ (800a34c <UART_SetConfig+0x264>)
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d102      	bne.n	800a1a6 <UART_SetConfig+0xbe>
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1a4:	e012      	b.n	800a1cc <UART_SetConfig+0xe4>
 800a1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	4b69      	ldr	r3, [pc, #420]	@ (800a350 <UART_SetConfig+0x268>)
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d102      	bne.n	800a1b6 <UART_SetConfig+0xce>
 800a1b0:	2304      	movs	r3, #4
 800a1b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1b4:	e00a      	b.n	800a1cc <UART_SetConfig+0xe4>
 800a1b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	4b62      	ldr	r3, [pc, #392]	@ (800a344 <UART_SetConfig+0x25c>)
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	d103      	bne.n	800a1c8 <UART_SetConfig+0xe0>
 800a1c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a1c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1c6:	e001      	b.n	800a1cc <UART_SetConfig+0xe4>
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	4b5c      	ldr	r3, [pc, #368]	@ (800a344 <UART_SetConfig+0x25c>)
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d171      	bne.n	800a2ba <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a1d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1d8:	2200      	movs	r2, #0
 800a1da:	623b      	str	r3, [r7, #32]
 800a1dc:	627a      	str	r2, [r7, #36]	@ 0x24
 800a1de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a1e2:	f7fd f929 	bl	8007438 <HAL_RCCEx_GetPeriphCLKFreq>
 800a1e6:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800a1e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	f000 80e2 	beq.w	800a3b4 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a1f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1f4:	4a57      	ldr	r2, [pc, #348]	@ (800a354 <UART_SetConfig+0x26c>)
 800a1f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1fe:	fbb3 f3f2 	udiv	r3, r3, r2
 800a202:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a206:	685a      	ldr	r2, [r3, #4]
 800a208:	4613      	mov	r3, r2
 800a20a:	005b      	lsls	r3, r3, #1
 800a20c:	4413      	add	r3, r2
 800a20e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a210:	429a      	cmp	r2, r3
 800a212:	d305      	bcc.n	800a220 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a21a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d903      	bls.n	800a228 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a226:	e0c5      	b.n	800a3b4 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a22a:	2200      	movs	r2, #0
 800a22c:	61bb      	str	r3, [r7, #24]
 800a22e:	61fa      	str	r2, [r7, #28]
 800a230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a234:	4a47      	ldr	r2, [pc, #284]	@ (800a354 <UART_SetConfig+0x26c>)
 800a236:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	2200      	movs	r2, #0
 800a23e:	613b      	str	r3, [r7, #16]
 800a240:	617a      	str	r2, [r7, #20]
 800a242:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a246:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a24a:	f7f6 fd31 	bl	8000cb0 <__aeabi_uldivmod>
 800a24e:	4602      	mov	r2, r0
 800a250:	460b      	mov	r3, r1
 800a252:	4610      	mov	r0, r2
 800a254:	4619      	mov	r1, r3
 800a256:	f04f 0200 	mov.w	r2, #0
 800a25a:	f04f 0300 	mov.w	r3, #0
 800a25e:	020b      	lsls	r3, r1, #8
 800a260:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a264:	0202      	lsls	r2, r0, #8
 800a266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a268:	6849      	ldr	r1, [r1, #4]
 800a26a:	0849      	lsrs	r1, r1, #1
 800a26c:	2000      	movs	r0, #0
 800a26e:	460c      	mov	r4, r1
 800a270:	4605      	mov	r5, r0
 800a272:	eb12 0804 	adds.w	r8, r2, r4
 800a276:	eb43 0905 	adc.w	r9, r3, r5
 800a27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	60bb      	str	r3, [r7, #8]
 800a282:	60fa      	str	r2, [r7, #12]
 800a284:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a288:	4640      	mov	r0, r8
 800a28a:	4649      	mov	r1, r9
 800a28c:	f7f6 fd10 	bl	8000cb0 <__aeabi_uldivmod>
 800a290:	4602      	mov	r2, r0
 800a292:	460b      	mov	r3, r1
 800a294:	4613      	mov	r3, r2
 800a296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a298:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a29a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a29e:	d308      	bcc.n	800a2b2 <UART_SetConfig+0x1ca>
 800a2a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2a6:	d204      	bcs.n	800a2b2 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 800a2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a2ae:	60da      	str	r2, [r3, #12]
 800a2b0:	e080      	b.n	800a3b4 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a2b8:	e07c      	b.n	800a3b4 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2bc:	69db      	ldr	r3, [r3, #28]
 800a2be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2c2:	d149      	bne.n	800a358 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a2c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	603b      	str	r3, [r7, #0]
 800a2ca:	607a      	str	r2, [r7, #4]
 800a2cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a2d0:	f7fd f8b2 	bl	8007438 <HAL_RCCEx_GetPeriphCLKFreq>
 800a2d4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d06b      	beq.n	800a3b4 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e0:	4a1c      	ldr	r2, [pc, #112]	@ (800a354 <UART_SetConfig+0x26c>)
 800a2e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2ee:	005a      	lsls	r2, r3, #1
 800a2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	085b      	lsrs	r3, r3, #1
 800a2f6:	441a      	add	r2, r3
 800a2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a300:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a304:	2b0f      	cmp	r3, #15
 800a306:	d916      	bls.n	800a336 <UART_SetConfig+0x24e>
 800a308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a30a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a30e:	d212      	bcs.n	800a336 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a312:	b29b      	uxth	r3, r3
 800a314:	f023 030f 	bic.w	r3, r3, #15
 800a318:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a31a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a31c:	085b      	lsrs	r3, r3, #1
 800a31e:	b29b      	uxth	r3, r3
 800a320:	f003 0307 	and.w	r3, r3, #7
 800a324:	b29a      	uxth	r2, r3
 800a326:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a328:	4313      	orrs	r3, r2
 800a32a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800a32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a332:	60da      	str	r2, [r3, #12]
 800a334:	e03e      	b.n	800a3b4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a33c:	e03a      	b.n	800a3b4 <UART_SetConfig+0x2cc>
 800a33e:	bf00      	nop
 800a340:	cfff69f3 	.word	0xcfff69f3
 800a344:	44002400 	.word	0x44002400
 800a348:	40013800 	.word	0x40013800
 800a34c:	40004400 	.word	0x40004400
 800a350:	40004800 	.word	0x40004800
 800a354:	0800f204 	.word	0x0800f204
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a358:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a35a:	2200      	movs	r2, #0
 800a35c:	469a      	mov	sl, r3
 800a35e:	4693      	mov	fp, r2
 800a360:	4650      	mov	r0, sl
 800a362:	4659      	mov	r1, fp
 800a364:	f7fd f868 	bl	8007438 <HAL_RCCEx_GetPeriphCLKFreq>
 800a368:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800a36a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d021      	beq.n	800a3b4 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a374:	4a1a      	ldr	r2, [pc, #104]	@ (800a3e0 <UART_SetConfig+0x2f8>)
 800a376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a37a:	461a      	mov	r2, r3
 800a37c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a37e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	085b      	lsrs	r3, r3, #1
 800a388:	441a      	add	r2, r3
 800a38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a392:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a396:	2b0f      	cmp	r3, #15
 800a398:	d909      	bls.n	800a3ae <UART_SetConfig+0x2c6>
 800a39a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a39c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3a0:	d205      	bcs.n	800a3ae <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3a4:	b29a      	uxth	r2, r3
 800a3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	60da      	str	r2, [r3, #12]
 800a3ac:	e002      	b.n	800a3b4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a3d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3750      	adds	r7, #80	@ 0x50
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3de:	bf00      	nop
 800a3e0:	0800f204 	.word	0x0800f204

0800a3e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f0:	f003 0308 	and.w	r3, r3, #8
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d00a      	beq.n	800a40e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	430a      	orrs	r2, r1
 800a40c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	2b00      	cmp	r3, #0
 800a418:	d00a      	beq.n	800a430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	430a      	orrs	r2, r1
 800a42e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a434:	f003 0302 	and.w	r3, r3, #2
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d00a      	beq.n	800a452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	430a      	orrs	r2, r1
 800a450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a456:	f003 0304 	and.w	r3, r3, #4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d00a      	beq.n	800a474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	430a      	orrs	r2, r1
 800a472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a478:	f003 0310 	and.w	r3, r3, #16
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d00a      	beq.n	800a496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	430a      	orrs	r2, r1
 800a494:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a49a:	f003 0320 	and.w	r3, r3, #32
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d00a      	beq.n	800a4b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	689b      	ldr	r3, [r3, #8]
 800a4a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	430a      	orrs	r2, r1
 800a4b6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d01a      	beq.n	800a4fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	430a      	orrs	r2, r1
 800a4d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4e2:	d10a      	bne.n	800a4fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	430a      	orrs	r2, r1
 800a4f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a502:	2b00      	cmp	r3, #0
 800a504:	d00a      	beq.n	800a51c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	430a      	orrs	r2, r1
 800a51a:	605a      	str	r2, [r3, #4]
  }
}
 800a51c:	bf00      	nop
 800a51e:	370c      	adds	r7, #12
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr

0800a528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b098      	sub	sp, #96	@ 0x60
 800a52c:	af02      	add	r7, sp, #8
 800a52e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2200      	movs	r2, #0
 800a534:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a538:	f7f8 f894 	bl	8002664 <HAL_GetTick>
 800a53c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f003 0308 	and.w	r3, r3, #8
 800a548:	2b08      	cmp	r3, #8
 800a54a:	d12f      	bne.n	800a5ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a54c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a550:	9300      	str	r3, [sp, #0]
 800a552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a554:	2200      	movs	r2, #0
 800a556:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f88e 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a560:	4603      	mov	r3, r0
 800a562:	2b00      	cmp	r3, #0
 800a564:	d022      	beq.n	800a5ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56e:	e853 3f00 	ldrex	r3, [r3]
 800a572:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a57a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	461a      	mov	r2, r3
 800a582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a584:	647b      	str	r3, [r7, #68]	@ 0x44
 800a586:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a588:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a58a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a58c:	e841 2300 	strex	r3, r2, [r1]
 800a590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a594:	2b00      	cmp	r3, #0
 800a596:	d1e6      	bne.n	800a566 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2220      	movs	r2, #32
 800a59c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5a8:	2303      	movs	r3, #3
 800a5aa:	e063      	b.n	800a674 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 0304 	and.w	r3, r3, #4
 800a5b6:	2b04      	cmp	r3, #4
 800a5b8:	d149      	bne.n	800a64e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5be:	9300      	str	r3, [sp, #0]
 800a5c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 f857 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d03c      	beq.n	800a64e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5dc:	e853 3f00 	ldrex	r3, [r3]
 800a5e0:	623b      	str	r3, [r7, #32]
   return(result);
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a5e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5f2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5fa:	e841 2300 	strex	r3, r2, [r1]
 800a5fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a602:	2b00      	cmp	r3, #0
 800a604:	d1e6      	bne.n	800a5d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3308      	adds	r3, #8
 800a60c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	e853 3f00 	ldrex	r3, [r3]
 800a614:	60fb      	str	r3, [r7, #12]
   return(result);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f023 0301 	bic.w	r3, r3, #1
 800a61c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	3308      	adds	r3, #8
 800a624:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a626:	61fa      	str	r2, [r7, #28]
 800a628:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62a:	69b9      	ldr	r1, [r7, #24]
 800a62c:	69fa      	ldr	r2, [r7, #28]
 800a62e:	e841 2300 	strex	r3, r2, [r1]
 800a632:	617b      	str	r3, [r7, #20]
   return(result);
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1e5      	bne.n	800a606 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2220      	movs	r2, #32
 800a63e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a64a:	2303      	movs	r3, #3
 800a64c:	e012      	b.n	800a674 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2220      	movs	r2, #32
 800a652:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2220      	movs	r2, #32
 800a65a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a672:	2300      	movs	r3, #0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3758      	adds	r7, #88	@ 0x58
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	603b      	str	r3, [r7, #0]
 800a688:	4613      	mov	r3, r2
 800a68a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a68c:	e04f      	b.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a68e:	69bb      	ldr	r3, [r7, #24]
 800a690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a694:	d04b      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a696:	f7f7 ffe5 	bl	8002664 <HAL_GetTick>
 800a69a:	4602      	mov	r2, r0
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	1ad3      	subs	r3, r2, r3
 800a6a0:	69ba      	ldr	r2, [r7, #24]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d302      	bcc.n	800a6ac <UART_WaitOnFlagUntilTimeout+0x30>
 800a6a6:	69bb      	ldr	r3, [r7, #24]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d101      	bne.n	800a6b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e04e      	b.n	800a74e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f003 0304 	and.w	r3, r3, #4
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d037      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	2b80      	cmp	r3, #128	@ 0x80
 800a6c2:	d034      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	2b40      	cmp	r3, #64	@ 0x40
 800a6c8:	d031      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	69db      	ldr	r3, [r3, #28]
 800a6d0:	f003 0308 	and.w	r3, r3, #8
 800a6d4:	2b08      	cmp	r3, #8
 800a6d6:	d110      	bne.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2208      	movs	r2, #8
 800a6de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f000 f838 	bl	800a756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2208      	movs	r2, #8
 800a6ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e029      	b.n	800a74e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a708:	d111      	bne.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a712:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a714:	68f8      	ldr	r0, [r7, #12]
 800a716:	f000 f81e 	bl	800a756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2220      	movs	r2, #32
 800a71e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e00f      	b.n	800a74e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	69da      	ldr	r2, [r3, #28]
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	4013      	ands	r3, r2
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	429a      	cmp	r2, r3
 800a73c:	bf0c      	ite	eq
 800a73e:	2301      	moveq	r3, #1
 800a740:	2300      	movne	r3, #0
 800a742:	b2db      	uxtb	r3, r3
 800a744:	461a      	mov	r2, r3
 800a746:	79fb      	ldrb	r3, [r7, #7]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d0a0      	beq.n	800a68e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a756:	b480      	push	{r7}
 800a758:	b095      	sub	sp, #84	@ 0x54
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a766:	e853 3f00 	ldrex	r3, [r3]
 800a76a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	461a      	mov	r2, r3
 800a77a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a77c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a77e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a784:	e841 2300 	strex	r3, r2, [r1]
 800a788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1e6      	bne.n	800a75e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	3308      	adds	r3, #8
 800a796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a798:	6a3b      	ldr	r3, [r7, #32]
 800a79a:	e853 3f00 	ldrex	r3, [r3]
 800a79e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a7a6:	f023 0301 	bic.w	r3, r3, #1
 800a7aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	3308      	adds	r3, #8
 800a7b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7bc:	e841 2300 	strex	r3, r2, [r1]
 800a7c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d1e3      	bne.n	800a790 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7cc:	2b01      	cmp	r3, #1
 800a7ce:	d118      	bne.n	800a802 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	e853 3f00 	ldrex	r3, [r3]
 800a7dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	f023 0310 	bic.w	r3, r3, #16
 800a7e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7ee:	61bb      	str	r3, [r7, #24]
 800a7f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f2:	6979      	ldr	r1, [r7, #20]
 800a7f4:	69ba      	ldr	r2, [r7, #24]
 800a7f6:	e841 2300 	strex	r3, r2, [r1]
 800a7fa:	613b      	str	r3, [r7, #16]
   return(result);
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d1e6      	bne.n	800a7d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2220      	movs	r2, #32
 800a806:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2200      	movs	r2, #0
 800a80e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a816:	bf00      	nop
 800a818:	3754      	adds	r7, #84	@ 0x54
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr

0800a822 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a822:	b480      	push	{r7}
 800a824:	b085      	sub	sp, #20
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a830:	2b01      	cmp	r3, #1
 800a832:	d101      	bne.n	800a838 <HAL_UARTEx_DisableFifoMode+0x16>
 800a834:	2302      	movs	r3, #2
 800a836:	e027      	b.n	800a888 <HAL_UARTEx_DisableFifoMode+0x66>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2224      	movs	r2, #36	@ 0x24
 800a844:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	681a      	ldr	r2, [r3, #0]
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f022 0201 	bic.w	r2, r2, #1
 800a85e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a866:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	68fa      	ldr	r2, [r7, #12]
 800a874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2220      	movs	r2, #32
 800a87a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2200      	movs	r2, #0
 800a882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	d101      	bne.n	800a8ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a8a8:	2302      	movs	r3, #2
 800a8aa:	e02d      	b.n	800a908 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2224      	movs	r2, #36	@ 0x24
 800a8b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f022 0201 	bic.w	r2, r2, #1
 800a8d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	689b      	ldr	r3, [r3, #8]
 800a8da:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	683a      	ldr	r2, [r7, #0]
 800a8e4:	430a      	orrs	r2, r1
 800a8e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 f84f 	bl	800a98c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	68fa      	ldr	r2, [r7, #12]
 800a8f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2220      	movs	r2, #32
 800a8fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a906:	2300      	movs	r3, #0
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3710      	adds	r7, #16
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b084      	sub	sp, #16
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a920:	2b01      	cmp	r3, #1
 800a922:	d101      	bne.n	800a928 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a924:	2302      	movs	r3, #2
 800a926:	e02d      	b.n	800a984 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2201      	movs	r2, #1
 800a92c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2224      	movs	r2, #36	@ 0x24
 800a934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	681a      	ldr	r2, [r3, #0]
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f022 0201 	bic.w	r2, r2, #1
 800a94e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	683a      	ldr	r2, [r7, #0]
 800a960:	430a      	orrs	r2, r1
 800a962:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 f811 	bl	800a98c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2220      	movs	r2, #32
 800a976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a982:	2300      	movs	r3, #0
}
 800a984:	4618      	mov	r0, r3
 800a986:	3710      	adds	r7, #16
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b085      	sub	sp, #20
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d108      	bne.n	800a9ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a9ac:	e031      	b.n	800aa12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a9ae:	2308      	movs	r3, #8
 800a9b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a9b2:	2308      	movs	r3, #8
 800a9b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	0e5b      	lsrs	r3, r3, #25
 800a9be:	b2db      	uxtb	r3, r3
 800a9c0:	f003 0307 	and.w	r3, r3, #7
 800a9c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	0f5b      	lsrs	r3, r3, #29
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	f003 0307 	and.w	r3, r3, #7
 800a9d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9d6:	7bbb      	ldrb	r3, [r7, #14]
 800a9d8:	7b3a      	ldrb	r2, [r7, #12]
 800a9da:	4911      	ldr	r1, [pc, #68]	@ (800aa20 <UARTEx_SetNbDataToProcess+0x94>)
 800a9dc:	5c8a      	ldrb	r2, [r1, r2]
 800a9de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9e2:	7b3a      	ldrb	r2, [r7, #12]
 800a9e4:	490f      	ldr	r1, [pc, #60]	@ (800aa24 <UARTEx_SetNbDataToProcess+0x98>)
 800a9e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9ec:	b29a      	uxth	r2, r3
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9f4:	7bfb      	ldrb	r3, [r7, #15]
 800a9f6:	7b7a      	ldrb	r2, [r7, #13]
 800a9f8:	4909      	ldr	r1, [pc, #36]	@ (800aa20 <UARTEx_SetNbDataToProcess+0x94>)
 800a9fa:	5c8a      	ldrb	r2, [r1, r2]
 800a9fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa00:	7b7a      	ldrb	r2, [r7, #13]
 800aa02:	4908      	ldr	r1, [pc, #32]	@ (800aa24 <UARTEx_SetNbDataToProcess+0x98>)
 800aa04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa06:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa0a:	b29a      	uxth	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800aa12:	bf00      	nop
 800aa14:	3714      	adds	r7, #20
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr
 800aa1e:	bf00      	nop
 800aa20:	0800f21c 	.word	0x0800f21c
 800aa24:	0800f224 	.word	0x0800f224

0800aa28 <__cvt>:
 800aa28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa2c:	ec57 6b10 	vmov	r6, r7, d0
 800aa30:	2f00      	cmp	r7, #0
 800aa32:	460c      	mov	r4, r1
 800aa34:	4619      	mov	r1, r3
 800aa36:	463b      	mov	r3, r7
 800aa38:	bfb4      	ite	lt
 800aa3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aa3e:	2300      	movge	r3, #0
 800aa40:	4691      	mov	r9, r2
 800aa42:	bfbf      	itttt	lt
 800aa44:	4632      	movlt	r2, r6
 800aa46:	461f      	movlt	r7, r3
 800aa48:	232d      	movlt	r3, #45	@ 0x2d
 800aa4a:	4616      	movlt	r6, r2
 800aa4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aa50:	700b      	strb	r3, [r1, #0]
 800aa52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa54:	f023 0820 	bic.w	r8, r3, #32
 800aa58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aa5c:	d005      	beq.n	800aa6a <__cvt+0x42>
 800aa5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aa62:	d100      	bne.n	800aa66 <__cvt+0x3e>
 800aa64:	3401      	adds	r4, #1
 800aa66:	2102      	movs	r1, #2
 800aa68:	e000      	b.n	800aa6c <__cvt+0x44>
 800aa6a:	2103      	movs	r1, #3
 800aa6c:	ab03      	add	r3, sp, #12
 800aa6e:	4622      	mov	r2, r4
 800aa70:	9301      	str	r3, [sp, #4]
 800aa72:	ab02      	add	r3, sp, #8
 800aa74:	ec47 6b10 	vmov	d0, r6, r7
 800aa78:	9300      	str	r3, [sp, #0]
 800aa7a:	4653      	mov	r3, sl
 800aa7c:	f001 f89c 	bl	800bbb8 <_dtoa_r>
 800aa80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aa84:	4605      	mov	r5, r0
 800aa86:	d119      	bne.n	800aabc <__cvt+0x94>
 800aa88:	f019 0f01 	tst.w	r9, #1
 800aa8c:	d00e      	beq.n	800aaac <__cvt+0x84>
 800aa8e:	eb00 0904 	add.w	r9, r0, r4
 800aa92:	2200      	movs	r2, #0
 800aa94:	2300      	movs	r3, #0
 800aa96:	4630      	mov	r0, r6
 800aa98:	4639      	mov	r1, r7
 800aa9a:	f7f6 f829 	bl	8000af0 <__aeabi_dcmpeq>
 800aa9e:	b108      	cbz	r0, 800aaa4 <__cvt+0x7c>
 800aaa0:	f8cd 900c 	str.w	r9, [sp, #12]
 800aaa4:	2230      	movs	r2, #48	@ 0x30
 800aaa6:	9b03      	ldr	r3, [sp, #12]
 800aaa8:	454b      	cmp	r3, r9
 800aaaa:	d31e      	bcc.n	800aaea <__cvt+0xc2>
 800aaac:	9b03      	ldr	r3, [sp, #12]
 800aaae:	4628      	mov	r0, r5
 800aab0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aab2:	1b5b      	subs	r3, r3, r5
 800aab4:	6013      	str	r3, [r2, #0]
 800aab6:	b004      	add	sp, #16
 800aab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aabc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aac0:	eb00 0904 	add.w	r9, r0, r4
 800aac4:	d1e5      	bne.n	800aa92 <__cvt+0x6a>
 800aac6:	7803      	ldrb	r3, [r0, #0]
 800aac8:	2b30      	cmp	r3, #48	@ 0x30
 800aaca:	d10a      	bne.n	800aae2 <__cvt+0xba>
 800aacc:	2200      	movs	r2, #0
 800aace:	2300      	movs	r3, #0
 800aad0:	4630      	mov	r0, r6
 800aad2:	4639      	mov	r1, r7
 800aad4:	f7f6 f80c 	bl	8000af0 <__aeabi_dcmpeq>
 800aad8:	b918      	cbnz	r0, 800aae2 <__cvt+0xba>
 800aada:	f1c4 0401 	rsb	r4, r4, #1
 800aade:	f8ca 4000 	str.w	r4, [sl]
 800aae2:	f8da 3000 	ldr.w	r3, [sl]
 800aae6:	4499      	add	r9, r3
 800aae8:	e7d3      	b.n	800aa92 <__cvt+0x6a>
 800aaea:	1c59      	adds	r1, r3, #1
 800aaec:	9103      	str	r1, [sp, #12]
 800aaee:	701a      	strb	r2, [r3, #0]
 800aaf0:	e7d9      	b.n	800aaa6 <__cvt+0x7e>

0800aaf2 <__exponent>:
 800aaf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaf4:	2900      	cmp	r1, #0
 800aaf6:	7002      	strb	r2, [r0, #0]
 800aaf8:	bfba      	itte	lt
 800aafa:	4249      	neglt	r1, r1
 800aafc:	232d      	movlt	r3, #45	@ 0x2d
 800aafe:	232b      	movge	r3, #43	@ 0x2b
 800ab00:	2909      	cmp	r1, #9
 800ab02:	7043      	strb	r3, [r0, #1]
 800ab04:	dd28      	ble.n	800ab58 <__exponent+0x66>
 800ab06:	f10d 0307 	add.w	r3, sp, #7
 800ab0a:	270a      	movs	r7, #10
 800ab0c:	461d      	mov	r5, r3
 800ab0e:	461a      	mov	r2, r3
 800ab10:	3b01      	subs	r3, #1
 800ab12:	fbb1 f6f7 	udiv	r6, r1, r7
 800ab16:	fb07 1416 	mls	r4, r7, r6, r1
 800ab1a:	3430      	adds	r4, #48	@ 0x30
 800ab1c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ab20:	460c      	mov	r4, r1
 800ab22:	4631      	mov	r1, r6
 800ab24:	2c63      	cmp	r4, #99	@ 0x63
 800ab26:	dcf2      	bgt.n	800ab0e <__exponent+0x1c>
 800ab28:	3130      	adds	r1, #48	@ 0x30
 800ab2a:	1e94      	subs	r4, r2, #2
 800ab2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ab30:	1c41      	adds	r1, r0, #1
 800ab32:	4623      	mov	r3, r4
 800ab34:	42ab      	cmp	r3, r5
 800ab36:	d30a      	bcc.n	800ab4e <__exponent+0x5c>
 800ab38:	f10d 0309 	add.w	r3, sp, #9
 800ab3c:	1a9b      	subs	r3, r3, r2
 800ab3e:	42ac      	cmp	r4, r5
 800ab40:	bf88      	it	hi
 800ab42:	2300      	movhi	r3, #0
 800ab44:	3302      	adds	r3, #2
 800ab46:	4403      	add	r3, r0
 800ab48:	1a18      	subs	r0, r3, r0
 800ab4a:	b003      	add	sp, #12
 800ab4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab4e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab52:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ab56:	e7ed      	b.n	800ab34 <__exponent+0x42>
 800ab58:	2330      	movs	r3, #48	@ 0x30
 800ab5a:	3130      	adds	r1, #48	@ 0x30
 800ab5c:	7083      	strb	r3, [r0, #2]
 800ab5e:	1d03      	adds	r3, r0, #4
 800ab60:	70c1      	strb	r1, [r0, #3]
 800ab62:	e7f1      	b.n	800ab48 <__exponent+0x56>

0800ab64 <_printf_float>:
 800ab64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab68:	b08d      	sub	sp, #52	@ 0x34
 800ab6a:	460c      	mov	r4, r1
 800ab6c:	4616      	mov	r6, r2
 800ab6e:	461f      	mov	r7, r3
 800ab70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ab74:	4605      	mov	r5, r0
 800ab76:	f000 ff03 	bl	800b980 <_localeconv_r>
 800ab7a:	6803      	ldr	r3, [r0, #0]
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	9304      	str	r3, [sp, #16]
 800ab80:	f7f5 fb8a 	bl	8000298 <strlen>
 800ab84:	2300      	movs	r3, #0
 800ab86:	9005      	str	r0, [sp, #20]
 800ab88:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab8e:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ab92:	3307      	adds	r3, #7
 800ab94:	f8d4 b000 	ldr.w	fp, [r4]
 800ab98:	f023 0307 	bic.w	r3, r3, #7
 800ab9c:	f103 0208 	add.w	r2, r3, #8
 800aba0:	f8c8 2000 	str.w	r2, [r8]
 800aba4:	f04f 32ff 	mov.w	r2, #4294967295
 800aba8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800abb0:	f8cd 8018 	str.w	r8, [sp, #24]
 800abb4:	9307      	str	r3, [sp, #28]
 800abb6:	4b9d      	ldr	r3, [pc, #628]	@ (800ae2c <_printf_float+0x2c8>)
 800abb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abbc:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800abc0:	f7f5 ffc8 	bl	8000b54 <__aeabi_dcmpun>
 800abc4:	bb70      	cbnz	r0, 800ac24 <_printf_float+0xc0>
 800abc6:	f04f 32ff 	mov.w	r2, #4294967295
 800abca:	4b98      	ldr	r3, [pc, #608]	@ (800ae2c <_printf_float+0x2c8>)
 800abcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abd0:	f7f5 ffa2 	bl	8000b18 <__aeabi_dcmple>
 800abd4:	bb30      	cbnz	r0, 800ac24 <_printf_float+0xc0>
 800abd6:	2200      	movs	r2, #0
 800abd8:	2300      	movs	r3, #0
 800abda:	4640      	mov	r0, r8
 800abdc:	4649      	mov	r1, r9
 800abde:	f7f5 ff91 	bl	8000b04 <__aeabi_dcmplt>
 800abe2:	b110      	cbz	r0, 800abea <_printf_float+0x86>
 800abe4:	232d      	movs	r3, #45	@ 0x2d
 800abe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abea:	4a91      	ldr	r2, [pc, #580]	@ (800ae30 <_printf_float+0x2cc>)
 800abec:	4b91      	ldr	r3, [pc, #580]	@ (800ae34 <_printf_float+0x2d0>)
 800abee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800abf2:	bf94      	ite	ls
 800abf4:	4690      	movls	r8, r2
 800abf6:	4698      	movhi	r8, r3
 800abf8:	2303      	movs	r3, #3
 800abfa:	f04f 0900 	mov.w	r9, #0
 800abfe:	6123      	str	r3, [r4, #16]
 800ac00:	f02b 0304 	bic.w	r3, fp, #4
 800ac04:	6023      	str	r3, [r4, #0]
 800ac06:	4633      	mov	r3, r6
 800ac08:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ac0a:	4621      	mov	r1, r4
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	9700      	str	r7, [sp, #0]
 800ac10:	f000 f9d2 	bl	800afb8 <_printf_common>
 800ac14:	3001      	adds	r0, #1
 800ac16:	f040 808d 	bne.w	800ad34 <_printf_float+0x1d0>
 800ac1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac1e:	b00d      	add	sp, #52	@ 0x34
 800ac20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac24:	4642      	mov	r2, r8
 800ac26:	464b      	mov	r3, r9
 800ac28:	4640      	mov	r0, r8
 800ac2a:	4649      	mov	r1, r9
 800ac2c:	f7f5 ff92 	bl	8000b54 <__aeabi_dcmpun>
 800ac30:	b140      	cbz	r0, 800ac44 <_printf_float+0xe0>
 800ac32:	464b      	mov	r3, r9
 800ac34:	4a80      	ldr	r2, [pc, #512]	@ (800ae38 <_printf_float+0x2d4>)
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	bfbc      	itt	lt
 800ac3a:	232d      	movlt	r3, #45	@ 0x2d
 800ac3c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ac40:	4b7e      	ldr	r3, [pc, #504]	@ (800ae3c <_printf_float+0x2d8>)
 800ac42:	e7d4      	b.n	800abee <_printf_float+0x8a>
 800ac44:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ac48:	6863      	ldr	r3, [r4, #4]
 800ac4a:	9206      	str	r2, [sp, #24]
 800ac4c:	1c5a      	adds	r2, r3, #1
 800ac4e:	d13b      	bne.n	800acc8 <_printf_float+0x164>
 800ac50:	2306      	movs	r3, #6
 800ac52:	6063      	str	r3, [r4, #4]
 800ac54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ac58:	2300      	movs	r3, #0
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	6022      	str	r2, [r4, #0]
 800ac5e:	9303      	str	r3, [sp, #12]
 800ac60:	ab0a      	add	r3, sp, #40	@ 0x28
 800ac62:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ac66:	ab09      	add	r3, sp, #36	@ 0x24
 800ac68:	ec49 8b10 	vmov	d0, r8, r9
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ac72:	6861      	ldr	r1, [r4, #4]
 800ac74:	f7ff fed8 	bl	800aa28 <__cvt>
 800ac78:	9b06      	ldr	r3, [sp, #24]
 800ac7a:	4680      	mov	r8, r0
 800ac7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac7e:	2b47      	cmp	r3, #71	@ 0x47
 800ac80:	d129      	bne.n	800acd6 <_printf_float+0x172>
 800ac82:	1cc8      	adds	r0, r1, #3
 800ac84:	db02      	blt.n	800ac8c <_printf_float+0x128>
 800ac86:	6863      	ldr	r3, [r4, #4]
 800ac88:	4299      	cmp	r1, r3
 800ac8a:	dd41      	ble.n	800ad10 <_printf_float+0x1ac>
 800ac8c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ac90:	fa5f fa8a 	uxtb.w	sl, sl
 800ac94:	3901      	subs	r1, #1
 800ac96:	4652      	mov	r2, sl
 800ac98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ac9c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac9e:	f7ff ff28 	bl	800aaf2 <__exponent>
 800aca2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aca4:	4681      	mov	r9, r0
 800aca6:	1813      	adds	r3, r2, r0
 800aca8:	2a01      	cmp	r2, #1
 800acaa:	6123      	str	r3, [r4, #16]
 800acac:	dc02      	bgt.n	800acb4 <_printf_float+0x150>
 800acae:	6822      	ldr	r2, [r4, #0]
 800acb0:	07d2      	lsls	r2, r2, #31
 800acb2:	d501      	bpl.n	800acb8 <_printf_float+0x154>
 800acb4:	3301      	adds	r3, #1
 800acb6:	6123      	str	r3, [r4, #16]
 800acb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d0a2      	beq.n	800ac06 <_printf_float+0xa2>
 800acc0:	232d      	movs	r3, #45	@ 0x2d
 800acc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acc6:	e79e      	b.n	800ac06 <_printf_float+0xa2>
 800acc8:	9a06      	ldr	r2, [sp, #24]
 800acca:	2a47      	cmp	r2, #71	@ 0x47
 800accc:	d1c2      	bne.n	800ac54 <_printf_float+0xf0>
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d1c0      	bne.n	800ac54 <_printf_float+0xf0>
 800acd2:	2301      	movs	r3, #1
 800acd4:	e7bd      	b.n	800ac52 <_printf_float+0xee>
 800acd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800acda:	d9db      	bls.n	800ac94 <_printf_float+0x130>
 800acdc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ace0:	d118      	bne.n	800ad14 <_printf_float+0x1b0>
 800ace2:	2900      	cmp	r1, #0
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	dd0b      	ble.n	800ad00 <_printf_float+0x19c>
 800ace8:	6121      	str	r1, [r4, #16]
 800acea:	b913      	cbnz	r3, 800acf2 <_printf_float+0x18e>
 800acec:	6822      	ldr	r2, [r4, #0]
 800acee:	07d0      	lsls	r0, r2, #31
 800acf0:	d502      	bpl.n	800acf8 <_printf_float+0x194>
 800acf2:	3301      	adds	r3, #1
 800acf4:	440b      	add	r3, r1
 800acf6:	6123      	str	r3, [r4, #16]
 800acf8:	f04f 0900 	mov.w	r9, #0
 800acfc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800acfe:	e7db      	b.n	800acb8 <_printf_float+0x154>
 800ad00:	b913      	cbnz	r3, 800ad08 <_printf_float+0x1a4>
 800ad02:	6822      	ldr	r2, [r4, #0]
 800ad04:	07d2      	lsls	r2, r2, #31
 800ad06:	d501      	bpl.n	800ad0c <_printf_float+0x1a8>
 800ad08:	3302      	adds	r3, #2
 800ad0a:	e7f4      	b.n	800acf6 <_printf_float+0x192>
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	e7f2      	b.n	800acf6 <_printf_float+0x192>
 800ad10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ad14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad16:	4299      	cmp	r1, r3
 800ad18:	db05      	blt.n	800ad26 <_printf_float+0x1c2>
 800ad1a:	6823      	ldr	r3, [r4, #0]
 800ad1c:	6121      	str	r1, [r4, #16]
 800ad1e:	07d8      	lsls	r0, r3, #31
 800ad20:	d5ea      	bpl.n	800acf8 <_printf_float+0x194>
 800ad22:	1c4b      	adds	r3, r1, #1
 800ad24:	e7e7      	b.n	800acf6 <_printf_float+0x192>
 800ad26:	2900      	cmp	r1, #0
 800ad28:	bfd4      	ite	le
 800ad2a:	f1c1 0202 	rsble	r2, r1, #2
 800ad2e:	2201      	movgt	r2, #1
 800ad30:	4413      	add	r3, r2
 800ad32:	e7e0      	b.n	800acf6 <_printf_float+0x192>
 800ad34:	6823      	ldr	r3, [r4, #0]
 800ad36:	055a      	lsls	r2, r3, #21
 800ad38:	d407      	bmi.n	800ad4a <_printf_float+0x1e6>
 800ad3a:	6923      	ldr	r3, [r4, #16]
 800ad3c:	4642      	mov	r2, r8
 800ad3e:	4631      	mov	r1, r6
 800ad40:	4628      	mov	r0, r5
 800ad42:	47b8      	blx	r7
 800ad44:	3001      	adds	r0, #1
 800ad46:	d12b      	bne.n	800ada0 <_printf_float+0x23c>
 800ad48:	e767      	b.n	800ac1a <_printf_float+0xb6>
 800ad4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad4e:	f240 80dd 	bls.w	800af0c <_printf_float+0x3a8>
 800ad52:	2200      	movs	r2, #0
 800ad54:	2300      	movs	r3, #0
 800ad56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad5a:	f7f5 fec9 	bl	8000af0 <__aeabi_dcmpeq>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	d033      	beq.n	800adca <_printf_float+0x266>
 800ad62:	2301      	movs	r3, #1
 800ad64:	4a36      	ldr	r2, [pc, #216]	@ (800ae40 <_printf_float+0x2dc>)
 800ad66:	4631      	mov	r1, r6
 800ad68:	4628      	mov	r0, r5
 800ad6a:	47b8      	blx	r7
 800ad6c:	3001      	adds	r0, #1
 800ad6e:	f43f af54 	beq.w	800ac1a <_printf_float+0xb6>
 800ad72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ad76:	4543      	cmp	r3, r8
 800ad78:	db02      	blt.n	800ad80 <_printf_float+0x21c>
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	07d8      	lsls	r0, r3, #31
 800ad7e:	d50f      	bpl.n	800ada0 <_printf_float+0x23c>
 800ad80:	4631      	mov	r1, r6
 800ad82:	4628      	mov	r0, r5
 800ad84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad88:	47b8      	blx	r7
 800ad8a:	3001      	adds	r0, #1
 800ad8c:	f43f af45 	beq.w	800ac1a <_printf_float+0xb6>
 800ad90:	f04f 0900 	mov.w	r9, #0
 800ad94:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad98:	f104 0a1a 	add.w	sl, r4, #26
 800ad9c:	45c8      	cmp	r8, r9
 800ad9e:	dc09      	bgt.n	800adb4 <_printf_float+0x250>
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	079b      	lsls	r3, r3, #30
 800ada4:	f100 8103 	bmi.w	800afae <_printf_float+0x44a>
 800ada8:	68e0      	ldr	r0, [r4, #12]
 800adaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adac:	4298      	cmp	r0, r3
 800adae:	bfb8      	it	lt
 800adb0:	4618      	movlt	r0, r3
 800adb2:	e734      	b.n	800ac1e <_printf_float+0xba>
 800adb4:	2301      	movs	r3, #1
 800adb6:	4652      	mov	r2, sl
 800adb8:	4631      	mov	r1, r6
 800adba:	4628      	mov	r0, r5
 800adbc:	47b8      	blx	r7
 800adbe:	3001      	adds	r0, #1
 800adc0:	f43f af2b 	beq.w	800ac1a <_printf_float+0xb6>
 800adc4:	f109 0901 	add.w	r9, r9, #1
 800adc8:	e7e8      	b.n	800ad9c <_printf_float+0x238>
 800adca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adcc:	2b00      	cmp	r3, #0
 800adce:	dc39      	bgt.n	800ae44 <_printf_float+0x2e0>
 800add0:	2301      	movs	r3, #1
 800add2:	4a1b      	ldr	r2, [pc, #108]	@ (800ae40 <_printf_float+0x2dc>)
 800add4:	4631      	mov	r1, r6
 800add6:	4628      	mov	r0, r5
 800add8:	47b8      	blx	r7
 800adda:	3001      	adds	r0, #1
 800addc:	f43f af1d 	beq.w	800ac1a <_printf_float+0xb6>
 800ade0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ade4:	ea59 0303 	orrs.w	r3, r9, r3
 800ade8:	d102      	bne.n	800adf0 <_printf_float+0x28c>
 800adea:	6823      	ldr	r3, [r4, #0]
 800adec:	07d9      	lsls	r1, r3, #31
 800adee:	d5d7      	bpl.n	800ada0 <_printf_float+0x23c>
 800adf0:	4631      	mov	r1, r6
 800adf2:	4628      	mov	r0, r5
 800adf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adf8:	47b8      	blx	r7
 800adfa:	3001      	adds	r0, #1
 800adfc:	f43f af0d 	beq.w	800ac1a <_printf_float+0xb6>
 800ae00:	f04f 0a00 	mov.w	sl, #0
 800ae04:	f104 0b1a 	add.w	fp, r4, #26
 800ae08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae0a:	425b      	negs	r3, r3
 800ae0c:	4553      	cmp	r3, sl
 800ae0e:	dc01      	bgt.n	800ae14 <_printf_float+0x2b0>
 800ae10:	464b      	mov	r3, r9
 800ae12:	e793      	b.n	800ad3c <_printf_float+0x1d8>
 800ae14:	2301      	movs	r3, #1
 800ae16:	465a      	mov	r2, fp
 800ae18:	4631      	mov	r1, r6
 800ae1a:	4628      	mov	r0, r5
 800ae1c:	47b8      	blx	r7
 800ae1e:	3001      	adds	r0, #1
 800ae20:	f43f aefb 	beq.w	800ac1a <_printf_float+0xb6>
 800ae24:	f10a 0a01 	add.w	sl, sl, #1
 800ae28:	e7ee      	b.n	800ae08 <_printf_float+0x2a4>
 800ae2a:	bf00      	nop
 800ae2c:	7fefffff 	.word	0x7fefffff
 800ae30:	0800f22c 	.word	0x0800f22c
 800ae34:	0800f230 	.word	0x0800f230
 800ae38:	0800f234 	.word	0x0800f234
 800ae3c:	0800f238 	.word	0x0800f238
 800ae40:	0800f23c 	.word	0x0800f23c
 800ae44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae4a:	4553      	cmp	r3, sl
 800ae4c:	bfa8      	it	ge
 800ae4e:	4653      	movge	r3, sl
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	4699      	mov	r9, r3
 800ae54:	dc36      	bgt.n	800aec4 <_printf_float+0x360>
 800ae56:	f04f 0b00 	mov.w	fp, #0
 800ae5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae5e:	f104 021a 	add.w	r2, r4, #26
 800ae62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ae64:	9306      	str	r3, [sp, #24]
 800ae66:	eba3 0309 	sub.w	r3, r3, r9
 800ae6a:	455b      	cmp	r3, fp
 800ae6c:	dc31      	bgt.n	800aed2 <_printf_float+0x36e>
 800ae6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae70:	459a      	cmp	sl, r3
 800ae72:	dc3a      	bgt.n	800aeea <_printf_float+0x386>
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	07da      	lsls	r2, r3, #31
 800ae78:	d437      	bmi.n	800aeea <_printf_float+0x386>
 800ae7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae7c:	ebaa 0903 	sub.w	r9, sl, r3
 800ae80:	9b06      	ldr	r3, [sp, #24]
 800ae82:	ebaa 0303 	sub.w	r3, sl, r3
 800ae86:	4599      	cmp	r9, r3
 800ae88:	bfa8      	it	ge
 800ae8a:	4699      	movge	r9, r3
 800ae8c:	f1b9 0f00 	cmp.w	r9, #0
 800ae90:	dc33      	bgt.n	800aefa <_printf_float+0x396>
 800ae92:	f04f 0800 	mov.w	r8, #0
 800ae96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ae9a:	f104 0b1a 	add.w	fp, r4, #26
 800ae9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aea0:	ebaa 0303 	sub.w	r3, sl, r3
 800aea4:	eba3 0309 	sub.w	r3, r3, r9
 800aea8:	4543      	cmp	r3, r8
 800aeaa:	f77f af79 	ble.w	800ada0 <_printf_float+0x23c>
 800aeae:	2301      	movs	r3, #1
 800aeb0:	465a      	mov	r2, fp
 800aeb2:	4631      	mov	r1, r6
 800aeb4:	4628      	mov	r0, r5
 800aeb6:	47b8      	blx	r7
 800aeb8:	3001      	adds	r0, #1
 800aeba:	f43f aeae 	beq.w	800ac1a <_printf_float+0xb6>
 800aebe:	f108 0801 	add.w	r8, r8, #1
 800aec2:	e7ec      	b.n	800ae9e <_printf_float+0x33a>
 800aec4:	4642      	mov	r2, r8
 800aec6:	4631      	mov	r1, r6
 800aec8:	4628      	mov	r0, r5
 800aeca:	47b8      	blx	r7
 800aecc:	3001      	adds	r0, #1
 800aece:	d1c2      	bne.n	800ae56 <_printf_float+0x2f2>
 800aed0:	e6a3      	b.n	800ac1a <_printf_float+0xb6>
 800aed2:	2301      	movs	r3, #1
 800aed4:	4631      	mov	r1, r6
 800aed6:	4628      	mov	r0, r5
 800aed8:	9206      	str	r2, [sp, #24]
 800aeda:	47b8      	blx	r7
 800aedc:	3001      	adds	r0, #1
 800aede:	f43f ae9c 	beq.w	800ac1a <_printf_float+0xb6>
 800aee2:	f10b 0b01 	add.w	fp, fp, #1
 800aee6:	9a06      	ldr	r2, [sp, #24]
 800aee8:	e7bb      	b.n	800ae62 <_printf_float+0x2fe>
 800aeea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aeee:	4631      	mov	r1, r6
 800aef0:	4628      	mov	r0, r5
 800aef2:	47b8      	blx	r7
 800aef4:	3001      	adds	r0, #1
 800aef6:	d1c0      	bne.n	800ae7a <_printf_float+0x316>
 800aef8:	e68f      	b.n	800ac1a <_printf_float+0xb6>
 800aefa:	9a06      	ldr	r2, [sp, #24]
 800aefc:	464b      	mov	r3, r9
 800aefe:	4631      	mov	r1, r6
 800af00:	4628      	mov	r0, r5
 800af02:	4442      	add	r2, r8
 800af04:	47b8      	blx	r7
 800af06:	3001      	adds	r0, #1
 800af08:	d1c3      	bne.n	800ae92 <_printf_float+0x32e>
 800af0a:	e686      	b.n	800ac1a <_printf_float+0xb6>
 800af0c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af10:	f1ba 0f01 	cmp.w	sl, #1
 800af14:	dc01      	bgt.n	800af1a <_printf_float+0x3b6>
 800af16:	07db      	lsls	r3, r3, #31
 800af18:	d536      	bpl.n	800af88 <_printf_float+0x424>
 800af1a:	2301      	movs	r3, #1
 800af1c:	4642      	mov	r2, r8
 800af1e:	4631      	mov	r1, r6
 800af20:	4628      	mov	r0, r5
 800af22:	47b8      	blx	r7
 800af24:	3001      	adds	r0, #1
 800af26:	f43f ae78 	beq.w	800ac1a <_printf_float+0xb6>
 800af2a:	4631      	mov	r1, r6
 800af2c:	4628      	mov	r0, r5
 800af2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af32:	47b8      	blx	r7
 800af34:	3001      	adds	r0, #1
 800af36:	f43f ae70 	beq.w	800ac1a <_printf_float+0xb6>
 800af3a:	2200      	movs	r2, #0
 800af3c:	2300      	movs	r3, #0
 800af3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af46:	f7f5 fdd3 	bl	8000af0 <__aeabi_dcmpeq>
 800af4a:	b9c0      	cbnz	r0, 800af7e <_printf_float+0x41a>
 800af4c:	4653      	mov	r3, sl
 800af4e:	f108 0201 	add.w	r2, r8, #1
 800af52:	4631      	mov	r1, r6
 800af54:	4628      	mov	r0, r5
 800af56:	47b8      	blx	r7
 800af58:	3001      	adds	r0, #1
 800af5a:	d10c      	bne.n	800af76 <_printf_float+0x412>
 800af5c:	e65d      	b.n	800ac1a <_printf_float+0xb6>
 800af5e:	2301      	movs	r3, #1
 800af60:	465a      	mov	r2, fp
 800af62:	4631      	mov	r1, r6
 800af64:	4628      	mov	r0, r5
 800af66:	47b8      	blx	r7
 800af68:	3001      	adds	r0, #1
 800af6a:	f43f ae56 	beq.w	800ac1a <_printf_float+0xb6>
 800af6e:	f108 0801 	add.w	r8, r8, #1
 800af72:	45d0      	cmp	r8, sl
 800af74:	dbf3      	blt.n	800af5e <_printf_float+0x3fa>
 800af76:	464b      	mov	r3, r9
 800af78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800af7c:	e6df      	b.n	800ad3e <_printf_float+0x1da>
 800af7e:	f04f 0800 	mov.w	r8, #0
 800af82:	f104 0b1a 	add.w	fp, r4, #26
 800af86:	e7f4      	b.n	800af72 <_printf_float+0x40e>
 800af88:	2301      	movs	r3, #1
 800af8a:	4642      	mov	r2, r8
 800af8c:	e7e1      	b.n	800af52 <_printf_float+0x3ee>
 800af8e:	2301      	movs	r3, #1
 800af90:	464a      	mov	r2, r9
 800af92:	4631      	mov	r1, r6
 800af94:	4628      	mov	r0, r5
 800af96:	47b8      	blx	r7
 800af98:	3001      	adds	r0, #1
 800af9a:	f43f ae3e 	beq.w	800ac1a <_printf_float+0xb6>
 800af9e:	f108 0801 	add.w	r8, r8, #1
 800afa2:	68e3      	ldr	r3, [r4, #12]
 800afa4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afa6:	1a5b      	subs	r3, r3, r1
 800afa8:	4543      	cmp	r3, r8
 800afaa:	dcf0      	bgt.n	800af8e <_printf_float+0x42a>
 800afac:	e6fc      	b.n	800ada8 <_printf_float+0x244>
 800afae:	f04f 0800 	mov.w	r8, #0
 800afb2:	f104 0919 	add.w	r9, r4, #25
 800afb6:	e7f4      	b.n	800afa2 <_printf_float+0x43e>

0800afb8 <_printf_common>:
 800afb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afbc:	4616      	mov	r6, r2
 800afbe:	4698      	mov	r8, r3
 800afc0:	688a      	ldr	r2, [r1, #8]
 800afc2:	4607      	mov	r7, r0
 800afc4:	690b      	ldr	r3, [r1, #16]
 800afc6:	460c      	mov	r4, r1
 800afc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800afcc:	4293      	cmp	r3, r2
 800afce:	bfb8      	it	lt
 800afd0:	4613      	movlt	r3, r2
 800afd2:	6033      	str	r3, [r6, #0]
 800afd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800afd8:	b10a      	cbz	r2, 800afde <_printf_common+0x26>
 800afda:	3301      	adds	r3, #1
 800afdc:	6033      	str	r3, [r6, #0]
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	0699      	lsls	r1, r3, #26
 800afe2:	bf42      	ittt	mi
 800afe4:	6833      	ldrmi	r3, [r6, #0]
 800afe6:	3302      	addmi	r3, #2
 800afe8:	6033      	strmi	r3, [r6, #0]
 800afea:	6825      	ldr	r5, [r4, #0]
 800afec:	f015 0506 	ands.w	r5, r5, #6
 800aff0:	d106      	bne.n	800b000 <_printf_common+0x48>
 800aff2:	f104 0a19 	add.w	sl, r4, #25
 800aff6:	68e3      	ldr	r3, [r4, #12]
 800aff8:	6832      	ldr	r2, [r6, #0]
 800affa:	1a9b      	subs	r3, r3, r2
 800affc:	42ab      	cmp	r3, r5
 800affe:	dc2b      	bgt.n	800b058 <_printf_common+0xa0>
 800b000:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b004:	6822      	ldr	r2, [r4, #0]
 800b006:	3b00      	subs	r3, #0
 800b008:	bf18      	it	ne
 800b00a:	2301      	movne	r3, #1
 800b00c:	0692      	lsls	r2, r2, #26
 800b00e:	d430      	bmi.n	800b072 <_printf_common+0xba>
 800b010:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b014:	4641      	mov	r1, r8
 800b016:	4638      	mov	r0, r7
 800b018:	47c8      	blx	r9
 800b01a:	3001      	adds	r0, #1
 800b01c:	d023      	beq.n	800b066 <_printf_common+0xae>
 800b01e:	6823      	ldr	r3, [r4, #0]
 800b020:	341a      	adds	r4, #26
 800b022:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800b026:	f003 0306 	and.w	r3, r3, #6
 800b02a:	2b04      	cmp	r3, #4
 800b02c:	bf0a      	itet	eq
 800b02e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800b032:	2500      	movne	r5, #0
 800b034:	6833      	ldreq	r3, [r6, #0]
 800b036:	f04f 0600 	mov.w	r6, #0
 800b03a:	bf08      	it	eq
 800b03c:	1aed      	subeq	r5, r5, r3
 800b03e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b042:	bf08      	it	eq
 800b044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b048:	4293      	cmp	r3, r2
 800b04a:	bfc4      	itt	gt
 800b04c:	1a9b      	subgt	r3, r3, r2
 800b04e:	18ed      	addgt	r5, r5, r3
 800b050:	42b5      	cmp	r5, r6
 800b052:	d11a      	bne.n	800b08a <_printf_common+0xd2>
 800b054:	2000      	movs	r0, #0
 800b056:	e008      	b.n	800b06a <_printf_common+0xb2>
 800b058:	2301      	movs	r3, #1
 800b05a:	4652      	mov	r2, sl
 800b05c:	4641      	mov	r1, r8
 800b05e:	4638      	mov	r0, r7
 800b060:	47c8      	blx	r9
 800b062:	3001      	adds	r0, #1
 800b064:	d103      	bne.n	800b06e <_printf_common+0xb6>
 800b066:	f04f 30ff 	mov.w	r0, #4294967295
 800b06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b06e:	3501      	adds	r5, #1
 800b070:	e7c1      	b.n	800aff6 <_printf_common+0x3e>
 800b072:	18e1      	adds	r1, r4, r3
 800b074:	1c5a      	adds	r2, r3, #1
 800b076:	2030      	movs	r0, #48	@ 0x30
 800b078:	3302      	adds	r3, #2
 800b07a:	4422      	add	r2, r4
 800b07c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b080:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b084:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b088:	e7c2      	b.n	800b010 <_printf_common+0x58>
 800b08a:	2301      	movs	r3, #1
 800b08c:	4622      	mov	r2, r4
 800b08e:	4641      	mov	r1, r8
 800b090:	4638      	mov	r0, r7
 800b092:	47c8      	blx	r9
 800b094:	3001      	adds	r0, #1
 800b096:	d0e6      	beq.n	800b066 <_printf_common+0xae>
 800b098:	3601      	adds	r6, #1
 800b09a:	e7d9      	b.n	800b050 <_printf_common+0x98>

0800b09c <_printf_i>:
 800b09c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a0:	7e0f      	ldrb	r7, [r1, #24]
 800b0a2:	4691      	mov	r9, r2
 800b0a4:	4680      	mov	r8, r0
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	2f78      	cmp	r7, #120	@ 0x78
 800b0aa:	469a      	mov	sl, r3
 800b0ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b0ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b0b2:	d807      	bhi.n	800b0c4 <_printf_i+0x28>
 800b0b4:	2f62      	cmp	r7, #98	@ 0x62
 800b0b6:	d80a      	bhi.n	800b0ce <_printf_i+0x32>
 800b0b8:	2f00      	cmp	r7, #0
 800b0ba:	f000 80d2 	beq.w	800b262 <_printf_i+0x1c6>
 800b0be:	2f58      	cmp	r7, #88	@ 0x58
 800b0c0:	f000 80b9 	beq.w	800b236 <_printf_i+0x19a>
 800b0c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b0cc:	e03a      	b.n	800b144 <_printf_i+0xa8>
 800b0ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b0d2:	2b15      	cmp	r3, #21
 800b0d4:	d8f6      	bhi.n	800b0c4 <_printf_i+0x28>
 800b0d6:	a101      	add	r1, pc, #4	@ (adr r1, 800b0dc <_printf_i+0x40>)
 800b0d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0dc:	0800b135 	.word	0x0800b135
 800b0e0:	0800b149 	.word	0x0800b149
 800b0e4:	0800b0c5 	.word	0x0800b0c5
 800b0e8:	0800b0c5 	.word	0x0800b0c5
 800b0ec:	0800b0c5 	.word	0x0800b0c5
 800b0f0:	0800b0c5 	.word	0x0800b0c5
 800b0f4:	0800b149 	.word	0x0800b149
 800b0f8:	0800b0c5 	.word	0x0800b0c5
 800b0fc:	0800b0c5 	.word	0x0800b0c5
 800b100:	0800b0c5 	.word	0x0800b0c5
 800b104:	0800b0c5 	.word	0x0800b0c5
 800b108:	0800b249 	.word	0x0800b249
 800b10c:	0800b173 	.word	0x0800b173
 800b110:	0800b203 	.word	0x0800b203
 800b114:	0800b0c5 	.word	0x0800b0c5
 800b118:	0800b0c5 	.word	0x0800b0c5
 800b11c:	0800b26b 	.word	0x0800b26b
 800b120:	0800b0c5 	.word	0x0800b0c5
 800b124:	0800b173 	.word	0x0800b173
 800b128:	0800b0c5 	.word	0x0800b0c5
 800b12c:	0800b0c5 	.word	0x0800b0c5
 800b130:	0800b20b 	.word	0x0800b20b
 800b134:	6833      	ldr	r3, [r6, #0]
 800b136:	1d1a      	adds	r2, r3, #4
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	6032      	str	r2, [r6, #0]
 800b13c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b140:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b144:	2301      	movs	r3, #1
 800b146:	e09d      	b.n	800b284 <_printf_i+0x1e8>
 800b148:	6833      	ldr	r3, [r6, #0]
 800b14a:	6820      	ldr	r0, [r4, #0]
 800b14c:	1d19      	adds	r1, r3, #4
 800b14e:	6031      	str	r1, [r6, #0]
 800b150:	0606      	lsls	r6, r0, #24
 800b152:	d501      	bpl.n	800b158 <_printf_i+0xbc>
 800b154:	681d      	ldr	r5, [r3, #0]
 800b156:	e003      	b.n	800b160 <_printf_i+0xc4>
 800b158:	0645      	lsls	r5, r0, #25
 800b15a:	d5fb      	bpl.n	800b154 <_printf_i+0xb8>
 800b15c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b160:	2d00      	cmp	r5, #0
 800b162:	da03      	bge.n	800b16c <_printf_i+0xd0>
 800b164:	232d      	movs	r3, #45	@ 0x2d
 800b166:	426d      	negs	r5, r5
 800b168:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b16c:	4859      	ldr	r0, [pc, #356]	@ (800b2d4 <_printf_i+0x238>)
 800b16e:	230a      	movs	r3, #10
 800b170:	e011      	b.n	800b196 <_printf_i+0xfa>
 800b172:	6821      	ldr	r1, [r4, #0]
 800b174:	6833      	ldr	r3, [r6, #0]
 800b176:	0608      	lsls	r0, r1, #24
 800b178:	f853 5b04 	ldr.w	r5, [r3], #4
 800b17c:	d402      	bmi.n	800b184 <_printf_i+0xe8>
 800b17e:	0649      	lsls	r1, r1, #25
 800b180:	bf48      	it	mi
 800b182:	b2ad      	uxthmi	r5, r5
 800b184:	2f6f      	cmp	r7, #111	@ 0x6f
 800b186:	6033      	str	r3, [r6, #0]
 800b188:	4852      	ldr	r0, [pc, #328]	@ (800b2d4 <_printf_i+0x238>)
 800b18a:	bf14      	ite	ne
 800b18c:	230a      	movne	r3, #10
 800b18e:	2308      	moveq	r3, #8
 800b190:	2100      	movs	r1, #0
 800b192:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b196:	6866      	ldr	r6, [r4, #4]
 800b198:	2e00      	cmp	r6, #0
 800b19a:	60a6      	str	r6, [r4, #8]
 800b19c:	bfa2      	ittt	ge
 800b19e:	6821      	ldrge	r1, [r4, #0]
 800b1a0:	f021 0104 	bicge.w	r1, r1, #4
 800b1a4:	6021      	strge	r1, [r4, #0]
 800b1a6:	b90d      	cbnz	r5, 800b1ac <_printf_i+0x110>
 800b1a8:	2e00      	cmp	r6, #0
 800b1aa:	d04b      	beq.n	800b244 <_printf_i+0x1a8>
 800b1ac:	4616      	mov	r6, r2
 800b1ae:	fbb5 f1f3 	udiv	r1, r5, r3
 800b1b2:	fb03 5711 	mls	r7, r3, r1, r5
 800b1b6:	5dc7      	ldrb	r7, [r0, r7]
 800b1b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b1bc:	462f      	mov	r7, r5
 800b1be:	460d      	mov	r5, r1
 800b1c0:	42bb      	cmp	r3, r7
 800b1c2:	d9f4      	bls.n	800b1ae <_printf_i+0x112>
 800b1c4:	2b08      	cmp	r3, #8
 800b1c6:	d10b      	bne.n	800b1e0 <_printf_i+0x144>
 800b1c8:	6823      	ldr	r3, [r4, #0]
 800b1ca:	07df      	lsls	r7, r3, #31
 800b1cc:	d508      	bpl.n	800b1e0 <_printf_i+0x144>
 800b1ce:	6923      	ldr	r3, [r4, #16]
 800b1d0:	6861      	ldr	r1, [r4, #4]
 800b1d2:	4299      	cmp	r1, r3
 800b1d4:	bfde      	ittt	le
 800b1d6:	2330      	movle	r3, #48	@ 0x30
 800b1d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b1dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b1e0:	1b92      	subs	r2, r2, r6
 800b1e2:	6122      	str	r2, [r4, #16]
 800b1e4:	464b      	mov	r3, r9
 800b1e6:	aa03      	add	r2, sp, #12
 800b1e8:	4621      	mov	r1, r4
 800b1ea:	4640      	mov	r0, r8
 800b1ec:	f8cd a000 	str.w	sl, [sp]
 800b1f0:	f7ff fee2 	bl	800afb8 <_printf_common>
 800b1f4:	3001      	adds	r0, #1
 800b1f6:	d14a      	bne.n	800b28e <_printf_i+0x1f2>
 800b1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1fc:	b004      	add	sp, #16
 800b1fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b202:	6823      	ldr	r3, [r4, #0]
 800b204:	f043 0320 	orr.w	r3, r3, #32
 800b208:	6023      	str	r3, [r4, #0]
 800b20a:	2778      	movs	r7, #120	@ 0x78
 800b20c:	4832      	ldr	r0, [pc, #200]	@ (800b2d8 <_printf_i+0x23c>)
 800b20e:	6823      	ldr	r3, [r4, #0]
 800b210:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b214:	061f      	lsls	r7, r3, #24
 800b216:	6831      	ldr	r1, [r6, #0]
 800b218:	f851 5b04 	ldr.w	r5, [r1], #4
 800b21c:	d402      	bmi.n	800b224 <_printf_i+0x188>
 800b21e:	065f      	lsls	r7, r3, #25
 800b220:	bf48      	it	mi
 800b222:	b2ad      	uxthmi	r5, r5
 800b224:	6031      	str	r1, [r6, #0]
 800b226:	07d9      	lsls	r1, r3, #31
 800b228:	bf44      	itt	mi
 800b22a:	f043 0320 	orrmi.w	r3, r3, #32
 800b22e:	6023      	strmi	r3, [r4, #0]
 800b230:	b11d      	cbz	r5, 800b23a <_printf_i+0x19e>
 800b232:	2310      	movs	r3, #16
 800b234:	e7ac      	b.n	800b190 <_printf_i+0xf4>
 800b236:	4827      	ldr	r0, [pc, #156]	@ (800b2d4 <_printf_i+0x238>)
 800b238:	e7e9      	b.n	800b20e <_printf_i+0x172>
 800b23a:	6823      	ldr	r3, [r4, #0]
 800b23c:	f023 0320 	bic.w	r3, r3, #32
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	e7f6      	b.n	800b232 <_printf_i+0x196>
 800b244:	4616      	mov	r6, r2
 800b246:	e7bd      	b.n	800b1c4 <_printf_i+0x128>
 800b248:	6833      	ldr	r3, [r6, #0]
 800b24a:	6825      	ldr	r5, [r4, #0]
 800b24c:	1d18      	adds	r0, r3, #4
 800b24e:	6961      	ldr	r1, [r4, #20]
 800b250:	6030      	str	r0, [r6, #0]
 800b252:	062e      	lsls	r6, r5, #24
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	d501      	bpl.n	800b25c <_printf_i+0x1c0>
 800b258:	6019      	str	r1, [r3, #0]
 800b25a:	e002      	b.n	800b262 <_printf_i+0x1c6>
 800b25c:	0668      	lsls	r0, r5, #25
 800b25e:	d5fb      	bpl.n	800b258 <_printf_i+0x1bc>
 800b260:	8019      	strh	r1, [r3, #0]
 800b262:	2300      	movs	r3, #0
 800b264:	4616      	mov	r6, r2
 800b266:	6123      	str	r3, [r4, #16]
 800b268:	e7bc      	b.n	800b1e4 <_printf_i+0x148>
 800b26a:	6833      	ldr	r3, [r6, #0]
 800b26c:	2100      	movs	r1, #0
 800b26e:	1d1a      	adds	r2, r3, #4
 800b270:	6032      	str	r2, [r6, #0]
 800b272:	681e      	ldr	r6, [r3, #0]
 800b274:	6862      	ldr	r2, [r4, #4]
 800b276:	4630      	mov	r0, r6
 800b278:	f000 fbf9 	bl	800ba6e <memchr>
 800b27c:	b108      	cbz	r0, 800b282 <_printf_i+0x1e6>
 800b27e:	1b80      	subs	r0, r0, r6
 800b280:	6060      	str	r0, [r4, #4]
 800b282:	6863      	ldr	r3, [r4, #4]
 800b284:	6123      	str	r3, [r4, #16]
 800b286:	2300      	movs	r3, #0
 800b288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b28c:	e7aa      	b.n	800b1e4 <_printf_i+0x148>
 800b28e:	6923      	ldr	r3, [r4, #16]
 800b290:	4632      	mov	r2, r6
 800b292:	4649      	mov	r1, r9
 800b294:	4640      	mov	r0, r8
 800b296:	47d0      	blx	sl
 800b298:	3001      	adds	r0, #1
 800b29a:	d0ad      	beq.n	800b1f8 <_printf_i+0x15c>
 800b29c:	6823      	ldr	r3, [r4, #0]
 800b29e:	079b      	lsls	r3, r3, #30
 800b2a0:	d413      	bmi.n	800b2ca <_printf_i+0x22e>
 800b2a2:	68e0      	ldr	r0, [r4, #12]
 800b2a4:	9b03      	ldr	r3, [sp, #12]
 800b2a6:	4298      	cmp	r0, r3
 800b2a8:	bfb8      	it	lt
 800b2aa:	4618      	movlt	r0, r3
 800b2ac:	e7a6      	b.n	800b1fc <_printf_i+0x160>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	4632      	mov	r2, r6
 800b2b2:	4649      	mov	r1, r9
 800b2b4:	4640      	mov	r0, r8
 800b2b6:	47d0      	blx	sl
 800b2b8:	3001      	adds	r0, #1
 800b2ba:	d09d      	beq.n	800b1f8 <_printf_i+0x15c>
 800b2bc:	3501      	adds	r5, #1
 800b2be:	68e3      	ldr	r3, [r4, #12]
 800b2c0:	9903      	ldr	r1, [sp, #12]
 800b2c2:	1a5b      	subs	r3, r3, r1
 800b2c4:	42ab      	cmp	r3, r5
 800b2c6:	dcf2      	bgt.n	800b2ae <_printf_i+0x212>
 800b2c8:	e7eb      	b.n	800b2a2 <_printf_i+0x206>
 800b2ca:	2500      	movs	r5, #0
 800b2cc:	f104 0619 	add.w	r6, r4, #25
 800b2d0:	e7f5      	b.n	800b2be <_printf_i+0x222>
 800b2d2:	bf00      	nop
 800b2d4:	0800f23e 	.word	0x0800f23e
 800b2d8:	0800f24f 	.word	0x0800f24f

0800b2dc <_scanf_float>:
 800b2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e0:	b087      	sub	sp, #28
 800b2e2:	4617      	mov	r7, r2
 800b2e4:	4680      	mov	r8, r0
 800b2e6:	460c      	mov	r4, r1
 800b2e8:	9303      	str	r3, [sp, #12]
 800b2ea:	688b      	ldr	r3, [r1, #8]
 800b2ec:	1e5a      	subs	r2, r3, #1
 800b2ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b2f2:	460a      	mov	r2, r1
 800b2f4:	bf89      	itett	hi
 800b2f6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b2fa:	f04f 0b00 	movls.w	fp, #0
 800b2fe:	eb03 0b05 	addhi.w	fp, r3, r5
 800b302:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b306:	f04f 0500 	mov.w	r5, #0
 800b30a:	bf88      	it	hi
 800b30c:	608b      	strhi	r3, [r1, #8]
 800b30e:	680b      	ldr	r3, [r1, #0]
 800b310:	46aa      	mov	sl, r5
 800b312:	46a9      	mov	r9, r5
 800b314:	9502      	str	r5, [sp, #8]
 800b316:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b31a:	f842 3b1c 	str.w	r3, [r2], #28
 800b31e:	4616      	mov	r6, r2
 800b320:	9201      	str	r2, [sp, #4]
 800b322:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b326:	68a2      	ldr	r2, [r4, #8]
 800b328:	b152      	cbz	r2, 800b340 <_scanf_float+0x64>
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	2b4e      	cmp	r3, #78	@ 0x4e
 800b330:	d864      	bhi.n	800b3fc <_scanf_float+0x120>
 800b332:	2b40      	cmp	r3, #64	@ 0x40
 800b334:	d83c      	bhi.n	800b3b0 <_scanf_float+0xd4>
 800b336:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b33a:	b2c8      	uxtb	r0, r1
 800b33c:	280e      	cmp	r0, #14
 800b33e:	d93a      	bls.n	800b3b6 <_scanf_float+0xda>
 800b340:	f1b9 0f00 	cmp.w	r9, #0
 800b344:	d003      	beq.n	800b34e <_scanf_float+0x72>
 800b346:	6823      	ldr	r3, [r4, #0]
 800b348:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b34c:	6023      	str	r3, [r4, #0]
 800b34e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b352:	f1ba 0f01 	cmp.w	sl, #1
 800b356:	f200 8117 	bhi.w	800b588 <_scanf_float+0x2ac>
 800b35a:	9b01      	ldr	r3, [sp, #4]
 800b35c:	429e      	cmp	r6, r3
 800b35e:	f200 8108 	bhi.w	800b572 <_scanf_float+0x296>
 800b362:	2001      	movs	r0, #1
 800b364:	b007      	add	sp, #28
 800b366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b36a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b36e:	2a0d      	cmp	r2, #13
 800b370:	d8e6      	bhi.n	800b340 <_scanf_float+0x64>
 800b372:	a101      	add	r1, pc, #4	@ (adr r1, 800b378 <_scanf_float+0x9c>)
 800b374:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b378:	0800b4bf 	.word	0x0800b4bf
 800b37c:	0800b341 	.word	0x0800b341
 800b380:	0800b341 	.word	0x0800b341
 800b384:	0800b341 	.word	0x0800b341
 800b388:	0800b51f 	.word	0x0800b51f
 800b38c:	0800b4f7 	.word	0x0800b4f7
 800b390:	0800b341 	.word	0x0800b341
 800b394:	0800b341 	.word	0x0800b341
 800b398:	0800b4cd 	.word	0x0800b4cd
 800b39c:	0800b341 	.word	0x0800b341
 800b3a0:	0800b341 	.word	0x0800b341
 800b3a4:	0800b341 	.word	0x0800b341
 800b3a8:	0800b341 	.word	0x0800b341
 800b3ac:	0800b485 	.word	0x0800b485
 800b3b0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b3b4:	e7db      	b.n	800b36e <_scanf_float+0x92>
 800b3b6:	290e      	cmp	r1, #14
 800b3b8:	d8c2      	bhi.n	800b340 <_scanf_float+0x64>
 800b3ba:	a001      	add	r0, pc, #4	@ (adr r0, 800b3c0 <_scanf_float+0xe4>)
 800b3bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b3c0:	0800b475 	.word	0x0800b475
 800b3c4:	0800b341 	.word	0x0800b341
 800b3c8:	0800b475 	.word	0x0800b475
 800b3cc:	0800b50b 	.word	0x0800b50b
 800b3d0:	0800b341 	.word	0x0800b341
 800b3d4:	0800b41d 	.word	0x0800b41d
 800b3d8:	0800b45b 	.word	0x0800b45b
 800b3dc:	0800b45b 	.word	0x0800b45b
 800b3e0:	0800b45b 	.word	0x0800b45b
 800b3e4:	0800b45b 	.word	0x0800b45b
 800b3e8:	0800b45b 	.word	0x0800b45b
 800b3ec:	0800b45b 	.word	0x0800b45b
 800b3f0:	0800b45b 	.word	0x0800b45b
 800b3f4:	0800b45b 	.word	0x0800b45b
 800b3f8:	0800b45b 	.word	0x0800b45b
 800b3fc:	2b6e      	cmp	r3, #110	@ 0x6e
 800b3fe:	d809      	bhi.n	800b414 <_scanf_float+0x138>
 800b400:	2b60      	cmp	r3, #96	@ 0x60
 800b402:	d8b2      	bhi.n	800b36a <_scanf_float+0x8e>
 800b404:	2b54      	cmp	r3, #84	@ 0x54
 800b406:	d07b      	beq.n	800b500 <_scanf_float+0x224>
 800b408:	2b59      	cmp	r3, #89	@ 0x59
 800b40a:	d199      	bne.n	800b340 <_scanf_float+0x64>
 800b40c:	2d07      	cmp	r5, #7
 800b40e:	d197      	bne.n	800b340 <_scanf_float+0x64>
 800b410:	2508      	movs	r5, #8
 800b412:	e02c      	b.n	800b46e <_scanf_float+0x192>
 800b414:	2b74      	cmp	r3, #116	@ 0x74
 800b416:	d073      	beq.n	800b500 <_scanf_float+0x224>
 800b418:	2b79      	cmp	r3, #121	@ 0x79
 800b41a:	e7f6      	b.n	800b40a <_scanf_float+0x12e>
 800b41c:	6821      	ldr	r1, [r4, #0]
 800b41e:	05c8      	lsls	r0, r1, #23
 800b420:	d51b      	bpl.n	800b45a <_scanf_float+0x17e>
 800b422:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b426:	f109 0901 	add.w	r9, r9, #1
 800b42a:	6021      	str	r1, [r4, #0]
 800b42c:	f1bb 0f00 	cmp.w	fp, #0
 800b430:	d003      	beq.n	800b43a <_scanf_float+0x15e>
 800b432:	3201      	adds	r2, #1
 800b434:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b438:	60a2      	str	r2, [r4, #8]
 800b43a:	68a3      	ldr	r3, [r4, #8]
 800b43c:	3b01      	subs	r3, #1
 800b43e:	60a3      	str	r3, [r4, #8]
 800b440:	6923      	ldr	r3, [r4, #16]
 800b442:	3301      	adds	r3, #1
 800b444:	6123      	str	r3, [r4, #16]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	3b01      	subs	r3, #1
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	607b      	str	r3, [r7, #4]
 800b44e:	f340 8087 	ble.w	800b560 <_scanf_float+0x284>
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	3301      	adds	r3, #1
 800b456:	603b      	str	r3, [r7, #0]
 800b458:	e765      	b.n	800b326 <_scanf_float+0x4a>
 800b45a:	eb1a 0105 	adds.w	r1, sl, r5
 800b45e:	f47f af6f 	bne.w	800b340 <_scanf_float+0x64>
 800b462:	6822      	ldr	r2, [r4, #0]
 800b464:	460d      	mov	r5, r1
 800b466:	468a      	mov	sl, r1
 800b468:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b46c:	6022      	str	r2, [r4, #0]
 800b46e:	f806 3b01 	strb.w	r3, [r6], #1
 800b472:	e7e2      	b.n	800b43a <_scanf_float+0x15e>
 800b474:	6822      	ldr	r2, [r4, #0]
 800b476:	0610      	lsls	r0, r2, #24
 800b478:	f57f af62 	bpl.w	800b340 <_scanf_float+0x64>
 800b47c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b480:	6022      	str	r2, [r4, #0]
 800b482:	e7f4      	b.n	800b46e <_scanf_float+0x192>
 800b484:	f1ba 0f00 	cmp.w	sl, #0
 800b488:	d10e      	bne.n	800b4a8 <_scanf_float+0x1cc>
 800b48a:	f1b9 0f00 	cmp.w	r9, #0
 800b48e:	d10e      	bne.n	800b4ae <_scanf_float+0x1d2>
 800b490:	6822      	ldr	r2, [r4, #0]
 800b492:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b496:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b49a:	d108      	bne.n	800b4ae <_scanf_float+0x1d2>
 800b49c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b4a0:	f04f 0a01 	mov.w	sl, #1
 800b4a4:	6022      	str	r2, [r4, #0]
 800b4a6:	e7e2      	b.n	800b46e <_scanf_float+0x192>
 800b4a8:	f1ba 0f02 	cmp.w	sl, #2
 800b4ac:	d055      	beq.n	800b55a <_scanf_float+0x27e>
 800b4ae:	2d01      	cmp	r5, #1
 800b4b0:	d002      	beq.n	800b4b8 <_scanf_float+0x1dc>
 800b4b2:	2d04      	cmp	r5, #4
 800b4b4:	f47f af44 	bne.w	800b340 <_scanf_float+0x64>
 800b4b8:	3501      	adds	r5, #1
 800b4ba:	b2ed      	uxtb	r5, r5
 800b4bc:	e7d7      	b.n	800b46e <_scanf_float+0x192>
 800b4be:	f1ba 0f01 	cmp.w	sl, #1
 800b4c2:	f47f af3d 	bne.w	800b340 <_scanf_float+0x64>
 800b4c6:	f04f 0a02 	mov.w	sl, #2
 800b4ca:	e7d0      	b.n	800b46e <_scanf_float+0x192>
 800b4cc:	b97d      	cbnz	r5, 800b4ee <_scanf_float+0x212>
 800b4ce:	f1b9 0f00 	cmp.w	r9, #0
 800b4d2:	f47f af38 	bne.w	800b346 <_scanf_float+0x6a>
 800b4d6:	6822      	ldr	r2, [r4, #0]
 800b4d8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b4dc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b4e0:	f040 8107 	bne.w	800b6f2 <_scanf_float+0x416>
 800b4e4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b4e8:	2501      	movs	r5, #1
 800b4ea:	6022      	str	r2, [r4, #0]
 800b4ec:	e7bf      	b.n	800b46e <_scanf_float+0x192>
 800b4ee:	2d03      	cmp	r5, #3
 800b4f0:	d0e2      	beq.n	800b4b8 <_scanf_float+0x1dc>
 800b4f2:	2d05      	cmp	r5, #5
 800b4f4:	e7de      	b.n	800b4b4 <_scanf_float+0x1d8>
 800b4f6:	2d02      	cmp	r5, #2
 800b4f8:	f47f af22 	bne.w	800b340 <_scanf_float+0x64>
 800b4fc:	2503      	movs	r5, #3
 800b4fe:	e7b6      	b.n	800b46e <_scanf_float+0x192>
 800b500:	2d06      	cmp	r5, #6
 800b502:	f47f af1d 	bne.w	800b340 <_scanf_float+0x64>
 800b506:	2507      	movs	r5, #7
 800b508:	e7b1      	b.n	800b46e <_scanf_float+0x192>
 800b50a:	6822      	ldr	r2, [r4, #0]
 800b50c:	0591      	lsls	r1, r2, #22
 800b50e:	f57f af17 	bpl.w	800b340 <_scanf_float+0x64>
 800b512:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b516:	f8cd 9008 	str.w	r9, [sp, #8]
 800b51a:	6022      	str	r2, [r4, #0]
 800b51c:	e7a7      	b.n	800b46e <_scanf_float+0x192>
 800b51e:	6822      	ldr	r2, [r4, #0]
 800b520:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b524:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b528:	d006      	beq.n	800b538 <_scanf_float+0x25c>
 800b52a:	0550      	lsls	r0, r2, #21
 800b52c:	f57f af08 	bpl.w	800b340 <_scanf_float+0x64>
 800b530:	f1b9 0f00 	cmp.w	r9, #0
 800b534:	f000 80dd 	beq.w	800b6f2 <_scanf_float+0x416>
 800b538:	0591      	lsls	r1, r2, #22
 800b53a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b53e:	bf58      	it	pl
 800b540:	9902      	ldrpl	r1, [sp, #8]
 800b542:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b546:	bf58      	it	pl
 800b548:	eba9 0101 	subpl.w	r1, r9, r1
 800b54c:	6022      	str	r2, [r4, #0]
 800b54e:	f04f 0900 	mov.w	r9, #0
 800b552:	bf58      	it	pl
 800b554:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b558:	e789      	b.n	800b46e <_scanf_float+0x192>
 800b55a:	f04f 0a03 	mov.w	sl, #3
 800b55e:	e786      	b.n	800b46e <_scanf_float+0x192>
 800b560:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b564:	4639      	mov	r1, r7
 800b566:	4640      	mov	r0, r8
 800b568:	4798      	blx	r3
 800b56a:	2800      	cmp	r0, #0
 800b56c:	f43f aedb 	beq.w	800b326 <_scanf_float+0x4a>
 800b570:	e6e6      	b.n	800b340 <_scanf_float+0x64>
 800b572:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b576:	463a      	mov	r2, r7
 800b578:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b57c:	4640      	mov	r0, r8
 800b57e:	4798      	blx	r3
 800b580:	6923      	ldr	r3, [r4, #16]
 800b582:	3b01      	subs	r3, #1
 800b584:	6123      	str	r3, [r4, #16]
 800b586:	e6e8      	b.n	800b35a <_scanf_float+0x7e>
 800b588:	1e6b      	subs	r3, r5, #1
 800b58a:	2b06      	cmp	r3, #6
 800b58c:	d824      	bhi.n	800b5d8 <_scanf_float+0x2fc>
 800b58e:	2d02      	cmp	r5, #2
 800b590:	d836      	bhi.n	800b600 <_scanf_float+0x324>
 800b592:	9b01      	ldr	r3, [sp, #4]
 800b594:	429e      	cmp	r6, r3
 800b596:	f67f aee4 	bls.w	800b362 <_scanf_float+0x86>
 800b59a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b59e:	463a      	mov	r2, r7
 800b5a0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b5a4:	4640      	mov	r0, r8
 800b5a6:	4798      	blx	r3
 800b5a8:	6923      	ldr	r3, [r4, #16]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	6123      	str	r3, [r4, #16]
 800b5ae:	e7f0      	b.n	800b592 <_scanf_float+0x2b6>
 800b5b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b5b4:	463a      	mov	r2, r7
 800b5b6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b5ba:	4640      	mov	r0, r8
 800b5bc:	4798      	blx	r3
 800b5be:	6923      	ldr	r3, [r4, #16]
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	6123      	str	r3, [r4, #16]
 800b5c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b5c8:	fa5f fa8a 	uxtb.w	sl, sl
 800b5cc:	f1ba 0f02 	cmp.w	sl, #2
 800b5d0:	d1ee      	bne.n	800b5b0 <_scanf_float+0x2d4>
 800b5d2:	3d03      	subs	r5, #3
 800b5d4:	b2ed      	uxtb	r5, r5
 800b5d6:	1b76      	subs	r6, r6, r5
 800b5d8:	6823      	ldr	r3, [r4, #0]
 800b5da:	05da      	lsls	r2, r3, #23
 800b5dc:	d52f      	bpl.n	800b63e <_scanf_float+0x362>
 800b5de:	055b      	lsls	r3, r3, #21
 800b5e0:	d511      	bpl.n	800b606 <_scanf_float+0x32a>
 800b5e2:	9b01      	ldr	r3, [sp, #4]
 800b5e4:	429e      	cmp	r6, r3
 800b5e6:	f67f aebc 	bls.w	800b362 <_scanf_float+0x86>
 800b5ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b5ee:	463a      	mov	r2, r7
 800b5f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b5f4:	4640      	mov	r0, r8
 800b5f6:	4798      	blx	r3
 800b5f8:	6923      	ldr	r3, [r4, #16]
 800b5fa:	3b01      	subs	r3, #1
 800b5fc:	6123      	str	r3, [r4, #16]
 800b5fe:	e7f0      	b.n	800b5e2 <_scanf_float+0x306>
 800b600:	46aa      	mov	sl, r5
 800b602:	46b3      	mov	fp, r6
 800b604:	e7de      	b.n	800b5c4 <_scanf_float+0x2e8>
 800b606:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b60a:	1e75      	subs	r5, r6, #1
 800b60c:	6923      	ldr	r3, [r4, #16]
 800b60e:	2965      	cmp	r1, #101	@ 0x65
 800b610:	f103 33ff 	add.w	r3, r3, #4294967295
 800b614:	6123      	str	r3, [r4, #16]
 800b616:	d00c      	beq.n	800b632 <_scanf_float+0x356>
 800b618:	2945      	cmp	r1, #69	@ 0x45
 800b61a:	d00a      	beq.n	800b632 <_scanf_float+0x356>
 800b61c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b620:	463a      	mov	r2, r7
 800b622:	4640      	mov	r0, r8
 800b624:	1eb5      	subs	r5, r6, #2
 800b626:	4798      	blx	r3
 800b628:	6923      	ldr	r3, [r4, #16]
 800b62a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b62e:	3b01      	subs	r3, #1
 800b630:	6123      	str	r3, [r4, #16]
 800b632:	462e      	mov	r6, r5
 800b634:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b638:	463a      	mov	r2, r7
 800b63a:	4640      	mov	r0, r8
 800b63c:	4798      	blx	r3
 800b63e:	6822      	ldr	r2, [r4, #0]
 800b640:	f012 0210 	ands.w	r2, r2, #16
 800b644:	d001      	beq.n	800b64a <_scanf_float+0x36e>
 800b646:	2000      	movs	r0, #0
 800b648:	e68c      	b.n	800b364 <_scanf_float+0x88>
 800b64a:	7032      	strb	r2, [r6, #0]
 800b64c:	6823      	ldr	r3, [r4, #0]
 800b64e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b656:	d11c      	bne.n	800b692 <_scanf_float+0x3b6>
 800b658:	9b02      	ldr	r3, [sp, #8]
 800b65a:	454b      	cmp	r3, r9
 800b65c:	eba3 0209 	sub.w	r2, r3, r9
 800b660:	d123      	bne.n	800b6aa <_scanf_float+0x3ce>
 800b662:	2200      	movs	r2, #0
 800b664:	9901      	ldr	r1, [sp, #4]
 800b666:	4640      	mov	r0, r8
 800b668:	f002 fc2a 	bl	800dec0 <_strtod_r>
 800b66c:	6821      	ldr	r1, [r4, #0]
 800b66e:	9b03      	ldr	r3, [sp, #12]
 800b670:	f011 0f02 	tst.w	r1, #2
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	ec57 6b10 	vmov	r6, r7, d0
 800b67a:	f103 0204 	add.w	r2, r3, #4
 800b67e:	d01f      	beq.n	800b6c0 <_scanf_float+0x3e4>
 800b680:	9903      	ldr	r1, [sp, #12]
 800b682:	600a      	str	r2, [r1, #0]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	e9c3 6700 	strd	r6, r7, [r3]
 800b68a:	68e3      	ldr	r3, [r4, #12]
 800b68c:	3301      	adds	r3, #1
 800b68e:	60e3      	str	r3, [r4, #12]
 800b690:	e7d9      	b.n	800b646 <_scanf_float+0x36a>
 800b692:	9b04      	ldr	r3, [sp, #16]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d0e4      	beq.n	800b662 <_scanf_float+0x386>
 800b698:	9905      	ldr	r1, [sp, #20]
 800b69a:	230a      	movs	r3, #10
 800b69c:	4640      	mov	r0, r8
 800b69e:	3101      	adds	r1, #1
 800b6a0:	f002 fc8e 	bl	800dfc0 <_strtol_r>
 800b6a4:	9b04      	ldr	r3, [sp, #16]
 800b6a6:	9e05      	ldr	r6, [sp, #20]
 800b6a8:	1ac2      	subs	r2, r0, r3
 800b6aa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b6ae:	4912      	ldr	r1, [pc, #72]	@ (800b6f8 <_scanf_float+0x41c>)
 800b6b0:	429e      	cmp	r6, r3
 800b6b2:	bf28      	it	cs
 800b6b4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	f000 f8f5 	bl	800b8a8 <siprintf>
 800b6be:	e7d0      	b.n	800b662 <_scanf_float+0x386>
 800b6c0:	f011 0f04 	tst.w	r1, #4
 800b6c4:	9903      	ldr	r1, [sp, #12]
 800b6c6:	600a      	str	r2, [r1, #0]
 800b6c8:	d1dc      	bne.n	800b684 <_scanf_float+0x3a8>
 800b6ca:	681d      	ldr	r5, [r3, #0]
 800b6cc:	4632      	mov	r2, r6
 800b6ce:	463b      	mov	r3, r7
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	4639      	mov	r1, r7
 800b6d4:	f7f5 fa3e 	bl	8000b54 <__aeabi_dcmpun>
 800b6d8:	b128      	cbz	r0, 800b6e6 <_scanf_float+0x40a>
 800b6da:	4808      	ldr	r0, [pc, #32]	@ (800b6fc <_scanf_float+0x420>)
 800b6dc:	f000 f9d6 	bl	800ba8c <nanf>
 800b6e0:	ed85 0a00 	vstr	s0, [r5]
 800b6e4:	e7d1      	b.n	800b68a <_scanf_float+0x3ae>
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	4639      	mov	r1, r7
 800b6ea:	f7f5 fa91 	bl	8000c10 <__aeabi_d2f>
 800b6ee:	6028      	str	r0, [r5, #0]
 800b6f0:	e7cb      	b.n	800b68a <_scanf_float+0x3ae>
 800b6f2:	f04f 0900 	mov.w	r9, #0
 800b6f6:	e62a      	b.n	800b34e <_scanf_float+0x72>
 800b6f8:	0800f260 	.word	0x0800f260
 800b6fc:	0800f5f5 	.word	0x0800f5f5

0800b700 <std>:
 800b700:	2300      	movs	r3, #0
 800b702:	b510      	push	{r4, lr}
 800b704:	4604      	mov	r4, r0
 800b706:	6083      	str	r3, [r0, #8]
 800b708:	8181      	strh	r1, [r0, #12]
 800b70a:	4619      	mov	r1, r3
 800b70c:	6643      	str	r3, [r0, #100]	@ 0x64
 800b70e:	81c2      	strh	r2, [r0, #14]
 800b710:	2208      	movs	r2, #8
 800b712:	6183      	str	r3, [r0, #24]
 800b714:	e9c0 3300 	strd	r3, r3, [r0]
 800b718:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b71c:	305c      	adds	r0, #92	@ 0x5c
 800b71e:	f000 f926 	bl	800b96e <memset>
 800b722:	4b0d      	ldr	r3, [pc, #52]	@ (800b758 <std+0x58>)
 800b724:	6224      	str	r4, [r4, #32]
 800b726:	6263      	str	r3, [r4, #36]	@ 0x24
 800b728:	4b0c      	ldr	r3, [pc, #48]	@ (800b75c <std+0x5c>)
 800b72a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b72c:	4b0c      	ldr	r3, [pc, #48]	@ (800b760 <std+0x60>)
 800b72e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b730:	4b0c      	ldr	r3, [pc, #48]	@ (800b764 <std+0x64>)
 800b732:	6323      	str	r3, [r4, #48]	@ 0x30
 800b734:	4b0c      	ldr	r3, [pc, #48]	@ (800b768 <std+0x68>)
 800b736:	429c      	cmp	r4, r3
 800b738:	d006      	beq.n	800b748 <std+0x48>
 800b73a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b73e:	4294      	cmp	r4, r2
 800b740:	d002      	beq.n	800b748 <std+0x48>
 800b742:	33d0      	adds	r3, #208	@ 0xd0
 800b744:	429c      	cmp	r4, r3
 800b746:	d105      	bne.n	800b754 <std+0x54>
 800b748:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b74c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b750:	f000 b98a 	b.w	800ba68 <__retarget_lock_init_recursive>
 800b754:	bd10      	pop	{r4, pc}
 800b756:	bf00      	nop
 800b758:	0800b8e9 	.word	0x0800b8e9
 800b75c:	0800b90b 	.word	0x0800b90b
 800b760:	0800b943 	.word	0x0800b943
 800b764:	0800b967 	.word	0x0800b967
 800b768:	200004b8 	.word	0x200004b8

0800b76c <stdio_exit_handler>:
 800b76c:	4a02      	ldr	r2, [pc, #8]	@ (800b778 <stdio_exit_handler+0xc>)
 800b76e:	4903      	ldr	r1, [pc, #12]	@ (800b77c <stdio_exit_handler+0x10>)
 800b770:	4803      	ldr	r0, [pc, #12]	@ (800b780 <stdio_exit_handler+0x14>)
 800b772:	f000 b869 	b.w	800b848 <_fwalk_sglue>
 800b776:	bf00      	nop
 800b778:	2000000c 	.word	0x2000000c
 800b77c:	0800e601 	.word	0x0800e601
 800b780:	2000001c 	.word	0x2000001c

0800b784 <cleanup_stdio>:
 800b784:	6841      	ldr	r1, [r0, #4]
 800b786:	4b0c      	ldr	r3, [pc, #48]	@ (800b7b8 <cleanup_stdio+0x34>)
 800b788:	4299      	cmp	r1, r3
 800b78a:	b510      	push	{r4, lr}
 800b78c:	4604      	mov	r4, r0
 800b78e:	d001      	beq.n	800b794 <cleanup_stdio+0x10>
 800b790:	f002 ff36 	bl	800e600 <_fflush_r>
 800b794:	68a1      	ldr	r1, [r4, #8]
 800b796:	4b09      	ldr	r3, [pc, #36]	@ (800b7bc <cleanup_stdio+0x38>)
 800b798:	4299      	cmp	r1, r3
 800b79a:	d002      	beq.n	800b7a2 <cleanup_stdio+0x1e>
 800b79c:	4620      	mov	r0, r4
 800b79e:	f002 ff2f 	bl	800e600 <_fflush_r>
 800b7a2:	68e1      	ldr	r1, [r4, #12]
 800b7a4:	4b06      	ldr	r3, [pc, #24]	@ (800b7c0 <cleanup_stdio+0x3c>)
 800b7a6:	4299      	cmp	r1, r3
 800b7a8:	d004      	beq.n	800b7b4 <cleanup_stdio+0x30>
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7b0:	f002 bf26 	b.w	800e600 <_fflush_r>
 800b7b4:	bd10      	pop	{r4, pc}
 800b7b6:	bf00      	nop
 800b7b8:	200004b8 	.word	0x200004b8
 800b7bc:	20000520 	.word	0x20000520
 800b7c0:	20000588 	.word	0x20000588

0800b7c4 <global_stdio_init.part.0>:
 800b7c4:	b510      	push	{r4, lr}
 800b7c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b7f4 <global_stdio_init.part.0+0x30>)
 800b7c8:	2104      	movs	r1, #4
 800b7ca:	4c0b      	ldr	r4, [pc, #44]	@ (800b7f8 <global_stdio_init.part.0+0x34>)
 800b7cc:	4a0b      	ldr	r2, [pc, #44]	@ (800b7fc <global_stdio_init.part.0+0x38>)
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	601a      	str	r2, [r3, #0]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f7ff ff94 	bl	800b700 <std>
 800b7d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b7dc:	2201      	movs	r2, #1
 800b7de:	2109      	movs	r1, #9
 800b7e0:	f7ff ff8e 	bl	800b700 <std>
 800b7e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b7e8:	2202      	movs	r2, #2
 800b7ea:	2112      	movs	r1, #18
 800b7ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7f0:	f7ff bf86 	b.w	800b700 <std>
 800b7f4:	200005f0 	.word	0x200005f0
 800b7f8:	200004b8 	.word	0x200004b8
 800b7fc:	0800b76d 	.word	0x0800b76d

0800b800 <__sfp_lock_acquire>:
 800b800:	4801      	ldr	r0, [pc, #4]	@ (800b808 <__sfp_lock_acquire+0x8>)
 800b802:	f000 b932 	b.w	800ba6a <__retarget_lock_acquire_recursive>
 800b806:	bf00      	nop
 800b808:	200005f9 	.word	0x200005f9

0800b80c <__sfp_lock_release>:
 800b80c:	4801      	ldr	r0, [pc, #4]	@ (800b814 <__sfp_lock_release+0x8>)
 800b80e:	f000 b92d 	b.w	800ba6c <__retarget_lock_release_recursive>
 800b812:	bf00      	nop
 800b814:	200005f9 	.word	0x200005f9

0800b818 <__sinit>:
 800b818:	b510      	push	{r4, lr}
 800b81a:	4604      	mov	r4, r0
 800b81c:	f7ff fff0 	bl	800b800 <__sfp_lock_acquire>
 800b820:	6a23      	ldr	r3, [r4, #32]
 800b822:	b11b      	cbz	r3, 800b82c <__sinit+0x14>
 800b824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b828:	f7ff bff0 	b.w	800b80c <__sfp_lock_release>
 800b82c:	4b04      	ldr	r3, [pc, #16]	@ (800b840 <__sinit+0x28>)
 800b82e:	6223      	str	r3, [r4, #32]
 800b830:	4b04      	ldr	r3, [pc, #16]	@ (800b844 <__sinit+0x2c>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d1f5      	bne.n	800b824 <__sinit+0xc>
 800b838:	f7ff ffc4 	bl	800b7c4 <global_stdio_init.part.0>
 800b83c:	e7f2      	b.n	800b824 <__sinit+0xc>
 800b83e:	bf00      	nop
 800b840:	0800b785 	.word	0x0800b785
 800b844:	200005f0 	.word	0x200005f0

0800b848 <_fwalk_sglue>:
 800b848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b84c:	4607      	mov	r7, r0
 800b84e:	4688      	mov	r8, r1
 800b850:	4614      	mov	r4, r2
 800b852:	2600      	movs	r6, #0
 800b854:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b858:	f1b9 0901 	subs.w	r9, r9, #1
 800b85c:	d505      	bpl.n	800b86a <_fwalk_sglue+0x22>
 800b85e:	6824      	ldr	r4, [r4, #0]
 800b860:	2c00      	cmp	r4, #0
 800b862:	d1f7      	bne.n	800b854 <_fwalk_sglue+0xc>
 800b864:	4630      	mov	r0, r6
 800b866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b86a:	89ab      	ldrh	r3, [r5, #12]
 800b86c:	2b01      	cmp	r3, #1
 800b86e:	d907      	bls.n	800b880 <_fwalk_sglue+0x38>
 800b870:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b874:	3301      	adds	r3, #1
 800b876:	d003      	beq.n	800b880 <_fwalk_sglue+0x38>
 800b878:	4629      	mov	r1, r5
 800b87a:	4638      	mov	r0, r7
 800b87c:	47c0      	blx	r8
 800b87e:	4306      	orrs	r6, r0
 800b880:	3568      	adds	r5, #104	@ 0x68
 800b882:	e7e9      	b.n	800b858 <_fwalk_sglue+0x10>

0800b884 <iprintf>:
 800b884:	b40f      	push	{r0, r1, r2, r3}
 800b886:	b507      	push	{r0, r1, r2, lr}
 800b888:	4906      	ldr	r1, [pc, #24]	@ (800b8a4 <iprintf+0x20>)
 800b88a:	ab04      	add	r3, sp, #16
 800b88c:	6808      	ldr	r0, [r1, #0]
 800b88e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b892:	6881      	ldr	r1, [r0, #8]
 800b894:	9301      	str	r3, [sp, #4]
 800b896:	f002 fd17 	bl	800e2c8 <_vfiprintf_r>
 800b89a:	b003      	add	sp, #12
 800b89c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8a0:	b004      	add	sp, #16
 800b8a2:	4770      	bx	lr
 800b8a4:	20000018 	.word	0x20000018

0800b8a8 <siprintf>:
 800b8a8:	b40e      	push	{r1, r2, r3}
 800b8aa:	b500      	push	{lr}
 800b8ac:	b09c      	sub	sp, #112	@ 0x70
 800b8ae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b8b2:	ab1d      	add	r3, sp, #116	@ 0x74
 800b8b4:	9002      	str	r0, [sp, #8]
 800b8b6:	9006      	str	r0, [sp, #24]
 800b8b8:	9107      	str	r1, [sp, #28]
 800b8ba:	9104      	str	r1, [sp, #16]
 800b8bc:	4808      	ldr	r0, [pc, #32]	@ (800b8e0 <siprintf+0x38>)
 800b8be:	4909      	ldr	r1, [pc, #36]	@ (800b8e4 <siprintf+0x3c>)
 800b8c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8c4:	9105      	str	r1, [sp, #20]
 800b8c6:	a902      	add	r1, sp, #8
 800b8c8:	6800      	ldr	r0, [r0, #0]
 800b8ca:	9301      	str	r3, [sp, #4]
 800b8cc:	f002 fbd6 	bl	800e07c <_svfiprintf_r>
 800b8d0:	9b02      	ldr	r3, [sp, #8]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	701a      	strb	r2, [r3, #0]
 800b8d6:	b01c      	add	sp, #112	@ 0x70
 800b8d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8dc:	b003      	add	sp, #12
 800b8de:	4770      	bx	lr
 800b8e0:	20000018 	.word	0x20000018
 800b8e4:	ffff0208 	.word	0xffff0208

0800b8e8 <__sread>:
 800b8e8:	b510      	push	{r4, lr}
 800b8ea:	460c      	mov	r4, r1
 800b8ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8f0:	f000 f86c 	bl	800b9cc <_read_r>
 800b8f4:	2800      	cmp	r0, #0
 800b8f6:	bfab      	itete	ge
 800b8f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8fa:	89a3      	ldrhlt	r3, [r4, #12]
 800b8fc:	181b      	addge	r3, r3, r0
 800b8fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b902:	bfac      	ite	ge
 800b904:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b906:	81a3      	strhlt	r3, [r4, #12]
 800b908:	bd10      	pop	{r4, pc}

0800b90a <__swrite>:
 800b90a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b90e:	461f      	mov	r7, r3
 800b910:	898b      	ldrh	r3, [r1, #12]
 800b912:	4605      	mov	r5, r0
 800b914:	460c      	mov	r4, r1
 800b916:	05db      	lsls	r3, r3, #23
 800b918:	4616      	mov	r6, r2
 800b91a:	d505      	bpl.n	800b928 <__swrite+0x1e>
 800b91c:	2302      	movs	r3, #2
 800b91e:	2200      	movs	r2, #0
 800b920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b924:	f000 f840 	bl	800b9a8 <_lseek_r>
 800b928:	89a3      	ldrh	r3, [r4, #12]
 800b92a:	4632      	mov	r2, r6
 800b92c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b930:	4628      	mov	r0, r5
 800b932:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b936:	81a3      	strh	r3, [r4, #12]
 800b938:	463b      	mov	r3, r7
 800b93a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b93e:	f000 b857 	b.w	800b9f0 <_write_r>

0800b942 <__sseek>:
 800b942:	b510      	push	{r4, lr}
 800b944:	460c      	mov	r4, r1
 800b946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b94a:	f000 f82d 	bl	800b9a8 <_lseek_r>
 800b94e:	1c43      	adds	r3, r0, #1
 800b950:	89a3      	ldrh	r3, [r4, #12]
 800b952:	bf15      	itete	ne
 800b954:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b956:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b95a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b95e:	81a3      	strheq	r3, [r4, #12]
 800b960:	bf18      	it	ne
 800b962:	81a3      	strhne	r3, [r4, #12]
 800b964:	bd10      	pop	{r4, pc}

0800b966 <__sclose>:
 800b966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b96a:	f000 b80d 	b.w	800b988 <_close_r>

0800b96e <memset>:
 800b96e:	4402      	add	r2, r0
 800b970:	4603      	mov	r3, r0
 800b972:	4293      	cmp	r3, r2
 800b974:	d100      	bne.n	800b978 <memset+0xa>
 800b976:	4770      	bx	lr
 800b978:	f803 1b01 	strb.w	r1, [r3], #1
 800b97c:	e7f9      	b.n	800b972 <memset+0x4>
	...

0800b980 <_localeconv_r>:
 800b980:	4800      	ldr	r0, [pc, #0]	@ (800b984 <_localeconv_r+0x4>)
 800b982:	4770      	bx	lr
 800b984:	20000158 	.word	0x20000158

0800b988 <_close_r>:
 800b988:	b538      	push	{r3, r4, r5, lr}
 800b98a:	2300      	movs	r3, #0
 800b98c:	4d05      	ldr	r5, [pc, #20]	@ (800b9a4 <_close_r+0x1c>)
 800b98e:	4604      	mov	r4, r0
 800b990:	4608      	mov	r0, r1
 800b992:	602b      	str	r3, [r5, #0]
 800b994:	f7f6 fcae 	bl	80022f4 <_close>
 800b998:	1c43      	adds	r3, r0, #1
 800b99a:	d102      	bne.n	800b9a2 <_close_r+0x1a>
 800b99c:	682b      	ldr	r3, [r5, #0]
 800b99e:	b103      	cbz	r3, 800b9a2 <_close_r+0x1a>
 800b9a0:	6023      	str	r3, [r4, #0]
 800b9a2:	bd38      	pop	{r3, r4, r5, pc}
 800b9a4:	200005f4 	.word	0x200005f4

0800b9a8 <_lseek_r>:
 800b9a8:	b538      	push	{r3, r4, r5, lr}
 800b9aa:	4604      	mov	r4, r0
 800b9ac:	4d06      	ldr	r5, [pc, #24]	@ (800b9c8 <_lseek_r+0x20>)
 800b9ae:	4608      	mov	r0, r1
 800b9b0:	4611      	mov	r1, r2
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	602a      	str	r2, [r5, #0]
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	f7f6 fcc3 	bl	8002342 <_lseek>
 800b9bc:	1c43      	adds	r3, r0, #1
 800b9be:	d102      	bne.n	800b9c6 <_lseek_r+0x1e>
 800b9c0:	682b      	ldr	r3, [r5, #0]
 800b9c2:	b103      	cbz	r3, 800b9c6 <_lseek_r+0x1e>
 800b9c4:	6023      	str	r3, [r4, #0]
 800b9c6:	bd38      	pop	{r3, r4, r5, pc}
 800b9c8:	200005f4 	.word	0x200005f4

0800b9cc <_read_r>:
 800b9cc:	b538      	push	{r3, r4, r5, lr}
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	4d06      	ldr	r5, [pc, #24]	@ (800b9ec <_read_r+0x20>)
 800b9d2:	4608      	mov	r0, r1
 800b9d4:	4611      	mov	r1, r2
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	602a      	str	r2, [r5, #0]
 800b9da:	461a      	mov	r2, r3
 800b9dc:	f7f6 fc51 	bl	8002282 <_read>
 800b9e0:	1c43      	adds	r3, r0, #1
 800b9e2:	d102      	bne.n	800b9ea <_read_r+0x1e>
 800b9e4:	682b      	ldr	r3, [r5, #0]
 800b9e6:	b103      	cbz	r3, 800b9ea <_read_r+0x1e>
 800b9e8:	6023      	str	r3, [r4, #0]
 800b9ea:	bd38      	pop	{r3, r4, r5, pc}
 800b9ec:	200005f4 	.word	0x200005f4

0800b9f0 <_write_r>:
 800b9f0:	b538      	push	{r3, r4, r5, lr}
 800b9f2:	4604      	mov	r4, r0
 800b9f4:	4d06      	ldr	r5, [pc, #24]	@ (800ba10 <_write_r+0x20>)
 800b9f6:	4608      	mov	r0, r1
 800b9f8:	4611      	mov	r1, r2
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	602a      	str	r2, [r5, #0]
 800b9fe:	461a      	mov	r2, r3
 800ba00:	f7f6 fc5c 	bl	80022bc <_write>
 800ba04:	1c43      	adds	r3, r0, #1
 800ba06:	d102      	bne.n	800ba0e <_write_r+0x1e>
 800ba08:	682b      	ldr	r3, [r5, #0]
 800ba0a:	b103      	cbz	r3, 800ba0e <_write_r+0x1e>
 800ba0c:	6023      	str	r3, [r4, #0]
 800ba0e:	bd38      	pop	{r3, r4, r5, pc}
 800ba10:	200005f4 	.word	0x200005f4

0800ba14 <__errno>:
 800ba14:	4b01      	ldr	r3, [pc, #4]	@ (800ba1c <__errno+0x8>)
 800ba16:	6818      	ldr	r0, [r3, #0]
 800ba18:	4770      	bx	lr
 800ba1a:	bf00      	nop
 800ba1c:	20000018 	.word	0x20000018

0800ba20 <__libc_init_array>:
 800ba20:	b570      	push	{r4, r5, r6, lr}
 800ba22:	4d0d      	ldr	r5, [pc, #52]	@ (800ba58 <__libc_init_array+0x38>)
 800ba24:	2600      	movs	r6, #0
 800ba26:	4c0d      	ldr	r4, [pc, #52]	@ (800ba5c <__libc_init_array+0x3c>)
 800ba28:	1b64      	subs	r4, r4, r5
 800ba2a:	10a4      	asrs	r4, r4, #2
 800ba2c:	42a6      	cmp	r6, r4
 800ba2e:	d109      	bne.n	800ba44 <__libc_init_array+0x24>
 800ba30:	4d0b      	ldr	r5, [pc, #44]	@ (800ba60 <__libc_init_array+0x40>)
 800ba32:	2600      	movs	r6, #0
 800ba34:	4c0b      	ldr	r4, [pc, #44]	@ (800ba64 <__libc_init_array+0x44>)
 800ba36:	f003 fb91 	bl	800f15c <_init>
 800ba3a:	1b64      	subs	r4, r4, r5
 800ba3c:	10a4      	asrs	r4, r4, #2
 800ba3e:	42a6      	cmp	r6, r4
 800ba40:	d105      	bne.n	800ba4e <__libc_init_array+0x2e>
 800ba42:	bd70      	pop	{r4, r5, r6, pc}
 800ba44:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba48:	3601      	adds	r6, #1
 800ba4a:	4798      	blx	r3
 800ba4c:	e7ee      	b.n	800ba2c <__libc_init_array+0xc>
 800ba4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba52:	3601      	adds	r6, #1
 800ba54:	4798      	blx	r3
 800ba56:	e7f2      	b.n	800ba3e <__libc_init_array+0x1e>
 800ba58:	0800f660 	.word	0x0800f660
 800ba5c:	0800f660 	.word	0x0800f660
 800ba60:	0800f660 	.word	0x0800f660
 800ba64:	0800f664 	.word	0x0800f664

0800ba68 <__retarget_lock_init_recursive>:
 800ba68:	4770      	bx	lr

0800ba6a <__retarget_lock_acquire_recursive>:
 800ba6a:	4770      	bx	lr

0800ba6c <__retarget_lock_release_recursive>:
 800ba6c:	4770      	bx	lr

0800ba6e <memchr>:
 800ba6e:	b2c9      	uxtb	r1, r1
 800ba70:	4603      	mov	r3, r0
 800ba72:	4402      	add	r2, r0
 800ba74:	b510      	push	{r4, lr}
 800ba76:	4293      	cmp	r3, r2
 800ba78:	4618      	mov	r0, r3
 800ba7a:	d101      	bne.n	800ba80 <memchr+0x12>
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	e003      	b.n	800ba88 <memchr+0x1a>
 800ba80:	7804      	ldrb	r4, [r0, #0]
 800ba82:	3301      	adds	r3, #1
 800ba84:	428c      	cmp	r4, r1
 800ba86:	d1f6      	bne.n	800ba76 <memchr+0x8>
 800ba88:	bd10      	pop	{r4, pc}
	...

0800ba8c <nanf>:
 800ba8c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ba94 <nanf+0x8>
 800ba90:	4770      	bx	lr
 800ba92:	bf00      	nop
 800ba94:	7fc00000 	.word	0x7fc00000

0800ba98 <quorem>:
 800ba98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba9c:	6903      	ldr	r3, [r0, #16]
 800ba9e:	4607      	mov	r7, r0
 800baa0:	690c      	ldr	r4, [r1, #16]
 800baa2:	42a3      	cmp	r3, r4
 800baa4:	f2c0 8083 	blt.w	800bbae <quorem+0x116>
 800baa8:	3c01      	subs	r4, #1
 800baaa:	f100 0514 	add.w	r5, r0, #20
 800baae:	f101 0814 	add.w	r8, r1, #20
 800bab2:	00a3      	lsls	r3, r4, #2
 800bab4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bab8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800babc:	9300      	str	r3, [sp, #0]
 800babe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bac2:	9301      	str	r3, [sp, #4]
 800bac4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bac8:	3301      	adds	r3, #1
 800baca:	429a      	cmp	r2, r3
 800bacc:	fbb2 f6f3 	udiv	r6, r2, r3
 800bad0:	d331      	bcc.n	800bb36 <quorem+0x9e>
 800bad2:	f04f 0a00 	mov.w	sl, #0
 800bad6:	46c4      	mov	ip, r8
 800bad8:	46ae      	mov	lr, r5
 800bada:	46d3      	mov	fp, sl
 800badc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bae0:	b298      	uxth	r0, r3
 800bae2:	45e1      	cmp	r9, ip
 800bae4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800bae8:	fb06 a000 	mla	r0, r6, r0, sl
 800baec:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800baf0:	b280      	uxth	r0, r0
 800baf2:	fb06 2303 	mla	r3, r6, r3, r2
 800baf6:	f8de 2000 	ldr.w	r2, [lr]
 800bafa:	b292      	uxth	r2, r2
 800bafc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb00:	eba2 0200 	sub.w	r2, r2, r0
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	f8de 0000 	ldr.w	r0, [lr]
 800bb0a:	445a      	add	r2, fp
 800bb0c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bb10:	b292      	uxth	r2, r2
 800bb12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bb16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bb1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bb1e:	f84e 2b04 	str.w	r2, [lr], #4
 800bb22:	d2db      	bcs.n	800badc <quorem+0x44>
 800bb24:	9b00      	ldr	r3, [sp, #0]
 800bb26:	58eb      	ldr	r3, [r5, r3]
 800bb28:	b92b      	cbnz	r3, 800bb36 <quorem+0x9e>
 800bb2a:	9b01      	ldr	r3, [sp, #4]
 800bb2c:	3b04      	subs	r3, #4
 800bb2e:	429d      	cmp	r5, r3
 800bb30:	461a      	mov	r2, r3
 800bb32:	d330      	bcc.n	800bb96 <quorem+0xfe>
 800bb34:	613c      	str	r4, [r7, #16]
 800bb36:	4638      	mov	r0, r7
 800bb38:	f001 f9c8 	bl	800cecc <__mcmp>
 800bb3c:	2800      	cmp	r0, #0
 800bb3e:	db26      	blt.n	800bb8e <quorem+0xf6>
 800bb40:	4629      	mov	r1, r5
 800bb42:	2000      	movs	r0, #0
 800bb44:	f858 2b04 	ldr.w	r2, [r8], #4
 800bb48:	f8d1 c000 	ldr.w	ip, [r1]
 800bb4c:	fa1f fe82 	uxth.w	lr, r2
 800bb50:	45c1      	cmp	r9, r8
 800bb52:	fa1f f38c 	uxth.w	r3, ip
 800bb56:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800bb5a:	eba3 030e 	sub.w	r3, r3, lr
 800bb5e:	4403      	add	r3, r0
 800bb60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bb6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb6e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb72:	f841 3b04 	str.w	r3, [r1], #4
 800bb76:	d2e5      	bcs.n	800bb44 <quorem+0xac>
 800bb78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb80:	b922      	cbnz	r2, 800bb8c <quorem+0xf4>
 800bb82:	3b04      	subs	r3, #4
 800bb84:	429d      	cmp	r5, r3
 800bb86:	461a      	mov	r2, r3
 800bb88:	d30b      	bcc.n	800bba2 <quorem+0x10a>
 800bb8a:	613c      	str	r4, [r7, #16]
 800bb8c:	3601      	adds	r6, #1
 800bb8e:	4630      	mov	r0, r6
 800bb90:	b003      	add	sp, #12
 800bb92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb96:	6812      	ldr	r2, [r2, #0]
 800bb98:	3b04      	subs	r3, #4
 800bb9a:	2a00      	cmp	r2, #0
 800bb9c:	d1ca      	bne.n	800bb34 <quorem+0x9c>
 800bb9e:	3c01      	subs	r4, #1
 800bba0:	e7c5      	b.n	800bb2e <quorem+0x96>
 800bba2:	6812      	ldr	r2, [r2, #0]
 800bba4:	3b04      	subs	r3, #4
 800bba6:	2a00      	cmp	r2, #0
 800bba8:	d1ef      	bne.n	800bb8a <quorem+0xf2>
 800bbaa:	3c01      	subs	r4, #1
 800bbac:	e7ea      	b.n	800bb84 <quorem+0xec>
 800bbae:	2000      	movs	r0, #0
 800bbb0:	e7ee      	b.n	800bb90 <quorem+0xf8>
 800bbb2:	0000      	movs	r0, r0
 800bbb4:	0000      	movs	r0, r0
	...

0800bbb8 <_dtoa_r>:
 800bbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbbc:	69c7      	ldr	r7, [r0, #28]
 800bbbe:	b099      	sub	sp, #100	@ 0x64
 800bbc0:	4683      	mov	fp, r0
 800bbc2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800bbc4:	9109      	str	r1, [sp, #36]	@ 0x24
 800bbc6:	920e      	str	r2, [sp, #56]	@ 0x38
 800bbc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bbca:	ec55 4b10 	vmov	r4, r5, d0
 800bbce:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bbd2:	b97f      	cbnz	r7, 800bbf4 <_dtoa_r+0x3c>
 800bbd4:	2010      	movs	r0, #16
 800bbd6:	f000 fdfd 	bl	800c7d4 <malloc>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	f8cb 001c 	str.w	r0, [fp, #28]
 800bbe0:	b920      	cbnz	r0, 800bbec <_dtoa_r+0x34>
 800bbe2:	4ba7      	ldr	r3, [pc, #668]	@ (800be80 <_dtoa_r+0x2c8>)
 800bbe4:	21ef      	movs	r1, #239	@ 0xef
 800bbe6:	48a7      	ldr	r0, [pc, #668]	@ (800be84 <_dtoa_r+0x2cc>)
 800bbe8:	f002 fe1a 	bl	800e820 <__assert_func>
 800bbec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bbf0:	6007      	str	r7, [r0, #0]
 800bbf2:	60c7      	str	r7, [r0, #12]
 800bbf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bbf8:	6819      	ldr	r1, [r3, #0]
 800bbfa:	b159      	cbz	r1, 800bc14 <_dtoa_r+0x5c>
 800bbfc:	685a      	ldr	r2, [r3, #4]
 800bbfe:	2301      	movs	r3, #1
 800bc00:	4658      	mov	r0, fp
 800bc02:	4093      	lsls	r3, r2
 800bc04:	604a      	str	r2, [r1, #4]
 800bc06:	608b      	str	r3, [r1, #8]
 800bc08:	f000 feda 	bl	800c9c0 <_Bfree>
 800bc0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bc10:	2200      	movs	r2, #0
 800bc12:	601a      	str	r2, [r3, #0]
 800bc14:	1e2b      	subs	r3, r5, #0
 800bc16:	bfb7      	itett	lt
 800bc18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bc1c:	2300      	movge	r3, #0
 800bc1e:	2201      	movlt	r2, #1
 800bc20:	9303      	strlt	r3, [sp, #12]
 800bc22:	bfa8      	it	ge
 800bc24:	6033      	strge	r3, [r6, #0]
 800bc26:	9f03      	ldr	r7, [sp, #12]
 800bc28:	4b97      	ldr	r3, [pc, #604]	@ (800be88 <_dtoa_r+0x2d0>)
 800bc2a:	bfb8      	it	lt
 800bc2c:	6032      	strlt	r2, [r6, #0]
 800bc2e:	43bb      	bics	r3, r7
 800bc30:	d112      	bne.n	800bc58 <_dtoa_r+0xa0>
 800bc32:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bc36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bc38:	6013      	str	r3, [r2, #0]
 800bc3a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bc3e:	4323      	orrs	r3, r4
 800bc40:	f000 854c 	beq.w	800c6dc <_dtoa_r+0xb24>
 800bc44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc46:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800be9c <_dtoa_r+0x2e4>
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	f000 854e 	beq.w	800c6ec <_dtoa_r+0xb34>
 800bc50:	f10a 0303 	add.w	r3, sl, #3
 800bc54:	f000 bd48 	b.w	800c6e8 <_dtoa_r+0xb30>
 800bc58:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	2300      	movs	r3, #0
 800bc60:	ec51 0b17 	vmov	r0, r1, d7
 800bc64:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800bc68:	f7f4 ff42 	bl	8000af0 <__aeabi_dcmpeq>
 800bc6c:	4680      	mov	r8, r0
 800bc6e:	b158      	cbz	r0, 800bc88 <_dtoa_r+0xd0>
 800bc70:	2301      	movs	r3, #1
 800bc72:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bc74:	6013      	str	r3, [r2, #0]
 800bc76:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc78:	b113      	cbz	r3, 800bc80 <_dtoa_r+0xc8>
 800bc7a:	4b84      	ldr	r3, [pc, #528]	@ (800be8c <_dtoa_r+0x2d4>)
 800bc7c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bc7e:	6013      	str	r3, [r2, #0]
 800bc80:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800bea0 <_dtoa_r+0x2e8>
 800bc84:	f000 bd32 	b.w	800c6ec <_dtoa_r+0xb34>
 800bc88:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bc8c:	aa16      	add	r2, sp, #88	@ 0x58
 800bc8e:	a917      	add	r1, sp, #92	@ 0x5c
 800bc90:	4658      	mov	r0, fp
 800bc92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bc96:	f001 fa41 	bl	800d11c <__d2b>
 800bc9a:	4681      	mov	r9, r0
 800bc9c:	2e00      	cmp	r6, #0
 800bc9e:	d075      	beq.n	800bd8c <_dtoa_r+0x1d4>
 800bca0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bca2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bca6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800bcaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bcae:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bcb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bcb6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bcba:	4619      	mov	r1, r3
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	4b74      	ldr	r3, [pc, #464]	@ (800be90 <_dtoa_r+0x2d8>)
 800bcc0:	f7f4 faf6 	bl	80002b0 <__aeabi_dsub>
 800bcc4:	a368      	add	r3, pc, #416	@ (adr r3, 800be68 <_dtoa_r+0x2b0>)
 800bcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcca:	f7f4 fca9 	bl	8000620 <__aeabi_dmul>
 800bcce:	a368      	add	r3, pc, #416	@ (adr r3, 800be70 <_dtoa_r+0x2b8>)
 800bcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd4:	f7f4 faee 	bl	80002b4 <__adddf3>
 800bcd8:	4604      	mov	r4, r0
 800bcda:	460d      	mov	r5, r1
 800bcdc:	4630      	mov	r0, r6
 800bcde:	f7f4 fc35 	bl	800054c <__aeabi_i2d>
 800bce2:	a365      	add	r3, pc, #404	@ (adr r3, 800be78 <_dtoa_r+0x2c0>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	f7f4 fc9a 	bl	8000620 <__aeabi_dmul>
 800bcec:	4602      	mov	r2, r0
 800bcee:	460b      	mov	r3, r1
 800bcf0:	4620      	mov	r0, r4
 800bcf2:	4629      	mov	r1, r5
 800bcf4:	f7f4 fade 	bl	80002b4 <__adddf3>
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	460d      	mov	r5, r1
 800bcfc:	f7f4 ff40 	bl	8000b80 <__aeabi_d2iz>
 800bd00:	2200      	movs	r2, #0
 800bd02:	4607      	mov	r7, r0
 800bd04:	2300      	movs	r3, #0
 800bd06:	4620      	mov	r0, r4
 800bd08:	4629      	mov	r1, r5
 800bd0a:	f7f4 fefb 	bl	8000b04 <__aeabi_dcmplt>
 800bd0e:	b140      	cbz	r0, 800bd22 <_dtoa_r+0x16a>
 800bd10:	4638      	mov	r0, r7
 800bd12:	f7f4 fc1b 	bl	800054c <__aeabi_i2d>
 800bd16:	4622      	mov	r2, r4
 800bd18:	462b      	mov	r3, r5
 800bd1a:	f7f4 fee9 	bl	8000af0 <__aeabi_dcmpeq>
 800bd1e:	b900      	cbnz	r0, 800bd22 <_dtoa_r+0x16a>
 800bd20:	3f01      	subs	r7, #1
 800bd22:	2f16      	cmp	r7, #22
 800bd24:	d851      	bhi.n	800bdca <_dtoa_r+0x212>
 800bd26:	4b5b      	ldr	r3, [pc, #364]	@ (800be94 <_dtoa_r+0x2dc>)
 800bd28:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bd2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd34:	f7f4 fee6 	bl	8000b04 <__aeabi_dcmplt>
 800bd38:	2800      	cmp	r0, #0
 800bd3a:	d048      	beq.n	800bdce <_dtoa_r+0x216>
 800bd3c:	3f01      	subs	r7, #1
 800bd3e:	2300      	movs	r3, #0
 800bd40:	9312      	str	r3, [sp, #72]	@ 0x48
 800bd42:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bd44:	1b9b      	subs	r3, r3, r6
 800bd46:	1e5a      	subs	r2, r3, #1
 800bd48:	bf46      	itte	mi
 800bd4a:	f1c3 0801 	rsbmi	r8, r3, #1
 800bd4e:	2300      	movmi	r3, #0
 800bd50:	f04f 0800 	movpl.w	r8, #0
 800bd54:	9208      	str	r2, [sp, #32]
 800bd56:	bf48      	it	mi
 800bd58:	9308      	strmi	r3, [sp, #32]
 800bd5a:	2f00      	cmp	r7, #0
 800bd5c:	db39      	blt.n	800bdd2 <_dtoa_r+0x21a>
 800bd5e:	9b08      	ldr	r3, [sp, #32]
 800bd60:	970f      	str	r7, [sp, #60]	@ 0x3c
 800bd62:	443b      	add	r3, r7
 800bd64:	9308      	str	r3, [sp, #32]
 800bd66:	2300      	movs	r3, #0
 800bd68:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd6c:	2b09      	cmp	r3, #9
 800bd6e:	d864      	bhi.n	800be3a <_dtoa_r+0x282>
 800bd70:	2b05      	cmp	r3, #5
 800bd72:	bfc5      	ittet	gt
 800bd74:	3b04      	subgt	r3, #4
 800bd76:	2400      	movgt	r4, #0
 800bd78:	2401      	movle	r4, #1
 800bd7a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bd7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd7e:	3b02      	subs	r3, #2
 800bd80:	2b03      	cmp	r3, #3
 800bd82:	d865      	bhi.n	800be50 <_dtoa_r+0x298>
 800bd84:	e8df f003 	tbb	[pc, r3]
 800bd88:	5737392c 	.word	0x5737392c
 800bd8c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800bd90:	441e      	add	r6, r3
 800bd92:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bd96:	2b20      	cmp	r3, #32
 800bd98:	bfc9      	itett	gt
 800bd9a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bd9e:	f1c3 0320 	rsble	r3, r3, #32
 800bda2:	409f      	lslgt	r7, r3
 800bda4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bda8:	bfd8      	it	le
 800bdaa:	fa04 f003 	lslle.w	r0, r4, r3
 800bdae:	f106 36ff 	add.w	r6, r6, #4294967295
 800bdb2:	bfc4      	itt	gt
 800bdb4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bdb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800bdbc:	f7f4 fbb6 	bl	800052c <__aeabi_ui2d>
 800bdc0:	2201      	movs	r2, #1
 800bdc2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bdc6:	9214      	str	r2, [sp, #80]	@ 0x50
 800bdc8:	e777      	b.n	800bcba <_dtoa_r+0x102>
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e7b8      	b.n	800bd40 <_dtoa_r+0x188>
 800bdce:	9012      	str	r0, [sp, #72]	@ 0x48
 800bdd0:	e7b7      	b.n	800bd42 <_dtoa_r+0x18a>
 800bdd2:	427b      	negs	r3, r7
 800bdd4:	eba8 0807 	sub.w	r8, r8, r7
 800bdd8:	930a      	str	r3, [sp, #40]	@ 0x28
 800bdda:	2300      	movs	r3, #0
 800bddc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bdde:	e7c4      	b.n	800bd6a <_dtoa_r+0x1b2>
 800bde0:	2300      	movs	r3, #0
 800bde2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bde4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	dc35      	bgt.n	800be56 <_dtoa_r+0x29e>
 800bdea:	2301      	movs	r3, #1
 800bdec:	461a      	mov	r2, r3
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	9307      	str	r3, [sp, #28]
 800bdf2:	920e      	str	r2, [sp, #56]	@ 0x38
 800bdf4:	e00b      	b.n	800be0e <_dtoa_r+0x256>
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	e7f3      	b.n	800bde2 <_dtoa_r+0x22a>
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be00:	18fb      	adds	r3, r7, r3
 800be02:	9300      	str	r3, [sp, #0]
 800be04:	3301      	adds	r3, #1
 800be06:	2b01      	cmp	r3, #1
 800be08:	9307      	str	r3, [sp, #28]
 800be0a:	bfb8      	it	lt
 800be0c:	2301      	movlt	r3, #1
 800be0e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800be12:	2100      	movs	r1, #0
 800be14:	2204      	movs	r2, #4
 800be16:	f102 0514 	add.w	r5, r2, #20
 800be1a:	429d      	cmp	r5, r3
 800be1c:	d91f      	bls.n	800be5e <_dtoa_r+0x2a6>
 800be1e:	6041      	str	r1, [r0, #4]
 800be20:	4658      	mov	r0, fp
 800be22:	f000 fd8d 	bl	800c940 <_Balloc>
 800be26:	4682      	mov	sl, r0
 800be28:	2800      	cmp	r0, #0
 800be2a:	d13b      	bne.n	800bea4 <_dtoa_r+0x2ec>
 800be2c:	4b1a      	ldr	r3, [pc, #104]	@ (800be98 <_dtoa_r+0x2e0>)
 800be2e:	4602      	mov	r2, r0
 800be30:	f240 11af 	movw	r1, #431	@ 0x1af
 800be34:	e6d7      	b.n	800bbe6 <_dtoa_r+0x2e>
 800be36:	2301      	movs	r3, #1
 800be38:	e7e0      	b.n	800bdfc <_dtoa_r+0x244>
 800be3a:	2401      	movs	r4, #1
 800be3c:	2300      	movs	r3, #0
 800be3e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800be40:	9309      	str	r3, [sp, #36]	@ 0x24
 800be42:	f04f 33ff 	mov.w	r3, #4294967295
 800be46:	2200      	movs	r2, #0
 800be48:	9300      	str	r3, [sp, #0]
 800be4a:	9307      	str	r3, [sp, #28]
 800be4c:	2312      	movs	r3, #18
 800be4e:	e7d0      	b.n	800bdf2 <_dtoa_r+0x23a>
 800be50:	2301      	movs	r3, #1
 800be52:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be54:	e7f5      	b.n	800be42 <_dtoa_r+0x28a>
 800be56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be58:	9300      	str	r3, [sp, #0]
 800be5a:	9307      	str	r3, [sp, #28]
 800be5c:	e7d7      	b.n	800be0e <_dtoa_r+0x256>
 800be5e:	3101      	adds	r1, #1
 800be60:	0052      	lsls	r2, r2, #1
 800be62:	e7d8      	b.n	800be16 <_dtoa_r+0x25e>
 800be64:	f3af 8000 	nop.w
 800be68:	636f4361 	.word	0x636f4361
 800be6c:	3fd287a7 	.word	0x3fd287a7
 800be70:	8b60c8b3 	.word	0x8b60c8b3
 800be74:	3fc68a28 	.word	0x3fc68a28
 800be78:	509f79fb 	.word	0x509f79fb
 800be7c:	3fd34413 	.word	0x3fd34413
 800be80:	0800f272 	.word	0x0800f272
 800be84:	0800f289 	.word	0x0800f289
 800be88:	7ff00000 	.word	0x7ff00000
 800be8c:	0800f23d 	.word	0x0800f23d
 800be90:	3ff80000 	.word	0x3ff80000
 800be94:	0800f380 	.word	0x0800f380
 800be98:	0800f2e1 	.word	0x0800f2e1
 800be9c:	0800f26e 	.word	0x0800f26e
 800bea0:	0800f23c 	.word	0x0800f23c
 800bea4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bea8:	6018      	str	r0, [r3, #0]
 800beaa:	9b07      	ldr	r3, [sp, #28]
 800beac:	2b0e      	cmp	r3, #14
 800beae:	f200 80a4 	bhi.w	800bffa <_dtoa_r+0x442>
 800beb2:	2c00      	cmp	r4, #0
 800beb4:	f000 80a1 	beq.w	800bffa <_dtoa_r+0x442>
 800beb8:	2f00      	cmp	r7, #0
 800beba:	dd33      	ble.n	800bf24 <_dtoa_r+0x36c>
 800bebc:	f007 020f 	and.w	r2, r7, #15
 800bec0:	4bac      	ldr	r3, [pc, #688]	@ (800c174 <_dtoa_r+0x5bc>)
 800bec2:	05f8      	lsls	r0, r7, #23
 800bec4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bec8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800becc:	ed93 7b00 	vldr	d7, [r3]
 800bed0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bed4:	d516      	bpl.n	800bf04 <_dtoa_r+0x34c>
 800bed6:	4ba8      	ldr	r3, [pc, #672]	@ (800c178 <_dtoa_r+0x5c0>)
 800bed8:	f004 040f 	and.w	r4, r4, #15
 800bedc:	2603      	movs	r6, #3
 800bede:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bee2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bee6:	f7f4 fcc5 	bl	8000874 <__aeabi_ddiv>
 800beea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800beee:	4da2      	ldr	r5, [pc, #648]	@ (800c178 <_dtoa_r+0x5c0>)
 800bef0:	b954      	cbnz	r4, 800bf08 <_dtoa_r+0x350>
 800bef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800befa:	f7f4 fcbb 	bl	8000874 <__aeabi_ddiv>
 800befe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf02:	e028      	b.n	800bf56 <_dtoa_r+0x39e>
 800bf04:	2602      	movs	r6, #2
 800bf06:	e7f2      	b.n	800beee <_dtoa_r+0x336>
 800bf08:	07e1      	lsls	r1, r4, #31
 800bf0a:	d508      	bpl.n	800bf1e <_dtoa_r+0x366>
 800bf0c:	3601      	adds	r6, #1
 800bf0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf12:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bf16:	f7f4 fb83 	bl	8000620 <__aeabi_dmul>
 800bf1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf1e:	1064      	asrs	r4, r4, #1
 800bf20:	3508      	adds	r5, #8
 800bf22:	e7e5      	b.n	800bef0 <_dtoa_r+0x338>
 800bf24:	f000 80d2 	beq.w	800c0cc <_dtoa_r+0x514>
 800bf28:	427c      	negs	r4, r7
 800bf2a:	4b92      	ldr	r3, [pc, #584]	@ (800c174 <_dtoa_r+0x5bc>)
 800bf2c:	4d92      	ldr	r5, [pc, #584]	@ (800c178 <_dtoa_r+0x5c0>)
 800bf2e:	2602      	movs	r6, #2
 800bf30:	f004 020f 	and.w	r2, r4, #15
 800bf34:	1124      	asrs	r4, r4, #4
 800bf36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bf3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf42:	f7f4 fb6d 	bl	8000620 <__aeabi_dmul>
 800bf46:	2300      	movs	r3, #0
 800bf48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf4c:	2c00      	cmp	r4, #0
 800bf4e:	f040 80b2 	bne.w	800c0b6 <_dtoa_r+0x4fe>
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d1d3      	bne.n	800befe <_dtoa_r+0x346>
 800bf56:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bf58:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	f000 80b7 	beq.w	800c0d0 <_dtoa_r+0x518>
 800bf62:	2200      	movs	r2, #0
 800bf64:	4b85      	ldr	r3, [pc, #532]	@ (800c17c <_dtoa_r+0x5c4>)
 800bf66:	4620      	mov	r0, r4
 800bf68:	4629      	mov	r1, r5
 800bf6a:	f7f4 fdcb 	bl	8000b04 <__aeabi_dcmplt>
 800bf6e:	2800      	cmp	r0, #0
 800bf70:	f000 80ae 	beq.w	800c0d0 <_dtoa_r+0x518>
 800bf74:	9b07      	ldr	r3, [sp, #28]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	f000 80aa 	beq.w	800c0d0 <_dtoa_r+0x518>
 800bf7c:	9b00      	ldr	r3, [sp, #0]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	dd37      	ble.n	800bff2 <_dtoa_r+0x43a>
 800bf82:	1e7b      	subs	r3, r7, #1
 800bf84:	4620      	mov	r0, r4
 800bf86:	2200      	movs	r2, #0
 800bf88:	4629      	mov	r1, r5
 800bf8a:	9304      	str	r3, [sp, #16]
 800bf8c:	3601      	adds	r6, #1
 800bf8e:	4b7c      	ldr	r3, [pc, #496]	@ (800c180 <_dtoa_r+0x5c8>)
 800bf90:	f7f4 fb46 	bl	8000620 <__aeabi_dmul>
 800bf94:	9c00      	ldr	r4, [sp, #0]
 800bf96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf9a:	4630      	mov	r0, r6
 800bf9c:	f7f4 fad6 	bl	800054c <__aeabi_i2d>
 800bfa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bfa4:	f7f4 fb3c 	bl	8000620 <__aeabi_dmul>
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	4b76      	ldr	r3, [pc, #472]	@ (800c184 <_dtoa_r+0x5cc>)
 800bfac:	f7f4 f982 	bl	80002b4 <__adddf3>
 800bfb0:	4605      	mov	r5, r0
 800bfb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bfb6:	2c00      	cmp	r4, #0
 800bfb8:	f040 808d 	bne.w	800c0d6 <_dtoa_r+0x51e>
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	4b72      	ldr	r3, [pc, #456]	@ (800c188 <_dtoa_r+0x5d0>)
 800bfc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfc4:	f7f4 f974 	bl	80002b0 <__aeabi_dsub>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	460b      	mov	r3, r1
 800bfcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bfd0:	462a      	mov	r2, r5
 800bfd2:	4633      	mov	r3, r6
 800bfd4:	f7f4 fdb4 	bl	8000b40 <__aeabi_dcmpgt>
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	f040 828b 	bne.w	800c4f4 <_dtoa_r+0x93c>
 800bfde:	462a      	mov	r2, r5
 800bfe0:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bfe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfe8:	f7f4 fd8c 	bl	8000b04 <__aeabi_dcmplt>
 800bfec:	2800      	cmp	r0, #0
 800bfee:	f040 8128 	bne.w	800c242 <_dtoa_r+0x68a>
 800bff2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bff6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bffa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	f2c0 815a 	blt.w	800c2b6 <_dtoa_r+0x6fe>
 800c002:	2f0e      	cmp	r7, #14
 800c004:	f300 8157 	bgt.w	800c2b6 <_dtoa_r+0x6fe>
 800c008:	4b5a      	ldr	r3, [pc, #360]	@ (800c174 <_dtoa_r+0x5bc>)
 800c00a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c00e:	ed93 7b00 	vldr	d7, [r3]
 800c012:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c014:	2b00      	cmp	r3, #0
 800c016:	ed8d 7b00 	vstr	d7, [sp]
 800c01a:	da03      	bge.n	800c024 <_dtoa_r+0x46c>
 800c01c:	9b07      	ldr	r3, [sp, #28]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	f340 8101 	ble.w	800c226 <_dtoa_r+0x66e>
 800c024:	4656      	mov	r6, sl
 800c026:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c02a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c02e:	4620      	mov	r0, r4
 800c030:	4629      	mov	r1, r5
 800c032:	f7f4 fc1f 	bl	8000874 <__aeabi_ddiv>
 800c036:	f7f4 fda3 	bl	8000b80 <__aeabi_d2iz>
 800c03a:	4680      	mov	r8, r0
 800c03c:	f7f4 fa86 	bl	800054c <__aeabi_i2d>
 800c040:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c044:	f7f4 faec 	bl	8000620 <__aeabi_dmul>
 800c048:	4602      	mov	r2, r0
 800c04a:	4620      	mov	r0, r4
 800c04c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c050:	460b      	mov	r3, r1
 800c052:	4629      	mov	r1, r5
 800c054:	f7f4 f92c 	bl	80002b0 <__aeabi_dsub>
 800c058:	9d07      	ldr	r5, [sp, #28]
 800c05a:	f806 4b01 	strb.w	r4, [r6], #1
 800c05e:	eba6 040a 	sub.w	r4, r6, sl
 800c062:	4602      	mov	r2, r0
 800c064:	460b      	mov	r3, r1
 800c066:	42a5      	cmp	r5, r4
 800c068:	f040 8117 	bne.w	800c29a <_dtoa_r+0x6e2>
 800c06c:	f7f4 f922 	bl	80002b4 <__adddf3>
 800c070:	4604      	mov	r4, r0
 800c072:	460d      	mov	r5, r1
 800c074:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c078:	f7f4 fd62 	bl	8000b40 <__aeabi_dcmpgt>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	f040 80f9 	bne.w	800c274 <_dtoa_r+0x6bc>
 800c082:	4620      	mov	r0, r4
 800c084:	4629      	mov	r1, r5
 800c086:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c08a:	f7f4 fd31 	bl	8000af0 <__aeabi_dcmpeq>
 800c08e:	b118      	cbz	r0, 800c098 <_dtoa_r+0x4e0>
 800c090:	f018 0f01 	tst.w	r8, #1
 800c094:	f040 80ee 	bne.w	800c274 <_dtoa_r+0x6bc>
 800c098:	4649      	mov	r1, r9
 800c09a:	4658      	mov	r0, fp
 800c09c:	f000 fc90 	bl	800c9c0 <_Bfree>
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	3701      	adds	r7, #1
 800c0a4:	7033      	strb	r3, [r6, #0]
 800c0a6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0a8:	601f      	str	r7, [r3, #0]
 800c0aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	f000 831d 	beq.w	800c6ec <_dtoa_r+0xb34>
 800c0b2:	601e      	str	r6, [r3, #0]
 800c0b4:	e31a      	b.n	800c6ec <_dtoa_r+0xb34>
 800c0b6:	07e2      	lsls	r2, r4, #31
 800c0b8:	d505      	bpl.n	800c0c6 <_dtoa_r+0x50e>
 800c0ba:	3601      	adds	r6, #1
 800c0bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c0c0:	f7f4 faae 	bl	8000620 <__aeabi_dmul>
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	1064      	asrs	r4, r4, #1
 800c0c8:	3508      	adds	r5, #8
 800c0ca:	e73f      	b.n	800bf4c <_dtoa_r+0x394>
 800c0cc:	2602      	movs	r6, #2
 800c0ce:	e742      	b.n	800bf56 <_dtoa_r+0x39e>
 800c0d0:	9c07      	ldr	r4, [sp, #28]
 800c0d2:	9704      	str	r7, [sp, #16]
 800c0d4:	e761      	b.n	800bf9a <_dtoa_r+0x3e2>
 800c0d6:	4b27      	ldr	r3, [pc, #156]	@ (800c174 <_dtoa_r+0x5bc>)
 800c0d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c0da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c0de:	4454      	add	r4, sl
 800c0e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c0e4:	2900      	cmp	r1, #0
 800c0e6:	d053      	beq.n	800c190 <_dtoa_r+0x5d8>
 800c0e8:	2000      	movs	r0, #0
 800c0ea:	4928      	ldr	r1, [pc, #160]	@ (800c18c <_dtoa_r+0x5d4>)
 800c0ec:	f7f4 fbc2 	bl	8000874 <__aeabi_ddiv>
 800c0f0:	4633      	mov	r3, r6
 800c0f2:	4656      	mov	r6, sl
 800c0f4:	462a      	mov	r2, r5
 800c0f6:	f7f4 f8db 	bl	80002b0 <__aeabi_dsub>
 800c0fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c0fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c102:	f7f4 fd3d 	bl	8000b80 <__aeabi_d2iz>
 800c106:	4605      	mov	r5, r0
 800c108:	f7f4 fa20 	bl	800054c <__aeabi_i2d>
 800c10c:	4602      	mov	r2, r0
 800c10e:	460b      	mov	r3, r1
 800c110:	3530      	adds	r5, #48	@ 0x30
 800c112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c116:	f7f4 f8cb 	bl	80002b0 <__aeabi_dsub>
 800c11a:	4602      	mov	r2, r0
 800c11c:	460b      	mov	r3, r1
 800c11e:	f806 5b01 	strb.w	r5, [r6], #1
 800c122:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c126:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c12a:	f7f4 fceb 	bl	8000b04 <__aeabi_dcmplt>
 800c12e:	2800      	cmp	r0, #0
 800c130:	d171      	bne.n	800c216 <_dtoa_r+0x65e>
 800c132:	2000      	movs	r0, #0
 800c134:	4911      	ldr	r1, [pc, #68]	@ (800c17c <_dtoa_r+0x5c4>)
 800c136:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c13a:	f7f4 f8b9 	bl	80002b0 <__aeabi_dsub>
 800c13e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c142:	f7f4 fcdf 	bl	8000b04 <__aeabi_dcmplt>
 800c146:	2800      	cmp	r0, #0
 800c148:	f040 8095 	bne.w	800c276 <_dtoa_r+0x6be>
 800c14c:	42a6      	cmp	r6, r4
 800c14e:	f43f af50 	beq.w	800bff2 <_dtoa_r+0x43a>
 800c152:	2200      	movs	r2, #0
 800c154:	4b0a      	ldr	r3, [pc, #40]	@ (800c180 <_dtoa_r+0x5c8>)
 800c156:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c15a:	f7f4 fa61 	bl	8000620 <__aeabi_dmul>
 800c15e:	2200      	movs	r2, #0
 800c160:	4b07      	ldr	r3, [pc, #28]	@ (800c180 <_dtoa_r+0x5c8>)
 800c162:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c16a:	f7f4 fa59 	bl	8000620 <__aeabi_dmul>
 800c16e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c172:	e7c4      	b.n	800c0fe <_dtoa_r+0x546>
 800c174:	0800f380 	.word	0x0800f380
 800c178:	0800f358 	.word	0x0800f358
 800c17c:	3ff00000 	.word	0x3ff00000
 800c180:	40240000 	.word	0x40240000
 800c184:	401c0000 	.word	0x401c0000
 800c188:	40140000 	.word	0x40140000
 800c18c:	3fe00000 	.word	0x3fe00000
 800c190:	4631      	mov	r1, r6
 800c192:	4656      	mov	r6, sl
 800c194:	4628      	mov	r0, r5
 800c196:	f7f4 fa43 	bl	8000620 <__aeabi_dmul>
 800c19a:	9415      	str	r4, [sp, #84]	@ 0x54
 800c19c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c1a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1a4:	f7f4 fcec 	bl	8000b80 <__aeabi_d2iz>
 800c1a8:	4605      	mov	r5, r0
 800c1aa:	f7f4 f9cf 	bl	800054c <__aeabi_i2d>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	3530      	adds	r5, #48	@ 0x30
 800c1b2:	460b      	mov	r3, r1
 800c1b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1b8:	f7f4 f87a 	bl	80002b0 <__aeabi_dsub>
 800c1bc:	f806 5b01 	strb.w	r5, [r6], #1
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	42a6      	cmp	r6, r4
 800c1c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c1ca:	f04f 0200 	mov.w	r2, #0
 800c1ce:	d124      	bne.n	800c21a <_dtoa_r+0x662>
 800c1d0:	4bac      	ldr	r3, [pc, #688]	@ (800c484 <_dtoa_r+0x8cc>)
 800c1d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c1d6:	f7f4 f86d 	bl	80002b4 <__adddf3>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	460b      	mov	r3, r1
 800c1de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1e2:	f7f4 fcad 	bl	8000b40 <__aeabi_dcmpgt>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d145      	bne.n	800c276 <_dtoa_r+0x6be>
 800c1ea:	2000      	movs	r0, #0
 800c1ec:	49a5      	ldr	r1, [pc, #660]	@ (800c484 <_dtoa_r+0x8cc>)
 800c1ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c1f2:	f7f4 f85d 	bl	80002b0 <__aeabi_dsub>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1fe:	f7f4 fc81 	bl	8000b04 <__aeabi_dcmplt>
 800c202:	2800      	cmp	r0, #0
 800c204:	f43f aef5 	beq.w	800bff2 <_dtoa_r+0x43a>
 800c208:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c20a:	1e73      	subs	r3, r6, #1
 800c20c:	9315      	str	r3, [sp, #84]	@ 0x54
 800c20e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c212:	2b30      	cmp	r3, #48	@ 0x30
 800c214:	d0f8      	beq.n	800c208 <_dtoa_r+0x650>
 800c216:	9f04      	ldr	r7, [sp, #16]
 800c218:	e73e      	b.n	800c098 <_dtoa_r+0x4e0>
 800c21a:	4b9b      	ldr	r3, [pc, #620]	@ (800c488 <_dtoa_r+0x8d0>)
 800c21c:	f7f4 fa00 	bl	8000620 <__aeabi_dmul>
 800c220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c224:	e7bc      	b.n	800c1a0 <_dtoa_r+0x5e8>
 800c226:	d10c      	bne.n	800c242 <_dtoa_r+0x68a>
 800c228:	2200      	movs	r2, #0
 800c22a:	4b98      	ldr	r3, [pc, #608]	@ (800c48c <_dtoa_r+0x8d4>)
 800c22c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c230:	f7f4 f9f6 	bl	8000620 <__aeabi_dmul>
 800c234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c238:	f7f4 fc78 	bl	8000b2c <__aeabi_dcmpge>
 800c23c:	2800      	cmp	r0, #0
 800c23e:	f000 8157 	beq.w	800c4f0 <_dtoa_r+0x938>
 800c242:	2400      	movs	r4, #0
 800c244:	4625      	mov	r5, r4
 800c246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c248:	4656      	mov	r6, sl
 800c24a:	43db      	mvns	r3, r3
 800c24c:	9304      	str	r3, [sp, #16]
 800c24e:	2700      	movs	r7, #0
 800c250:	4621      	mov	r1, r4
 800c252:	4658      	mov	r0, fp
 800c254:	f000 fbb4 	bl	800c9c0 <_Bfree>
 800c258:	2d00      	cmp	r5, #0
 800c25a:	d0dc      	beq.n	800c216 <_dtoa_r+0x65e>
 800c25c:	b12f      	cbz	r7, 800c26a <_dtoa_r+0x6b2>
 800c25e:	42af      	cmp	r7, r5
 800c260:	d003      	beq.n	800c26a <_dtoa_r+0x6b2>
 800c262:	4639      	mov	r1, r7
 800c264:	4658      	mov	r0, fp
 800c266:	f000 fbab 	bl	800c9c0 <_Bfree>
 800c26a:	4629      	mov	r1, r5
 800c26c:	4658      	mov	r0, fp
 800c26e:	f000 fba7 	bl	800c9c0 <_Bfree>
 800c272:	e7d0      	b.n	800c216 <_dtoa_r+0x65e>
 800c274:	9704      	str	r7, [sp, #16]
 800c276:	4633      	mov	r3, r6
 800c278:	461e      	mov	r6, r3
 800c27a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c27e:	2a39      	cmp	r2, #57	@ 0x39
 800c280:	d107      	bne.n	800c292 <_dtoa_r+0x6da>
 800c282:	459a      	cmp	sl, r3
 800c284:	d1f8      	bne.n	800c278 <_dtoa_r+0x6c0>
 800c286:	9a04      	ldr	r2, [sp, #16]
 800c288:	3201      	adds	r2, #1
 800c28a:	9204      	str	r2, [sp, #16]
 800c28c:	2230      	movs	r2, #48	@ 0x30
 800c28e:	f88a 2000 	strb.w	r2, [sl]
 800c292:	781a      	ldrb	r2, [r3, #0]
 800c294:	3201      	adds	r2, #1
 800c296:	701a      	strb	r2, [r3, #0]
 800c298:	e7bd      	b.n	800c216 <_dtoa_r+0x65e>
 800c29a:	2200      	movs	r2, #0
 800c29c:	4b7a      	ldr	r3, [pc, #488]	@ (800c488 <_dtoa_r+0x8d0>)
 800c29e:	f7f4 f9bf 	bl	8000620 <__aeabi_dmul>
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	4604      	mov	r4, r0
 800c2a8:	460d      	mov	r5, r1
 800c2aa:	f7f4 fc21 	bl	8000af0 <__aeabi_dcmpeq>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	f43f aebb 	beq.w	800c02a <_dtoa_r+0x472>
 800c2b4:	e6f0      	b.n	800c098 <_dtoa_r+0x4e0>
 800c2b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c2b8:	2a00      	cmp	r2, #0
 800c2ba:	f000 80db 	beq.w	800c474 <_dtoa_r+0x8bc>
 800c2be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2c0:	2a01      	cmp	r2, #1
 800c2c2:	f300 80bf 	bgt.w	800c444 <_dtoa_r+0x88c>
 800c2c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c2c8:	2a00      	cmp	r2, #0
 800c2ca:	f000 80b7 	beq.w	800c43c <_dtoa_r+0x884>
 800c2ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c2d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c2d4:	4646      	mov	r6, r8
 800c2d6:	9a08      	ldr	r2, [sp, #32]
 800c2d8:	2101      	movs	r1, #1
 800c2da:	4658      	mov	r0, fp
 800c2dc:	4498      	add	r8, r3
 800c2de:	441a      	add	r2, r3
 800c2e0:	9208      	str	r2, [sp, #32]
 800c2e2:	f000 fc6d 	bl	800cbc0 <__i2b>
 800c2e6:	4605      	mov	r5, r0
 800c2e8:	b15e      	cbz	r6, 800c302 <_dtoa_r+0x74a>
 800c2ea:	9b08      	ldr	r3, [sp, #32]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	dd08      	ble.n	800c302 <_dtoa_r+0x74a>
 800c2f0:	42b3      	cmp	r3, r6
 800c2f2:	9a08      	ldr	r2, [sp, #32]
 800c2f4:	bfa8      	it	ge
 800c2f6:	4633      	movge	r3, r6
 800c2f8:	eba8 0803 	sub.w	r8, r8, r3
 800c2fc:	1af6      	subs	r6, r6, r3
 800c2fe:	1ad3      	subs	r3, r2, r3
 800c300:	9308      	str	r3, [sp, #32]
 800c302:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c304:	b1f3      	cbz	r3, 800c344 <_dtoa_r+0x78c>
 800c306:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c308:	2b00      	cmp	r3, #0
 800c30a:	f000 80b7 	beq.w	800c47c <_dtoa_r+0x8c4>
 800c30e:	b18c      	cbz	r4, 800c334 <_dtoa_r+0x77c>
 800c310:	4629      	mov	r1, r5
 800c312:	4622      	mov	r2, r4
 800c314:	4658      	mov	r0, fp
 800c316:	f000 fd13 	bl	800cd40 <__pow5mult>
 800c31a:	464a      	mov	r2, r9
 800c31c:	4601      	mov	r1, r0
 800c31e:	4605      	mov	r5, r0
 800c320:	4658      	mov	r0, fp
 800c322:	f000 fc63 	bl	800cbec <__multiply>
 800c326:	4649      	mov	r1, r9
 800c328:	9004      	str	r0, [sp, #16]
 800c32a:	4658      	mov	r0, fp
 800c32c:	f000 fb48 	bl	800c9c0 <_Bfree>
 800c330:	9b04      	ldr	r3, [sp, #16]
 800c332:	4699      	mov	r9, r3
 800c334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c336:	1b1a      	subs	r2, r3, r4
 800c338:	d004      	beq.n	800c344 <_dtoa_r+0x78c>
 800c33a:	4649      	mov	r1, r9
 800c33c:	4658      	mov	r0, fp
 800c33e:	f000 fcff 	bl	800cd40 <__pow5mult>
 800c342:	4681      	mov	r9, r0
 800c344:	2101      	movs	r1, #1
 800c346:	4658      	mov	r0, fp
 800c348:	f000 fc3a 	bl	800cbc0 <__i2b>
 800c34c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c34e:	4604      	mov	r4, r0
 800c350:	2b00      	cmp	r3, #0
 800c352:	f000 81cf 	beq.w	800c6f4 <_dtoa_r+0xb3c>
 800c356:	461a      	mov	r2, r3
 800c358:	4601      	mov	r1, r0
 800c35a:	4658      	mov	r0, fp
 800c35c:	f000 fcf0 	bl	800cd40 <__pow5mult>
 800c360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c362:	4604      	mov	r4, r0
 800c364:	2b01      	cmp	r3, #1
 800c366:	f300 8095 	bgt.w	800c494 <_dtoa_r+0x8dc>
 800c36a:	9b02      	ldr	r3, [sp, #8]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f040 8087 	bne.w	800c480 <_dtoa_r+0x8c8>
 800c372:	9b03      	ldr	r3, [sp, #12]
 800c374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c378:	2b00      	cmp	r3, #0
 800c37a:	f040 8089 	bne.w	800c490 <_dtoa_r+0x8d8>
 800c37e:	9b03      	ldr	r3, [sp, #12]
 800c380:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c384:	0d1b      	lsrs	r3, r3, #20
 800c386:	051b      	lsls	r3, r3, #20
 800c388:	b12b      	cbz	r3, 800c396 <_dtoa_r+0x7de>
 800c38a:	9b08      	ldr	r3, [sp, #32]
 800c38c:	f108 0801 	add.w	r8, r8, #1
 800c390:	3301      	adds	r3, #1
 800c392:	9308      	str	r3, [sp, #32]
 800c394:	2301      	movs	r3, #1
 800c396:	930a      	str	r3, [sp, #40]	@ 0x28
 800c398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	f000 81b0 	beq.w	800c700 <_dtoa_r+0xb48>
 800c3a0:	6923      	ldr	r3, [r4, #16]
 800c3a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c3a6:	6918      	ldr	r0, [r3, #16]
 800c3a8:	f000 fbbe 	bl	800cb28 <__hi0bits>
 800c3ac:	f1c0 0020 	rsb	r0, r0, #32
 800c3b0:	9b08      	ldr	r3, [sp, #32]
 800c3b2:	4418      	add	r0, r3
 800c3b4:	f010 001f 	ands.w	r0, r0, #31
 800c3b8:	d077      	beq.n	800c4aa <_dtoa_r+0x8f2>
 800c3ba:	f1c0 0320 	rsb	r3, r0, #32
 800c3be:	2b04      	cmp	r3, #4
 800c3c0:	dd6b      	ble.n	800c49a <_dtoa_r+0x8e2>
 800c3c2:	f1c0 001c 	rsb	r0, r0, #28
 800c3c6:	9b08      	ldr	r3, [sp, #32]
 800c3c8:	4480      	add	r8, r0
 800c3ca:	4403      	add	r3, r0
 800c3cc:	4406      	add	r6, r0
 800c3ce:	9308      	str	r3, [sp, #32]
 800c3d0:	f1b8 0f00 	cmp.w	r8, #0
 800c3d4:	dd05      	ble.n	800c3e2 <_dtoa_r+0x82a>
 800c3d6:	4649      	mov	r1, r9
 800c3d8:	4642      	mov	r2, r8
 800c3da:	4658      	mov	r0, fp
 800c3dc:	f000 fd0a 	bl	800cdf4 <__lshift>
 800c3e0:	4681      	mov	r9, r0
 800c3e2:	9b08      	ldr	r3, [sp, #32]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	dd05      	ble.n	800c3f4 <_dtoa_r+0x83c>
 800c3e8:	4621      	mov	r1, r4
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	4658      	mov	r0, fp
 800c3ee:	f000 fd01 	bl	800cdf4 <__lshift>
 800c3f2:	4604      	mov	r4, r0
 800c3f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d059      	beq.n	800c4ae <_dtoa_r+0x8f6>
 800c3fa:	4621      	mov	r1, r4
 800c3fc:	4648      	mov	r0, r9
 800c3fe:	f000 fd65 	bl	800cecc <__mcmp>
 800c402:	2800      	cmp	r0, #0
 800c404:	da53      	bge.n	800c4ae <_dtoa_r+0x8f6>
 800c406:	1e7b      	subs	r3, r7, #1
 800c408:	4649      	mov	r1, r9
 800c40a:	220a      	movs	r2, #10
 800c40c:	4658      	mov	r0, fp
 800c40e:	9304      	str	r3, [sp, #16]
 800c410:	2300      	movs	r3, #0
 800c412:	f000 faf7 	bl	800ca04 <__multadd>
 800c416:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c418:	4681      	mov	r9, r0
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f000 8172 	beq.w	800c704 <_dtoa_r+0xb4c>
 800c420:	2300      	movs	r3, #0
 800c422:	4629      	mov	r1, r5
 800c424:	220a      	movs	r2, #10
 800c426:	4658      	mov	r0, fp
 800c428:	f000 faec 	bl	800ca04 <__multadd>
 800c42c:	9b00      	ldr	r3, [sp, #0]
 800c42e:	4605      	mov	r5, r0
 800c430:	2b00      	cmp	r3, #0
 800c432:	dc67      	bgt.n	800c504 <_dtoa_r+0x94c>
 800c434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c436:	2b02      	cmp	r3, #2
 800c438:	dc41      	bgt.n	800c4be <_dtoa_r+0x906>
 800c43a:	e063      	b.n	800c504 <_dtoa_r+0x94c>
 800c43c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c43e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c442:	e746      	b.n	800c2d2 <_dtoa_r+0x71a>
 800c444:	9b07      	ldr	r3, [sp, #28]
 800c446:	1e5c      	subs	r4, r3, #1
 800c448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c44a:	42a3      	cmp	r3, r4
 800c44c:	bfb7      	itett	lt
 800c44e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c450:	1b1c      	subge	r4, r3, r4
 800c452:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c454:	1ae3      	sublt	r3, r4, r3
 800c456:	bfbe      	ittt	lt
 800c458:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c45a:	2400      	movlt	r4, #0
 800c45c:	18d2      	addlt	r2, r2, r3
 800c45e:	9b07      	ldr	r3, [sp, #28]
 800c460:	bfb8      	it	lt
 800c462:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c464:	2b00      	cmp	r3, #0
 800c466:	bfb5      	itete	lt
 800c468:	eba8 0603 	sublt.w	r6, r8, r3
 800c46c:	4646      	movge	r6, r8
 800c46e:	2300      	movlt	r3, #0
 800c470:	9b07      	ldrge	r3, [sp, #28]
 800c472:	e730      	b.n	800c2d6 <_dtoa_r+0x71e>
 800c474:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c476:	4646      	mov	r6, r8
 800c478:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c47a:	e735      	b.n	800c2e8 <_dtoa_r+0x730>
 800c47c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c47e:	e75c      	b.n	800c33a <_dtoa_r+0x782>
 800c480:	2300      	movs	r3, #0
 800c482:	e788      	b.n	800c396 <_dtoa_r+0x7de>
 800c484:	3fe00000 	.word	0x3fe00000
 800c488:	40240000 	.word	0x40240000
 800c48c:	40140000 	.word	0x40140000
 800c490:	9b02      	ldr	r3, [sp, #8]
 800c492:	e780      	b.n	800c396 <_dtoa_r+0x7de>
 800c494:	2300      	movs	r3, #0
 800c496:	930a      	str	r3, [sp, #40]	@ 0x28
 800c498:	e782      	b.n	800c3a0 <_dtoa_r+0x7e8>
 800c49a:	d099      	beq.n	800c3d0 <_dtoa_r+0x818>
 800c49c:	331c      	adds	r3, #28
 800c49e:	9a08      	ldr	r2, [sp, #32]
 800c4a0:	441a      	add	r2, r3
 800c4a2:	4498      	add	r8, r3
 800c4a4:	441e      	add	r6, r3
 800c4a6:	9208      	str	r2, [sp, #32]
 800c4a8:	e792      	b.n	800c3d0 <_dtoa_r+0x818>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	e7f6      	b.n	800c49c <_dtoa_r+0x8e4>
 800c4ae:	9b07      	ldr	r3, [sp, #28]
 800c4b0:	9704      	str	r7, [sp, #16]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	dc20      	bgt.n	800c4f8 <_dtoa_r+0x940>
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4ba:	2b02      	cmp	r3, #2
 800c4bc:	dd1e      	ble.n	800c4fc <_dtoa_r+0x944>
 800c4be:	9b00      	ldr	r3, [sp, #0]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	f47f aec0 	bne.w	800c246 <_dtoa_r+0x68e>
 800c4c6:	4621      	mov	r1, r4
 800c4c8:	2205      	movs	r2, #5
 800c4ca:	4658      	mov	r0, fp
 800c4cc:	f000 fa9a 	bl	800ca04 <__multadd>
 800c4d0:	4601      	mov	r1, r0
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	4648      	mov	r0, r9
 800c4d6:	f000 fcf9 	bl	800cecc <__mcmp>
 800c4da:	2800      	cmp	r0, #0
 800c4dc:	f77f aeb3 	ble.w	800c246 <_dtoa_r+0x68e>
 800c4e0:	2331      	movs	r3, #49	@ 0x31
 800c4e2:	4656      	mov	r6, sl
 800c4e4:	f806 3b01 	strb.w	r3, [r6], #1
 800c4e8:	9b04      	ldr	r3, [sp, #16]
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	9304      	str	r3, [sp, #16]
 800c4ee:	e6ae      	b.n	800c24e <_dtoa_r+0x696>
 800c4f0:	9c07      	ldr	r4, [sp, #28]
 800c4f2:	9704      	str	r7, [sp, #16]
 800c4f4:	4625      	mov	r5, r4
 800c4f6:	e7f3      	b.n	800c4e0 <_dtoa_r+0x928>
 800c4f8:	9b07      	ldr	r3, [sp, #28]
 800c4fa:	9300      	str	r3, [sp, #0]
 800c4fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	f000 8104 	beq.w	800c70c <_dtoa_r+0xb54>
 800c504:	2e00      	cmp	r6, #0
 800c506:	dd05      	ble.n	800c514 <_dtoa_r+0x95c>
 800c508:	4629      	mov	r1, r5
 800c50a:	4632      	mov	r2, r6
 800c50c:	4658      	mov	r0, fp
 800c50e:	f000 fc71 	bl	800cdf4 <__lshift>
 800c512:	4605      	mov	r5, r0
 800c514:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c516:	2b00      	cmp	r3, #0
 800c518:	d05a      	beq.n	800c5d0 <_dtoa_r+0xa18>
 800c51a:	6869      	ldr	r1, [r5, #4]
 800c51c:	4658      	mov	r0, fp
 800c51e:	f000 fa0f 	bl	800c940 <_Balloc>
 800c522:	4606      	mov	r6, r0
 800c524:	b928      	cbnz	r0, 800c532 <_dtoa_r+0x97a>
 800c526:	4b84      	ldr	r3, [pc, #528]	@ (800c738 <_dtoa_r+0xb80>)
 800c528:	4602      	mov	r2, r0
 800c52a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c52e:	f7ff bb5a 	b.w	800bbe6 <_dtoa_r+0x2e>
 800c532:	692a      	ldr	r2, [r5, #16]
 800c534:	f105 010c 	add.w	r1, r5, #12
 800c538:	300c      	adds	r0, #12
 800c53a:	3202      	adds	r2, #2
 800c53c:	0092      	lsls	r2, r2, #2
 800c53e:	f002 f957 	bl	800e7f0 <memcpy>
 800c542:	2201      	movs	r2, #1
 800c544:	4631      	mov	r1, r6
 800c546:	4658      	mov	r0, fp
 800c548:	f000 fc54 	bl	800cdf4 <__lshift>
 800c54c:	f10a 0301 	add.w	r3, sl, #1
 800c550:	462f      	mov	r7, r5
 800c552:	4605      	mov	r5, r0
 800c554:	9307      	str	r3, [sp, #28]
 800c556:	9b00      	ldr	r3, [sp, #0]
 800c558:	4453      	add	r3, sl
 800c55a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c55c:	9b02      	ldr	r3, [sp, #8]
 800c55e:	f003 0301 	and.w	r3, r3, #1
 800c562:	930a      	str	r3, [sp, #40]	@ 0x28
 800c564:	9b07      	ldr	r3, [sp, #28]
 800c566:	4621      	mov	r1, r4
 800c568:	4648      	mov	r0, r9
 800c56a:	3b01      	subs	r3, #1
 800c56c:	9300      	str	r3, [sp, #0]
 800c56e:	f7ff fa93 	bl	800ba98 <quorem>
 800c572:	4639      	mov	r1, r7
 800c574:	9002      	str	r0, [sp, #8]
 800c576:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c57a:	4648      	mov	r0, r9
 800c57c:	f000 fca6 	bl	800cecc <__mcmp>
 800c580:	462a      	mov	r2, r5
 800c582:	9008      	str	r0, [sp, #32]
 800c584:	4621      	mov	r1, r4
 800c586:	4658      	mov	r0, fp
 800c588:	f000 fcbc 	bl	800cf04 <__mdiff>
 800c58c:	68c2      	ldr	r2, [r0, #12]
 800c58e:	4606      	mov	r6, r0
 800c590:	bb02      	cbnz	r2, 800c5d4 <_dtoa_r+0xa1c>
 800c592:	4601      	mov	r1, r0
 800c594:	4648      	mov	r0, r9
 800c596:	f000 fc99 	bl	800cecc <__mcmp>
 800c59a:	4602      	mov	r2, r0
 800c59c:	4631      	mov	r1, r6
 800c59e:	4658      	mov	r0, fp
 800c5a0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c5a2:	f000 fa0d 	bl	800c9c0 <_Bfree>
 800c5a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5aa:	9e07      	ldr	r6, [sp, #28]
 800c5ac:	ea43 0102 	orr.w	r1, r3, r2
 800c5b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5b2:	4319      	orrs	r1, r3
 800c5b4:	d110      	bne.n	800c5d8 <_dtoa_r+0xa20>
 800c5b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c5ba:	d029      	beq.n	800c610 <_dtoa_r+0xa58>
 800c5bc:	9b08      	ldr	r3, [sp, #32]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	dd02      	ble.n	800c5c8 <_dtoa_r+0xa10>
 800c5c2:	9b02      	ldr	r3, [sp, #8]
 800c5c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c5c8:	9b00      	ldr	r3, [sp, #0]
 800c5ca:	f883 8000 	strb.w	r8, [r3]
 800c5ce:	e63f      	b.n	800c250 <_dtoa_r+0x698>
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	e7bb      	b.n	800c54c <_dtoa_r+0x994>
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	e7e1      	b.n	800c59c <_dtoa_r+0x9e4>
 800c5d8:	9b08      	ldr	r3, [sp, #32]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	db04      	blt.n	800c5e8 <_dtoa_r+0xa30>
 800c5de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5e0:	430b      	orrs	r3, r1
 800c5e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5e4:	430b      	orrs	r3, r1
 800c5e6:	d120      	bne.n	800c62a <_dtoa_r+0xa72>
 800c5e8:	2a00      	cmp	r2, #0
 800c5ea:	dded      	ble.n	800c5c8 <_dtoa_r+0xa10>
 800c5ec:	4649      	mov	r1, r9
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	4658      	mov	r0, fp
 800c5f2:	f000 fbff 	bl	800cdf4 <__lshift>
 800c5f6:	4621      	mov	r1, r4
 800c5f8:	4681      	mov	r9, r0
 800c5fa:	f000 fc67 	bl	800cecc <__mcmp>
 800c5fe:	2800      	cmp	r0, #0
 800c600:	dc03      	bgt.n	800c60a <_dtoa_r+0xa52>
 800c602:	d1e1      	bne.n	800c5c8 <_dtoa_r+0xa10>
 800c604:	f018 0f01 	tst.w	r8, #1
 800c608:	d0de      	beq.n	800c5c8 <_dtoa_r+0xa10>
 800c60a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c60e:	d1d8      	bne.n	800c5c2 <_dtoa_r+0xa0a>
 800c610:	2339      	movs	r3, #57	@ 0x39
 800c612:	9a00      	ldr	r2, [sp, #0]
 800c614:	7013      	strb	r3, [r2, #0]
 800c616:	4633      	mov	r3, r6
 800c618:	461e      	mov	r6, r3
 800c61a:	3b01      	subs	r3, #1
 800c61c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c620:	2a39      	cmp	r2, #57	@ 0x39
 800c622:	d052      	beq.n	800c6ca <_dtoa_r+0xb12>
 800c624:	3201      	adds	r2, #1
 800c626:	701a      	strb	r2, [r3, #0]
 800c628:	e612      	b.n	800c250 <_dtoa_r+0x698>
 800c62a:	2a00      	cmp	r2, #0
 800c62c:	dd07      	ble.n	800c63e <_dtoa_r+0xa86>
 800c62e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c632:	d0ed      	beq.n	800c610 <_dtoa_r+0xa58>
 800c634:	f108 0301 	add.w	r3, r8, #1
 800c638:	9a00      	ldr	r2, [sp, #0]
 800c63a:	7013      	strb	r3, [r2, #0]
 800c63c:	e608      	b.n	800c250 <_dtoa_r+0x698>
 800c63e:	9b07      	ldr	r3, [sp, #28]
 800c640:	9a07      	ldr	r2, [sp, #28]
 800c642:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c648:	4293      	cmp	r3, r2
 800c64a:	d028      	beq.n	800c69e <_dtoa_r+0xae6>
 800c64c:	4649      	mov	r1, r9
 800c64e:	2300      	movs	r3, #0
 800c650:	220a      	movs	r2, #10
 800c652:	4658      	mov	r0, fp
 800c654:	f000 f9d6 	bl	800ca04 <__multadd>
 800c658:	42af      	cmp	r7, r5
 800c65a:	4681      	mov	r9, r0
 800c65c:	f04f 0300 	mov.w	r3, #0
 800c660:	f04f 020a 	mov.w	r2, #10
 800c664:	4639      	mov	r1, r7
 800c666:	4658      	mov	r0, fp
 800c668:	d107      	bne.n	800c67a <_dtoa_r+0xac2>
 800c66a:	f000 f9cb 	bl	800ca04 <__multadd>
 800c66e:	4607      	mov	r7, r0
 800c670:	4605      	mov	r5, r0
 800c672:	9b07      	ldr	r3, [sp, #28]
 800c674:	3301      	adds	r3, #1
 800c676:	9307      	str	r3, [sp, #28]
 800c678:	e774      	b.n	800c564 <_dtoa_r+0x9ac>
 800c67a:	f000 f9c3 	bl	800ca04 <__multadd>
 800c67e:	4629      	mov	r1, r5
 800c680:	4607      	mov	r7, r0
 800c682:	2300      	movs	r3, #0
 800c684:	220a      	movs	r2, #10
 800c686:	4658      	mov	r0, fp
 800c688:	f000 f9bc 	bl	800ca04 <__multadd>
 800c68c:	4605      	mov	r5, r0
 800c68e:	e7f0      	b.n	800c672 <_dtoa_r+0xaba>
 800c690:	9b00      	ldr	r3, [sp, #0]
 800c692:	2700      	movs	r7, #0
 800c694:	2b00      	cmp	r3, #0
 800c696:	bfcc      	ite	gt
 800c698:	461e      	movgt	r6, r3
 800c69a:	2601      	movle	r6, #1
 800c69c:	4456      	add	r6, sl
 800c69e:	4649      	mov	r1, r9
 800c6a0:	2201      	movs	r2, #1
 800c6a2:	4658      	mov	r0, fp
 800c6a4:	f000 fba6 	bl	800cdf4 <__lshift>
 800c6a8:	4621      	mov	r1, r4
 800c6aa:	4681      	mov	r9, r0
 800c6ac:	f000 fc0e 	bl	800cecc <__mcmp>
 800c6b0:	2800      	cmp	r0, #0
 800c6b2:	dcb0      	bgt.n	800c616 <_dtoa_r+0xa5e>
 800c6b4:	d102      	bne.n	800c6bc <_dtoa_r+0xb04>
 800c6b6:	f018 0f01 	tst.w	r8, #1
 800c6ba:	d1ac      	bne.n	800c616 <_dtoa_r+0xa5e>
 800c6bc:	4633      	mov	r3, r6
 800c6be:	461e      	mov	r6, r3
 800c6c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c6c4:	2a30      	cmp	r2, #48	@ 0x30
 800c6c6:	d0fa      	beq.n	800c6be <_dtoa_r+0xb06>
 800c6c8:	e5c2      	b.n	800c250 <_dtoa_r+0x698>
 800c6ca:	459a      	cmp	sl, r3
 800c6cc:	d1a4      	bne.n	800c618 <_dtoa_r+0xa60>
 800c6ce:	9b04      	ldr	r3, [sp, #16]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	9304      	str	r3, [sp, #16]
 800c6d4:	2331      	movs	r3, #49	@ 0x31
 800c6d6:	f88a 3000 	strb.w	r3, [sl]
 800c6da:	e5b9      	b.n	800c250 <_dtoa_r+0x698>
 800c6dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c6de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c73c <_dtoa_r+0xb84>
 800c6e2:	b11b      	cbz	r3, 800c6ec <_dtoa_r+0xb34>
 800c6e4:	f10a 0308 	add.w	r3, sl, #8
 800c6e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c6ea:	6013      	str	r3, [r2, #0]
 800c6ec:	4650      	mov	r0, sl
 800c6ee:	b019      	add	sp, #100	@ 0x64
 800c6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	f77f ae37 	ble.w	800c36a <_dtoa_r+0x7b2>
 800c6fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800c700:	2001      	movs	r0, #1
 800c702:	e655      	b.n	800c3b0 <_dtoa_r+0x7f8>
 800c704:	9b00      	ldr	r3, [sp, #0]
 800c706:	2b00      	cmp	r3, #0
 800c708:	f77f aed6 	ble.w	800c4b8 <_dtoa_r+0x900>
 800c70c:	4656      	mov	r6, sl
 800c70e:	4621      	mov	r1, r4
 800c710:	4648      	mov	r0, r9
 800c712:	f7ff f9c1 	bl	800ba98 <quorem>
 800c716:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c71a:	9b00      	ldr	r3, [sp, #0]
 800c71c:	f806 8b01 	strb.w	r8, [r6], #1
 800c720:	eba6 020a 	sub.w	r2, r6, sl
 800c724:	4293      	cmp	r3, r2
 800c726:	ddb3      	ble.n	800c690 <_dtoa_r+0xad8>
 800c728:	4649      	mov	r1, r9
 800c72a:	2300      	movs	r3, #0
 800c72c:	220a      	movs	r2, #10
 800c72e:	4658      	mov	r0, fp
 800c730:	f000 f968 	bl	800ca04 <__multadd>
 800c734:	4681      	mov	r9, r0
 800c736:	e7ea      	b.n	800c70e <_dtoa_r+0xb56>
 800c738:	0800f2e1 	.word	0x0800f2e1
 800c73c:	0800f265 	.word	0x0800f265

0800c740 <_free_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	4605      	mov	r5, r0
 800c744:	2900      	cmp	r1, #0
 800c746:	d041      	beq.n	800c7cc <_free_r+0x8c>
 800c748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c74c:	1f0c      	subs	r4, r1, #4
 800c74e:	2b00      	cmp	r3, #0
 800c750:	bfb8      	it	lt
 800c752:	18e4      	addlt	r4, r4, r3
 800c754:	f000 f8e8 	bl	800c928 <__malloc_lock>
 800c758:	4a1d      	ldr	r2, [pc, #116]	@ (800c7d0 <_free_r+0x90>)
 800c75a:	6813      	ldr	r3, [r2, #0]
 800c75c:	b933      	cbnz	r3, 800c76c <_free_r+0x2c>
 800c75e:	6063      	str	r3, [r4, #4]
 800c760:	6014      	str	r4, [r2, #0]
 800c762:	4628      	mov	r0, r5
 800c764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c768:	f000 b8e4 	b.w	800c934 <__malloc_unlock>
 800c76c:	42a3      	cmp	r3, r4
 800c76e:	d908      	bls.n	800c782 <_free_r+0x42>
 800c770:	6820      	ldr	r0, [r4, #0]
 800c772:	1821      	adds	r1, r4, r0
 800c774:	428b      	cmp	r3, r1
 800c776:	bf01      	itttt	eq
 800c778:	6819      	ldreq	r1, [r3, #0]
 800c77a:	685b      	ldreq	r3, [r3, #4]
 800c77c:	1809      	addeq	r1, r1, r0
 800c77e:	6021      	streq	r1, [r4, #0]
 800c780:	e7ed      	b.n	800c75e <_free_r+0x1e>
 800c782:	461a      	mov	r2, r3
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	b10b      	cbz	r3, 800c78c <_free_r+0x4c>
 800c788:	42a3      	cmp	r3, r4
 800c78a:	d9fa      	bls.n	800c782 <_free_r+0x42>
 800c78c:	6811      	ldr	r1, [r2, #0]
 800c78e:	1850      	adds	r0, r2, r1
 800c790:	42a0      	cmp	r0, r4
 800c792:	d10b      	bne.n	800c7ac <_free_r+0x6c>
 800c794:	6820      	ldr	r0, [r4, #0]
 800c796:	4401      	add	r1, r0
 800c798:	1850      	adds	r0, r2, r1
 800c79a:	6011      	str	r1, [r2, #0]
 800c79c:	4283      	cmp	r3, r0
 800c79e:	d1e0      	bne.n	800c762 <_free_r+0x22>
 800c7a0:	6818      	ldr	r0, [r3, #0]
 800c7a2:	685b      	ldr	r3, [r3, #4]
 800c7a4:	4408      	add	r0, r1
 800c7a6:	6053      	str	r3, [r2, #4]
 800c7a8:	6010      	str	r0, [r2, #0]
 800c7aa:	e7da      	b.n	800c762 <_free_r+0x22>
 800c7ac:	d902      	bls.n	800c7b4 <_free_r+0x74>
 800c7ae:	230c      	movs	r3, #12
 800c7b0:	602b      	str	r3, [r5, #0]
 800c7b2:	e7d6      	b.n	800c762 <_free_r+0x22>
 800c7b4:	6820      	ldr	r0, [r4, #0]
 800c7b6:	1821      	adds	r1, r4, r0
 800c7b8:	428b      	cmp	r3, r1
 800c7ba:	bf02      	ittt	eq
 800c7bc:	6819      	ldreq	r1, [r3, #0]
 800c7be:	685b      	ldreq	r3, [r3, #4]
 800c7c0:	1809      	addeq	r1, r1, r0
 800c7c2:	6063      	str	r3, [r4, #4]
 800c7c4:	bf08      	it	eq
 800c7c6:	6021      	streq	r1, [r4, #0]
 800c7c8:	6054      	str	r4, [r2, #4]
 800c7ca:	e7ca      	b.n	800c762 <_free_r+0x22>
 800c7cc:	bd38      	pop	{r3, r4, r5, pc}
 800c7ce:	bf00      	nop
 800c7d0:	20000600 	.word	0x20000600

0800c7d4 <malloc>:
 800c7d4:	4b02      	ldr	r3, [pc, #8]	@ (800c7e0 <malloc+0xc>)
 800c7d6:	4601      	mov	r1, r0
 800c7d8:	6818      	ldr	r0, [r3, #0]
 800c7da:	f000 b825 	b.w	800c828 <_malloc_r>
 800c7de:	bf00      	nop
 800c7e0:	20000018 	.word	0x20000018

0800c7e4 <sbrk_aligned>:
 800c7e4:	b570      	push	{r4, r5, r6, lr}
 800c7e6:	4e0f      	ldr	r6, [pc, #60]	@ (800c824 <sbrk_aligned+0x40>)
 800c7e8:	460c      	mov	r4, r1
 800c7ea:	4605      	mov	r5, r0
 800c7ec:	6831      	ldr	r1, [r6, #0]
 800c7ee:	b911      	cbnz	r1, 800c7f6 <sbrk_aligned+0x12>
 800c7f0:	f001 ffee 	bl	800e7d0 <_sbrk_r>
 800c7f4:	6030      	str	r0, [r6, #0]
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	4628      	mov	r0, r5
 800c7fa:	f001 ffe9 	bl	800e7d0 <_sbrk_r>
 800c7fe:	1c43      	adds	r3, r0, #1
 800c800:	d103      	bne.n	800c80a <sbrk_aligned+0x26>
 800c802:	f04f 34ff 	mov.w	r4, #4294967295
 800c806:	4620      	mov	r0, r4
 800c808:	bd70      	pop	{r4, r5, r6, pc}
 800c80a:	1cc4      	adds	r4, r0, #3
 800c80c:	f024 0403 	bic.w	r4, r4, #3
 800c810:	42a0      	cmp	r0, r4
 800c812:	d0f8      	beq.n	800c806 <sbrk_aligned+0x22>
 800c814:	1a21      	subs	r1, r4, r0
 800c816:	4628      	mov	r0, r5
 800c818:	f001 ffda 	bl	800e7d0 <_sbrk_r>
 800c81c:	3001      	adds	r0, #1
 800c81e:	d1f2      	bne.n	800c806 <sbrk_aligned+0x22>
 800c820:	e7ef      	b.n	800c802 <sbrk_aligned+0x1e>
 800c822:	bf00      	nop
 800c824:	200005fc 	.word	0x200005fc

0800c828 <_malloc_r>:
 800c828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c82c:	1ccd      	adds	r5, r1, #3
 800c82e:	4606      	mov	r6, r0
 800c830:	f025 0503 	bic.w	r5, r5, #3
 800c834:	3508      	adds	r5, #8
 800c836:	2d0c      	cmp	r5, #12
 800c838:	bf38      	it	cc
 800c83a:	250c      	movcc	r5, #12
 800c83c:	2d00      	cmp	r5, #0
 800c83e:	db01      	blt.n	800c844 <_malloc_r+0x1c>
 800c840:	42a9      	cmp	r1, r5
 800c842:	d904      	bls.n	800c84e <_malloc_r+0x26>
 800c844:	230c      	movs	r3, #12
 800c846:	6033      	str	r3, [r6, #0]
 800c848:	2000      	movs	r0, #0
 800c84a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c84e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c924 <_malloc_r+0xfc>
 800c852:	f000 f869 	bl	800c928 <__malloc_lock>
 800c856:	f8d8 3000 	ldr.w	r3, [r8]
 800c85a:	461c      	mov	r4, r3
 800c85c:	bb44      	cbnz	r4, 800c8b0 <_malloc_r+0x88>
 800c85e:	4629      	mov	r1, r5
 800c860:	4630      	mov	r0, r6
 800c862:	f7ff ffbf 	bl	800c7e4 <sbrk_aligned>
 800c866:	1c43      	adds	r3, r0, #1
 800c868:	4604      	mov	r4, r0
 800c86a:	d158      	bne.n	800c91e <_malloc_r+0xf6>
 800c86c:	f8d8 4000 	ldr.w	r4, [r8]
 800c870:	4627      	mov	r7, r4
 800c872:	2f00      	cmp	r7, #0
 800c874:	d143      	bne.n	800c8fe <_malloc_r+0xd6>
 800c876:	2c00      	cmp	r4, #0
 800c878:	d04b      	beq.n	800c912 <_malloc_r+0xea>
 800c87a:	6823      	ldr	r3, [r4, #0]
 800c87c:	4639      	mov	r1, r7
 800c87e:	4630      	mov	r0, r6
 800c880:	eb04 0903 	add.w	r9, r4, r3
 800c884:	f001 ffa4 	bl	800e7d0 <_sbrk_r>
 800c888:	4581      	cmp	r9, r0
 800c88a:	d142      	bne.n	800c912 <_malloc_r+0xea>
 800c88c:	6821      	ldr	r1, [r4, #0]
 800c88e:	4630      	mov	r0, r6
 800c890:	1a6d      	subs	r5, r5, r1
 800c892:	4629      	mov	r1, r5
 800c894:	f7ff ffa6 	bl	800c7e4 <sbrk_aligned>
 800c898:	3001      	adds	r0, #1
 800c89a:	d03a      	beq.n	800c912 <_malloc_r+0xea>
 800c89c:	6823      	ldr	r3, [r4, #0]
 800c89e:	442b      	add	r3, r5
 800c8a0:	6023      	str	r3, [r4, #0]
 800c8a2:	f8d8 3000 	ldr.w	r3, [r8]
 800c8a6:	685a      	ldr	r2, [r3, #4]
 800c8a8:	bb62      	cbnz	r2, 800c904 <_malloc_r+0xdc>
 800c8aa:	f8c8 7000 	str.w	r7, [r8]
 800c8ae:	e00f      	b.n	800c8d0 <_malloc_r+0xa8>
 800c8b0:	6822      	ldr	r2, [r4, #0]
 800c8b2:	1b52      	subs	r2, r2, r5
 800c8b4:	d420      	bmi.n	800c8f8 <_malloc_r+0xd0>
 800c8b6:	2a0b      	cmp	r2, #11
 800c8b8:	d917      	bls.n	800c8ea <_malloc_r+0xc2>
 800c8ba:	1961      	adds	r1, r4, r5
 800c8bc:	42a3      	cmp	r3, r4
 800c8be:	6025      	str	r5, [r4, #0]
 800c8c0:	bf18      	it	ne
 800c8c2:	6059      	strne	r1, [r3, #4]
 800c8c4:	6863      	ldr	r3, [r4, #4]
 800c8c6:	bf08      	it	eq
 800c8c8:	f8c8 1000 	streq.w	r1, [r8]
 800c8cc:	5162      	str	r2, [r4, r5]
 800c8ce:	604b      	str	r3, [r1, #4]
 800c8d0:	4630      	mov	r0, r6
 800c8d2:	f000 f82f 	bl	800c934 <__malloc_unlock>
 800c8d6:	f104 000b 	add.w	r0, r4, #11
 800c8da:	1d23      	adds	r3, r4, #4
 800c8dc:	f020 0007 	bic.w	r0, r0, #7
 800c8e0:	1ac2      	subs	r2, r0, r3
 800c8e2:	bf1c      	itt	ne
 800c8e4:	1a1b      	subne	r3, r3, r0
 800c8e6:	50a3      	strne	r3, [r4, r2]
 800c8e8:	e7af      	b.n	800c84a <_malloc_r+0x22>
 800c8ea:	6862      	ldr	r2, [r4, #4]
 800c8ec:	42a3      	cmp	r3, r4
 800c8ee:	bf0c      	ite	eq
 800c8f0:	f8c8 2000 	streq.w	r2, [r8]
 800c8f4:	605a      	strne	r2, [r3, #4]
 800c8f6:	e7eb      	b.n	800c8d0 <_malloc_r+0xa8>
 800c8f8:	4623      	mov	r3, r4
 800c8fa:	6864      	ldr	r4, [r4, #4]
 800c8fc:	e7ae      	b.n	800c85c <_malloc_r+0x34>
 800c8fe:	463c      	mov	r4, r7
 800c900:	687f      	ldr	r7, [r7, #4]
 800c902:	e7b6      	b.n	800c872 <_malloc_r+0x4a>
 800c904:	461a      	mov	r2, r3
 800c906:	685b      	ldr	r3, [r3, #4]
 800c908:	42a3      	cmp	r3, r4
 800c90a:	d1fb      	bne.n	800c904 <_malloc_r+0xdc>
 800c90c:	2300      	movs	r3, #0
 800c90e:	6053      	str	r3, [r2, #4]
 800c910:	e7de      	b.n	800c8d0 <_malloc_r+0xa8>
 800c912:	230c      	movs	r3, #12
 800c914:	4630      	mov	r0, r6
 800c916:	6033      	str	r3, [r6, #0]
 800c918:	f000 f80c 	bl	800c934 <__malloc_unlock>
 800c91c:	e794      	b.n	800c848 <_malloc_r+0x20>
 800c91e:	6005      	str	r5, [r0, #0]
 800c920:	e7d6      	b.n	800c8d0 <_malloc_r+0xa8>
 800c922:	bf00      	nop
 800c924:	20000600 	.word	0x20000600

0800c928 <__malloc_lock>:
 800c928:	4801      	ldr	r0, [pc, #4]	@ (800c930 <__malloc_lock+0x8>)
 800c92a:	f7ff b89e 	b.w	800ba6a <__retarget_lock_acquire_recursive>
 800c92e:	bf00      	nop
 800c930:	200005f8 	.word	0x200005f8

0800c934 <__malloc_unlock>:
 800c934:	4801      	ldr	r0, [pc, #4]	@ (800c93c <__malloc_unlock+0x8>)
 800c936:	f7ff b899 	b.w	800ba6c <__retarget_lock_release_recursive>
 800c93a:	bf00      	nop
 800c93c:	200005f8 	.word	0x200005f8

0800c940 <_Balloc>:
 800c940:	b570      	push	{r4, r5, r6, lr}
 800c942:	69c6      	ldr	r6, [r0, #28]
 800c944:	4604      	mov	r4, r0
 800c946:	460d      	mov	r5, r1
 800c948:	b976      	cbnz	r6, 800c968 <_Balloc+0x28>
 800c94a:	2010      	movs	r0, #16
 800c94c:	f7ff ff42 	bl	800c7d4 <malloc>
 800c950:	4602      	mov	r2, r0
 800c952:	61e0      	str	r0, [r4, #28]
 800c954:	b920      	cbnz	r0, 800c960 <_Balloc+0x20>
 800c956:	4b18      	ldr	r3, [pc, #96]	@ (800c9b8 <_Balloc+0x78>)
 800c958:	216b      	movs	r1, #107	@ 0x6b
 800c95a:	4818      	ldr	r0, [pc, #96]	@ (800c9bc <_Balloc+0x7c>)
 800c95c:	f001 ff60 	bl	800e820 <__assert_func>
 800c960:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c964:	6006      	str	r6, [r0, #0]
 800c966:	60c6      	str	r6, [r0, #12]
 800c968:	69e6      	ldr	r6, [r4, #28]
 800c96a:	68f3      	ldr	r3, [r6, #12]
 800c96c:	b183      	cbz	r3, 800c990 <_Balloc+0x50>
 800c96e:	69e3      	ldr	r3, [r4, #28]
 800c970:	68db      	ldr	r3, [r3, #12]
 800c972:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c976:	b9b8      	cbnz	r0, 800c9a8 <_Balloc+0x68>
 800c978:	2101      	movs	r1, #1
 800c97a:	4620      	mov	r0, r4
 800c97c:	fa01 f605 	lsl.w	r6, r1, r5
 800c980:	1d72      	adds	r2, r6, #5
 800c982:	0092      	lsls	r2, r2, #2
 800c984:	f001 ff6a 	bl	800e85c <_calloc_r>
 800c988:	b160      	cbz	r0, 800c9a4 <_Balloc+0x64>
 800c98a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c98e:	e00e      	b.n	800c9ae <_Balloc+0x6e>
 800c990:	2221      	movs	r2, #33	@ 0x21
 800c992:	2104      	movs	r1, #4
 800c994:	4620      	mov	r0, r4
 800c996:	f001 ff61 	bl	800e85c <_calloc_r>
 800c99a:	69e3      	ldr	r3, [r4, #28]
 800c99c:	60f0      	str	r0, [r6, #12]
 800c99e:	68db      	ldr	r3, [r3, #12]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d1e4      	bne.n	800c96e <_Balloc+0x2e>
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	bd70      	pop	{r4, r5, r6, pc}
 800c9a8:	6802      	ldr	r2, [r0, #0]
 800c9aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c9b4:	e7f7      	b.n	800c9a6 <_Balloc+0x66>
 800c9b6:	bf00      	nop
 800c9b8:	0800f272 	.word	0x0800f272
 800c9bc:	0800f2f2 	.word	0x0800f2f2

0800c9c0 <_Bfree>:
 800c9c0:	b570      	push	{r4, r5, r6, lr}
 800c9c2:	69c6      	ldr	r6, [r0, #28]
 800c9c4:	4605      	mov	r5, r0
 800c9c6:	460c      	mov	r4, r1
 800c9c8:	b976      	cbnz	r6, 800c9e8 <_Bfree+0x28>
 800c9ca:	2010      	movs	r0, #16
 800c9cc:	f7ff ff02 	bl	800c7d4 <malloc>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	61e8      	str	r0, [r5, #28]
 800c9d4:	b920      	cbnz	r0, 800c9e0 <_Bfree+0x20>
 800c9d6:	4b09      	ldr	r3, [pc, #36]	@ (800c9fc <_Bfree+0x3c>)
 800c9d8:	218f      	movs	r1, #143	@ 0x8f
 800c9da:	4809      	ldr	r0, [pc, #36]	@ (800ca00 <_Bfree+0x40>)
 800c9dc:	f001 ff20 	bl	800e820 <__assert_func>
 800c9e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9e4:	6006      	str	r6, [r0, #0]
 800c9e6:	60c6      	str	r6, [r0, #12]
 800c9e8:	b13c      	cbz	r4, 800c9fa <_Bfree+0x3a>
 800c9ea:	69eb      	ldr	r3, [r5, #28]
 800c9ec:	6862      	ldr	r2, [r4, #4]
 800c9ee:	68db      	ldr	r3, [r3, #12]
 800c9f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c9f4:	6021      	str	r1, [r4, #0]
 800c9f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c9fa:	bd70      	pop	{r4, r5, r6, pc}
 800c9fc:	0800f272 	.word	0x0800f272
 800ca00:	0800f2f2 	.word	0x0800f2f2

0800ca04 <__multadd>:
 800ca04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca08:	f101 0c14 	add.w	ip, r1, #20
 800ca0c:	4607      	mov	r7, r0
 800ca0e:	460c      	mov	r4, r1
 800ca10:	461e      	mov	r6, r3
 800ca12:	690d      	ldr	r5, [r1, #16]
 800ca14:	2000      	movs	r0, #0
 800ca16:	f8dc 3000 	ldr.w	r3, [ip]
 800ca1a:	3001      	adds	r0, #1
 800ca1c:	b299      	uxth	r1, r3
 800ca1e:	4285      	cmp	r5, r0
 800ca20:	fb02 6101 	mla	r1, r2, r1, r6
 800ca24:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ca28:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800ca2c:	b289      	uxth	r1, r1
 800ca2e:	fb02 3306 	mla	r3, r2, r6, r3
 800ca32:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ca36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ca3a:	f84c 1b04 	str.w	r1, [ip], #4
 800ca3e:	dcea      	bgt.n	800ca16 <__multadd+0x12>
 800ca40:	b30e      	cbz	r6, 800ca86 <__multadd+0x82>
 800ca42:	68a3      	ldr	r3, [r4, #8]
 800ca44:	42ab      	cmp	r3, r5
 800ca46:	dc19      	bgt.n	800ca7c <__multadd+0x78>
 800ca48:	6861      	ldr	r1, [r4, #4]
 800ca4a:	4638      	mov	r0, r7
 800ca4c:	3101      	adds	r1, #1
 800ca4e:	f7ff ff77 	bl	800c940 <_Balloc>
 800ca52:	4680      	mov	r8, r0
 800ca54:	b928      	cbnz	r0, 800ca62 <__multadd+0x5e>
 800ca56:	4602      	mov	r2, r0
 800ca58:	4b0c      	ldr	r3, [pc, #48]	@ (800ca8c <__multadd+0x88>)
 800ca5a:	21ba      	movs	r1, #186	@ 0xba
 800ca5c:	480c      	ldr	r0, [pc, #48]	@ (800ca90 <__multadd+0x8c>)
 800ca5e:	f001 fedf 	bl	800e820 <__assert_func>
 800ca62:	6922      	ldr	r2, [r4, #16]
 800ca64:	f104 010c 	add.w	r1, r4, #12
 800ca68:	300c      	adds	r0, #12
 800ca6a:	3202      	adds	r2, #2
 800ca6c:	0092      	lsls	r2, r2, #2
 800ca6e:	f001 febf 	bl	800e7f0 <memcpy>
 800ca72:	4621      	mov	r1, r4
 800ca74:	4644      	mov	r4, r8
 800ca76:	4638      	mov	r0, r7
 800ca78:	f7ff ffa2 	bl	800c9c0 <_Bfree>
 800ca7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca80:	3501      	adds	r5, #1
 800ca82:	615e      	str	r6, [r3, #20]
 800ca84:	6125      	str	r5, [r4, #16]
 800ca86:	4620      	mov	r0, r4
 800ca88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca8c:	0800f2e1 	.word	0x0800f2e1
 800ca90:	0800f2f2 	.word	0x0800f2f2

0800ca94 <__s2b>:
 800ca94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca98:	4615      	mov	r5, r2
 800ca9a:	461f      	mov	r7, r3
 800ca9c:	2209      	movs	r2, #9
 800ca9e:	3308      	adds	r3, #8
 800caa0:	460c      	mov	r4, r1
 800caa2:	4606      	mov	r6, r0
 800caa4:	2100      	movs	r1, #0
 800caa6:	fb93 f3f2 	sdiv	r3, r3, r2
 800caaa:	2201      	movs	r2, #1
 800caac:	429a      	cmp	r2, r3
 800caae:	db09      	blt.n	800cac4 <__s2b+0x30>
 800cab0:	4630      	mov	r0, r6
 800cab2:	f7ff ff45 	bl	800c940 <_Balloc>
 800cab6:	b940      	cbnz	r0, 800caca <__s2b+0x36>
 800cab8:	4602      	mov	r2, r0
 800caba:	4b19      	ldr	r3, [pc, #100]	@ (800cb20 <__s2b+0x8c>)
 800cabc:	21d3      	movs	r1, #211	@ 0xd3
 800cabe:	4819      	ldr	r0, [pc, #100]	@ (800cb24 <__s2b+0x90>)
 800cac0:	f001 feae 	bl	800e820 <__assert_func>
 800cac4:	0052      	lsls	r2, r2, #1
 800cac6:	3101      	adds	r1, #1
 800cac8:	e7f0      	b.n	800caac <__s2b+0x18>
 800caca:	9b08      	ldr	r3, [sp, #32]
 800cacc:	2d09      	cmp	r5, #9
 800cace:	6143      	str	r3, [r0, #20]
 800cad0:	f04f 0301 	mov.w	r3, #1
 800cad4:	6103      	str	r3, [r0, #16]
 800cad6:	dd16      	ble.n	800cb06 <__s2b+0x72>
 800cad8:	f104 0909 	add.w	r9, r4, #9
 800cadc:	442c      	add	r4, r5
 800cade:	46c8      	mov	r8, r9
 800cae0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cae4:	4601      	mov	r1, r0
 800cae6:	220a      	movs	r2, #10
 800cae8:	4630      	mov	r0, r6
 800caea:	3b30      	subs	r3, #48	@ 0x30
 800caec:	f7ff ff8a 	bl	800ca04 <__multadd>
 800caf0:	45a0      	cmp	r8, r4
 800caf2:	d1f5      	bne.n	800cae0 <__s2b+0x4c>
 800caf4:	f1a5 0408 	sub.w	r4, r5, #8
 800caf8:	444c      	add	r4, r9
 800cafa:	1b2d      	subs	r5, r5, r4
 800cafc:	1963      	adds	r3, r4, r5
 800cafe:	42bb      	cmp	r3, r7
 800cb00:	db04      	blt.n	800cb0c <__s2b+0x78>
 800cb02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb06:	340a      	adds	r4, #10
 800cb08:	2509      	movs	r5, #9
 800cb0a:	e7f6      	b.n	800cafa <__s2b+0x66>
 800cb0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cb10:	4601      	mov	r1, r0
 800cb12:	220a      	movs	r2, #10
 800cb14:	4630      	mov	r0, r6
 800cb16:	3b30      	subs	r3, #48	@ 0x30
 800cb18:	f7ff ff74 	bl	800ca04 <__multadd>
 800cb1c:	e7ee      	b.n	800cafc <__s2b+0x68>
 800cb1e:	bf00      	nop
 800cb20:	0800f2e1 	.word	0x0800f2e1
 800cb24:	0800f2f2 	.word	0x0800f2f2

0800cb28 <__hi0bits>:
 800cb28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	bf36      	itet	cc
 800cb30:	0403      	lslcc	r3, r0, #16
 800cb32:	2000      	movcs	r0, #0
 800cb34:	2010      	movcc	r0, #16
 800cb36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cb3a:	bf3c      	itt	cc
 800cb3c:	021b      	lslcc	r3, r3, #8
 800cb3e:	3008      	addcc	r0, #8
 800cb40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb44:	bf3c      	itt	cc
 800cb46:	011b      	lslcc	r3, r3, #4
 800cb48:	3004      	addcc	r0, #4
 800cb4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb4e:	bf3c      	itt	cc
 800cb50:	009b      	lslcc	r3, r3, #2
 800cb52:	3002      	addcc	r0, #2
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	db05      	blt.n	800cb64 <__hi0bits+0x3c>
 800cb58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cb5c:	f100 0001 	add.w	r0, r0, #1
 800cb60:	bf08      	it	eq
 800cb62:	2020      	moveq	r0, #32
 800cb64:	4770      	bx	lr

0800cb66 <__lo0bits>:
 800cb66:	6803      	ldr	r3, [r0, #0]
 800cb68:	4602      	mov	r2, r0
 800cb6a:	f013 0007 	ands.w	r0, r3, #7
 800cb6e:	d00b      	beq.n	800cb88 <__lo0bits+0x22>
 800cb70:	07d9      	lsls	r1, r3, #31
 800cb72:	d421      	bmi.n	800cbb8 <__lo0bits+0x52>
 800cb74:	0798      	lsls	r0, r3, #30
 800cb76:	bf47      	ittee	mi
 800cb78:	085b      	lsrmi	r3, r3, #1
 800cb7a:	2001      	movmi	r0, #1
 800cb7c:	089b      	lsrpl	r3, r3, #2
 800cb7e:	2002      	movpl	r0, #2
 800cb80:	bf4c      	ite	mi
 800cb82:	6013      	strmi	r3, [r2, #0]
 800cb84:	6013      	strpl	r3, [r2, #0]
 800cb86:	4770      	bx	lr
 800cb88:	b299      	uxth	r1, r3
 800cb8a:	b909      	cbnz	r1, 800cb90 <__lo0bits+0x2a>
 800cb8c:	0c1b      	lsrs	r3, r3, #16
 800cb8e:	2010      	movs	r0, #16
 800cb90:	b2d9      	uxtb	r1, r3
 800cb92:	b909      	cbnz	r1, 800cb98 <__lo0bits+0x32>
 800cb94:	3008      	adds	r0, #8
 800cb96:	0a1b      	lsrs	r3, r3, #8
 800cb98:	0719      	lsls	r1, r3, #28
 800cb9a:	bf04      	itt	eq
 800cb9c:	091b      	lsreq	r3, r3, #4
 800cb9e:	3004      	addeq	r0, #4
 800cba0:	0799      	lsls	r1, r3, #30
 800cba2:	bf04      	itt	eq
 800cba4:	089b      	lsreq	r3, r3, #2
 800cba6:	3002      	addeq	r0, #2
 800cba8:	07d9      	lsls	r1, r3, #31
 800cbaa:	d403      	bmi.n	800cbb4 <__lo0bits+0x4e>
 800cbac:	085b      	lsrs	r3, r3, #1
 800cbae:	f100 0001 	add.w	r0, r0, #1
 800cbb2:	d003      	beq.n	800cbbc <__lo0bits+0x56>
 800cbb4:	6013      	str	r3, [r2, #0]
 800cbb6:	4770      	bx	lr
 800cbb8:	2000      	movs	r0, #0
 800cbba:	4770      	bx	lr
 800cbbc:	2020      	movs	r0, #32
 800cbbe:	4770      	bx	lr

0800cbc0 <__i2b>:
 800cbc0:	b510      	push	{r4, lr}
 800cbc2:	460c      	mov	r4, r1
 800cbc4:	2101      	movs	r1, #1
 800cbc6:	f7ff febb 	bl	800c940 <_Balloc>
 800cbca:	4602      	mov	r2, r0
 800cbcc:	b928      	cbnz	r0, 800cbda <__i2b+0x1a>
 800cbce:	4b05      	ldr	r3, [pc, #20]	@ (800cbe4 <__i2b+0x24>)
 800cbd0:	f240 1145 	movw	r1, #325	@ 0x145
 800cbd4:	4804      	ldr	r0, [pc, #16]	@ (800cbe8 <__i2b+0x28>)
 800cbd6:	f001 fe23 	bl	800e820 <__assert_func>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	6144      	str	r4, [r0, #20]
 800cbde:	6103      	str	r3, [r0, #16]
 800cbe0:	bd10      	pop	{r4, pc}
 800cbe2:	bf00      	nop
 800cbe4:	0800f2e1 	.word	0x0800f2e1
 800cbe8:	0800f2f2 	.word	0x0800f2f2

0800cbec <__multiply>:
 800cbec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf0:	4614      	mov	r4, r2
 800cbf2:	690a      	ldr	r2, [r1, #16]
 800cbf4:	460f      	mov	r7, r1
 800cbf6:	b085      	sub	sp, #20
 800cbf8:	6923      	ldr	r3, [r4, #16]
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	bfa2      	ittt	ge
 800cbfe:	4623      	movge	r3, r4
 800cc00:	460c      	movge	r4, r1
 800cc02:	461f      	movge	r7, r3
 800cc04:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cc08:	68a3      	ldr	r3, [r4, #8]
 800cc0a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cc0e:	6861      	ldr	r1, [r4, #4]
 800cc10:	eb0a 0609 	add.w	r6, sl, r9
 800cc14:	42b3      	cmp	r3, r6
 800cc16:	bfb8      	it	lt
 800cc18:	3101      	addlt	r1, #1
 800cc1a:	f7ff fe91 	bl	800c940 <_Balloc>
 800cc1e:	b930      	cbnz	r0, 800cc2e <__multiply+0x42>
 800cc20:	4602      	mov	r2, r0
 800cc22:	4b45      	ldr	r3, [pc, #276]	@ (800cd38 <__multiply+0x14c>)
 800cc24:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cc28:	4844      	ldr	r0, [pc, #272]	@ (800cd3c <__multiply+0x150>)
 800cc2a:	f001 fdf9 	bl	800e820 <__assert_func>
 800cc2e:	f100 0514 	add.w	r5, r0, #20
 800cc32:	2200      	movs	r2, #0
 800cc34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cc38:	462b      	mov	r3, r5
 800cc3a:	4543      	cmp	r3, r8
 800cc3c:	d321      	bcc.n	800cc82 <__multiply+0x96>
 800cc3e:	f107 0114 	add.w	r1, r7, #20
 800cc42:	f104 0214 	add.w	r2, r4, #20
 800cc46:	f104 0715 	add.w	r7, r4, #21
 800cc4a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cc4e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cc52:	9302      	str	r3, [sp, #8]
 800cc54:	1b13      	subs	r3, r2, r4
 800cc56:	3b15      	subs	r3, #21
 800cc58:	f023 0303 	bic.w	r3, r3, #3
 800cc5c:	3304      	adds	r3, #4
 800cc5e:	42ba      	cmp	r2, r7
 800cc60:	bf38      	it	cc
 800cc62:	2304      	movcc	r3, #4
 800cc64:	9301      	str	r3, [sp, #4]
 800cc66:	9b02      	ldr	r3, [sp, #8]
 800cc68:	9103      	str	r1, [sp, #12]
 800cc6a:	428b      	cmp	r3, r1
 800cc6c:	d80c      	bhi.n	800cc88 <__multiply+0x9c>
 800cc6e:	2e00      	cmp	r6, #0
 800cc70:	dd03      	ble.n	800cc7a <__multiply+0x8e>
 800cc72:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d05b      	beq.n	800cd32 <__multiply+0x146>
 800cc7a:	6106      	str	r6, [r0, #16]
 800cc7c:	b005      	add	sp, #20
 800cc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc82:	f843 2b04 	str.w	r2, [r3], #4
 800cc86:	e7d8      	b.n	800cc3a <__multiply+0x4e>
 800cc88:	f8b1 a000 	ldrh.w	sl, [r1]
 800cc8c:	f1ba 0f00 	cmp.w	sl, #0
 800cc90:	d024      	beq.n	800ccdc <__multiply+0xf0>
 800cc92:	f104 0e14 	add.w	lr, r4, #20
 800cc96:	46a9      	mov	r9, r5
 800cc98:	f04f 0c00 	mov.w	ip, #0
 800cc9c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cca0:	f8d9 3000 	ldr.w	r3, [r9]
 800cca4:	fa1f fb87 	uxth.w	fp, r7
 800cca8:	4572      	cmp	r2, lr
 800ccaa:	b29b      	uxth	r3, r3
 800ccac:	fb0a 330b 	mla	r3, sl, fp, r3
 800ccb0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ccb4:	f8d9 7000 	ldr.w	r7, [r9]
 800ccb8:	4463      	add	r3, ip
 800ccba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ccbe:	fb0a c70b 	mla	r7, sl, fp, ip
 800ccc2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ccc6:	b29b      	uxth	r3, r3
 800ccc8:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cccc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ccd0:	f849 3b04 	str.w	r3, [r9], #4
 800ccd4:	d8e2      	bhi.n	800cc9c <__multiply+0xb0>
 800ccd6:	9b01      	ldr	r3, [sp, #4]
 800ccd8:	f845 c003 	str.w	ip, [r5, r3]
 800ccdc:	9b03      	ldr	r3, [sp, #12]
 800ccde:	3104      	adds	r1, #4
 800cce0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cce4:	f1b9 0f00 	cmp.w	r9, #0
 800cce8:	d021      	beq.n	800cd2e <__multiply+0x142>
 800ccea:	682b      	ldr	r3, [r5, #0]
 800ccec:	f104 0c14 	add.w	ip, r4, #20
 800ccf0:	46ae      	mov	lr, r5
 800ccf2:	f04f 0a00 	mov.w	sl, #0
 800ccf6:	f8bc b000 	ldrh.w	fp, [ip]
 800ccfa:	b29b      	uxth	r3, r3
 800ccfc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cd00:	fb09 770b 	mla	r7, r9, fp, r7
 800cd04:	4457      	add	r7, sl
 800cd06:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cd0a:	f84e 3b04 	str.w	r3, [lr], #4
 800cd0e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cd12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd16:	f8be 3000 	ldrh.w	r3, [lr]
 800cd1a:	4562      	cmp	r2, ip
 800cd1c:	fb09 330a 	mla	r3, r9, sl, r3
 800cd20:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cd24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd28:	d8e5      	bhi.n	800ccf6 <__multiply+0x10a>
 800cd2a:	9f01      	ldr	r7, [sp, #4]
 800cd2c:	51eb      	str	r3, [r5, r7]
 800cd2e:	3504      	adds	r5, #4
 800cd30:	e799      	b.n	800cc66 <__multiply+0x7a>
 800cd32:	3e01      	subs	r6, #1
 800cd34:	e79b      	b.n	800cc6e <__multiply+0x82>
 800cd36:	bf00      	nop
 800cd38:	0800f2e1 	.word	0x0800f2e1
 800cd3c:	0800f2f2 	.word	0x0800f2f2

0800cd40 <__pow5mult>:
 800cd40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd44:	4615      	mov	r5, r2
 800cd46:	f012 0203 	ands.w	r2, r2, #3
 800cd4a:	4607      	mov	r7, r0
 800cd4c:	460e      	mov	r6, r1
 800cd4e:	d007      	beq.n	800cd60 <__pow5mult+0x20>
 800cd50:	3a01      	subs	r2, #1
 800cd52:	4c25      	ldr	r4, [pc, #148]	@ (800cde8 <__pow5mult+0xa8>)
 800cd54:	2300      	movs	r3, #0
 800cd56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd5a:	f7ff fe53 	bl	800ca04 <__multadd>
 800cd5e:	4606      	mov	r6, r0
 800cd60:	10ad      	asrs	r5, r5, #2
 800cd62:	d03d      	beq.n	800cde0 <__pow5mult+0xa0>
 800cd64:	69fc      	ldr	r4, [r7, #28]
 800cd66:	b97c      	cbnz	r4, 800cd88 <__pow5mult+0x48>
 800cd68:	2010      	movs	r0, #16
 800cd6a:	f7ff fd33 	bl	800c7d4 <malloc>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	61f8      	str	r0, [r7, #28]
 800cd72:	b928      	cbnz	r0, 800cd80 <__pow5mult+0x40>
 800cd74:	4b1d      	ldr	r3, [pc, #116]	@ (800cdec <__pow5mult+0xac>)
 800cd76:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cd7a:	481d      	ldr	r0, [pc, #116]	@ (800cdf0 <__pow5mult+0xb0>)
 800cd7c:	f001 fd50 	bl	800e820 <__assert_func>
 800cd80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd84:	6004      	str	r4, [r0, #0]
 800cd86:	60c4      	str	r4, [r0, #12]
 800cd88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cd8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd90:	b94c      	cbnz	r4, 800cda6 <__pow5mult+0x66>
 800cd92:	f240 2171 	movw	r1, #625	@ 0x271
 800cd96:	4638      	mov	r0, r7
 800cd98:	f7ff ff12 	bl	800cbc0 <__i2b>
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	4604      	mov	r4, r0
 800cda0:	f8c8 0008 	str.w	r0, [r8, #8]
 800cda4:	6003      	str	r3, [r0, #0]
 800cda6:	f04f 0900 	mov.w	r9, #0
 800cdaa:	07eb      	lsls	r3, r5, #31
 800cdac:	d50a      	bpl.n	800cdc4 <__pow5mult+0x84>
 800cdae:	4631      	mov	r1, r6
 800cdb0:	4622      	mov	r2, r4
 800cdb2:	4638      	mov	r0, r7
 800cdb4:	f7ff ff1a 	bl	800cbec <__multiply>
 800cdb8:	4680      	mov	r8, r0
 800cdba:	4631      	mov	r1, r6
 800cdbc:	4638      	mov	r0, r7
 800cdbe:	4646      	mov	r6, r8
 800cdc0:	f7ff fdfe 	bl	800c9c0 <_Bfree>
 800cdc4:	106d      	asrs	r5, r5, #1
 800cdc6:	d00b      	beq.n	800cde0 <__pow5mult+0xa0>
 800cdc8:	6820      	ldr	r0, [r4, #0]
 800cdca:	b938      	cbnz	r0, 800cddc <__pow5mult+0x9c>
 800cdcc:	4622      	mov	r2, r4
 800cdce:	4621      	mov	r1, r4
 800cdd0:	4638      	mov	r0, r7
 800cdd2:	f7ff ff0b 	bl	800cbec <__multiply>
 800cdd6:	6020      	str	r0, [r4, #0]
 800cdd8:	f8c0 9000 	str.w	r9, [r0]
 800cddc:	4604      	mov	r4, r0
 800cdde:	e7e4      	b.n	800cdaa <__pow5mult+0x6a>
 800cde0:	4630      	mov	r0, r6
 800cde2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cde6:	bf00      	nop
 800cde8:	0800f34c 	.word	0x0800f34c
 800cdec:	0800f272 	.word	0x0800f272
 800cdf0:	0800f2f2 	.word	0x0800f2f2

0800cdf4 <__lshift>:
 800cdf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdf8:	460c      	mov	r4, r1
 800cdfa:	4607      	mov	r7, r0
 800cdfc:	4691      	mov	r9, r2
 800cdfe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce02:	6923      	ldr	r3, [r4, #16]
 800ce04:	6849      	ldr	r1, [r1, #4]
 800ce06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce0a:	68a3      	ldr	r3, [r4, #8]
 800ce0c:	f108 0601 	add.w	r6, r8, #1
 800ce10:	42b3      	cmp	r3, r6
 800ce12:	db0b      	blt.n	800ce2c <__lshift+0x38>
 800ce14:	4638      	mov	r0, r7
 800ce16:	f7ff fd93 	bl	800c940 <_Balloc>
 800ce1a:	4605      	mov	r5, r0
 800ce1c:	b948      	cbnz	r0, 800ce32 <__lshift+0x3e>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	4b28      	ldr	r3, [pc, #160]	@ (800cec4 <__lshift+0xd0>)
 800ce22:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ce26:	4828      	ldr	r0, [pc, #160]	@ (800cec8 <__lshift+0xd4>)
 800ce28:	f001 fcfa 	bl	800e820 <__assert_func>
 800ce2c:	3101      	adds	r1, #1
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	e7ee      	b.n	800ce10 <__lshift+0x1c>
 800ce32:	2300      	movs	r3, #0
 800ce34:	f100 0114 	add.w	r1, r0, #20
 800ce38:	f100 0210 	add.w	r2, r0, #16
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	4553      	cmp	r3, sl
 800ce40:	db33      	blt.n	800ceaa <__lshift+0xb6>
 800ce42:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce46:	f104 0314 	add.w	r3, r4, #20
 800ce4a:	6920      	ldr	r0, [r4, #16]
 800ce4c:	f019 091f 	ands.w	r9, r9, #31
 800ce50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce58:	d02b      	beq.n	800ceb2 <__lshift+0xbe>
 800ce5a:	f1c9 0e20 	rsb	lr, r9, #32
 800ce5e:	468a      	mov	sl, r1
 800ce60:	2200      	movs	r2, #0
 800ce62:	6818      	ldr	r0, [r3, #0]
 800ce64:	fa00 f009 	lsl.w	r0, r0, r9
 800ce68:	4310      	orrs	r0, r2
 800ce6a:	f84a 0b04 	str.w	r0, [sl], #4
 800ce6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce72:	459c      	cmp	ip, r3
 800ce74:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce78:	d8f3      	bhi.n	800ce62 <__lshift+0x6e>
 800ce7a:	ebac 0304 	sub.w	r3, ip, r4
 800ce7e:	f104 0015 	add.w	r0, r4, #21
 800ce82:	3b15      	subs	r3, #21
 800ce84:	f023 0303 	bic.w	r3, r3, #3
 800ce88:	3304      	adds	r3, #4
 800ce8a:	4584      	cmp	ip, r0
 800ce8c:	bf38      	it	cc
 800ce8e:	2304      	movcc	r3, #4
 800ce90:	50ca      	str	r2, [r1, r3]
 800ce92:	b10a      	cbz	r2, 800ce98 <__lshift+0xa4>
 800ce94:	f108 0602 	add.w	r6, r8, #2
 800ce98:	3e01      	subs	r6, #1
 800ce9a:	4638      	mov	r0, r7
 800ce9c:	4621      	mov	r1, r4
 800ce9e:	612e      	str	r6, [r5, #16]
 800cea0:	f7ff fd8e 	bl	800c9c0 <_Bfree>
 800cea4:	4628      	mov	r0, r5
 800cea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceaa:	3301      	adds	r3, #1
 800ceac:	f842 0f04 	str.w	r0, [r2, #4]!
 800ceb0:	e7c5      	b.n	800ce3e <__lshift+0x4a>
 800ceb2:	3904      	subs	r1, #4
 800ceb4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceb8:	459c      	cmp	ip, r3
 800ceba:	f841 2f04 	str.w	r2, [r1, #4]!
 800cebe:	d8f9      	bhi.n	800ceb4 <__lshift+0xc0>
 800cec0:	e7ea      	b.n	800ce98 <__lshift+0xa4>
 800cec2:	bf00      	nop
 800cec4:	0800f2e1 	.word	0x0800f2e1
 800cec8:	0800f2f2 	.word	0x0800f2f2

0800cecc <__mcmp>:
 800cecc:	4603      	mov	r3, r0
 800cece:	690a      	ldr	r2, [r1, #16]
 800ced0:	6900      	ldr	r0, [r0, #16]
 800ced2:	1a80      	subs	r0, r0, r2
 800ced4:	b530      	push	{r4, r5, lr}
 800ced6:	d10e      	bne.n	800cef6 <__mcmp+0x2a>
 800ced8:	3314      	adds	r3, #20
 800ceda:	3114      	adds	r1, #20
 800cedc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cee0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cee4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cee8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ceec:	4295      	cmp	r5, r2
 800ceee:	d003      	beq.n	800cef8 <__mcmp+0x2c>
 800cef0:	d205      	bcs.n	800cefe <__mcmp+0x32>
 800cef2:	f04f 30ff 	mov.w	r0, #4294967295
 800cef6:	bd30      	pop	{r4, r5, pc}
 800cef8:	42a3      	cmp	r3, r4
 800cefa:	d3f3      	bcc.n	800cee4 <__mcmp+0x18>
 800cefc:	e7fb      	b.n	800cef6 <__mcmp+0x2a>
 800cefe:	2001      	movs	r0, #1
 800cf00:	e7f9      	b.n	800cef6 <__mcmp+0x2a>
	...

0800cf04 <__mdiff>:
 800cf04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf08:	4689      	mov	r9, r1
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	4611      	mov	r1, r2
 800cf0e:	4614      	mov	r4, r2
 800cf10:	4648      	mov	r0, r9
 800cf12:	f7ff ffdb 	bl	800cecc <__mcmp>
 800cf16:	1e05      	subs	r5, r0, #0
 800cf18:	d112      	bne.n	800cf40 <__mdiff+0x3c>
 800cf1a:	4629      	mov	r1, r5
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	f7ff fd0f 	bl	800c940 <_Balloc>
 800cf22:	4602      	mov	r2, r0
 800cf24:	b928      	cbnz	r0, 800cf32 <__mdiff+0x2e>
 800cf26:	4b41      	ldr	r3, [pc, #260]	@ (800d02c <__mdiff+0x128>)
 800cf28:	f240 2137 	movw	r1, #567	@ 0x237
 800cf2c:	4840      	ldr	r0, [pc, #256]	@ (800d030 <__mdiff+0x12c>)
 800cf2e:	f001 fc77 	bl	800e820 <__assert_func>
 800cf32:	2301      	movs	r3, #1
 800cf34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf38:	4610      	mov	r0, r2
 800cf3a:	b003      	add	sp, #12
 800cf3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf40:	bfbc      	itt	lt
 800cf42:	464b      	movlt	r3, r9
 800cf44:	46a1      	movlt	r9, r4
 800cf46:	4630      	mov	r0, r6
 800cf48:	bfb8      	it	lt
 800cf4a:	2501      	movlt	r5, #1
 800cf4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cf50:	bfb4      	ite	lt
 800cf52:	461c      	movlt	r4, r3
 800cf54:	2500      	movge	r5, #0
 800cf56:	f7ff fcf3 	bl	800c940 <_Balloc>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	b918      	cbnz	r0, 800cf66 <__mdiff+0x62>
 800cf5e:	4b33      	ldr	r3, [pc, #204]	@ (800d02c <__mdiff+0x128>)
 800cf60:	f240 2145 	movw	r1, #581	@ 0x245
 800cf64:	e7e2      	b.n	800cf2c <__mdiff+0x28>
 800cf66:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cf6a:	f104 0e14 	add.w	lr, r4, #20
 800cf6e:	6926      	ldr	r6, [r4, #16]
 800cf70:	f100 0b14 	add.w	fp, r0, #20
 800cf74:	60c5      	str	r5, [r0, #12]
 800cf76:	f109 0514 	add.w	r5, r9, #20
 800cf7a:	f109 0310 	add.w	r3, r9, #16
 800cf7e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cf82:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cf86:	46d9      	mov	r9, fp
 800cf88:	f04f 0c00 	mov.w	ip, #0
 800cf8c:	9301      	str	r3, [sp, #4]
 800cf8e:	9b01      	ldr	r3, [sp, #4]
 800cf90:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cf94:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cf98:	4576      	cmp	r6, lr
 800cf9a:	9301      	str	r3, [sp, #4]
 800cf9c:	fa1f f38a 	uxth.w	r3, sl
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	b283      	uxth	r3, r0
 800cfa4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800cfa8:	eba1 0303 	sub.w	r3, r1, r3
 800cfac:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cfb0:	4463      	add	r3, ip
 800cfb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cfb6:	b29b      	uxth	r3, r3
 800cfb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cfbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cfc0:	f849 3b04 	str.w	r3, [r9], #4
 800cfc4:	d8e3      	bhi.n	800cf8e <__mdiff+0x8a>
 800cfc6:	1b33      	subs	r3, r6, r4
 800cfc8:	3415      	adds	r4, #21
 800cfca:	3b15      	subs	r3, #21
 800cfcc:	f023 0303 	bic.w	r3, r3, #3
 800cfd0:	3304      	adds	r3, #4
 800cfd2:	42a6      	cmp	r6, r4
 800cfd4:	bf38      	it	cc
 800cfd6:	2304      	movcc	r3, #4
 800cfd8:	441d      	add	r5, r3
 800cfda:	445b      	add	r3, fp
 800cfdc:	462c      	mov	r4, r5
 800cfde:	461e      	mov	r6, r3
 800cfe0:	4544      	cmp	r4, r8
 800cfe2:	d30e      	bcc.n	800d002 <__mdiff+0xfe>
 800cfe4:	f108 0103 	add.w	r1, r8, #3
 800cfe8:	1b49      	subs	r1, r1, r5
 800cfea:	3d03      	subs	r5, #3
 800cfec:	f021 0103 	bic.w	r1, r1, #3
 800cff0:	45a8      	cmp	r8, r5
 800cff2:	bf38      	it	cc
 800cff4:	2100      	movcc	r1, #0
 800cff6:	440b      	add	r3, r1
 800cff8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cffc:	b199      	cbz	r1, 800d026 <__mdiff+0x122>
 800cffe:	6117      	str	r7, [r2, #16]
 800d000:	e79a      	b.n	800cf38 <__mdiff+0x34>
 800d002:	f854 1b04 	ldr.w	r1, [r4], #4
 800d006:	46e6      	mov	lr, ip
 800d008:	fa1f fc81 	uxth.w	ip, r1
 800d00c:	0c08      	lsrs	r0, r1, #16
 800d00e:	4471      	add	r1, lr
 800d010:	44f4      	add	ip, lr
 800d012:	b289      	uxth	r1, r1
 800d014:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d018:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d01c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d020:	f846 1b04 	str.w	r1, [r6], #4
 800d024:	e7dc      	b.n	800cfe0 <__mdiff+0xdc>
 800d026:	3f01      	subs	r7, #1
 800d028:	e7e6      	b.n	800cff8 <__mdiff+0xf4>
 800d02a:	bf00      	nop
 800d02c:	0800f2e1 	.word	0x0800f2e1
 800d030:	0800f2f2 	.word	0x0800f2f2

0800d034 <__ulp>:
 800d034:	b082      	sub	sp, #8
 800d036:	4b11      	ldr	r3, [pc, #68]	@ (800d07c <__ulp+0x48>)
 800d038:	ed8d 0b00 	vstr	d0, [sp]
 800d03c:	9a01      	ldr	r2, [sp, #4]
 800d03e:	4013      	ands	r3, r2
 800d040:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d044:	2b00      	cmp	r3, #0
 800d046:	dc08      	bgt.n	800d05a <__ulp+0x26>
 800d048:	425b      	negs	r3, r3
 800d04a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d04e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d052:	da04      	bge.n	800d05e <__ulp+0x2a>
 800d054:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d058:	4113      	asrs	r3, r2
 800d05a:	2200      	movs	r2, #0
 800d05c:	e008      	b.n	800d070 <__ulp+0x3c>
 800d05e:	f1a2 0314 	sub.w	r3, r2, #20
 800d062:	2b1e      	cmp	r3, #30
 800d064:	bfd6      	itet	le
 800d066:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d06a:	2201      	movgt	r2, #1
 800d06c:	40da      	lsrle	r2, r3
 800d06e:	2300      	movs	r3, #0
 800d070:	4619      	mov	r1, r3
 800d072:	4610      	mov	r0, r2
 800d074:	ec41 0b10 	vmov	d0, r0, r1
 800d078:	b002      	add	sp, #8
 800d07a:	4770      	bx	lr
 800d07c:	7ff00000 	.word	0x7ff00000

0800d080 <__b2d>:
 800d080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d084:	6906      	ldr	r6, [r0, #16]
 800d086:	f100 0814 	add.w	r8, r0, #20
 800d08a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d08e:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d092:	1f37      	subs	r7, r6, #4
 800d094:	4610      	mov	r0, r2
 800d096:	f7ff fd47 	bl	800cb28 <__hi0bits>
 800d09a:	f1c0 0320 	rsb	r3, r0, #32
 800d09e:	280a      	cmp	r0, #10
 800d0a0:	600b      	str	r3, [r1, #0]
 800d0a2:	491d      	ldr	r1, [pc, #116]	@ (800d118 <__b2d+0x98>)
 800d0a4:	dc16      	bgt.n	800d0d4 <__b2d+0x54>
 800d0a6:	f1c0 0c0b 	rsb	ip, r0, #11
 800d0aa:	45b8      	cmp	r8, r7
 800d0ac:	f100 0015 	add.w	r0, r0, #21
 800d0b0:	fa22 f30c 	lsr.w	r3, r2, ip
 800d0b4:	fa02 f000 	lsl.w	r0, r2, r0
 800d0b8:	ea43 0501 	orr.w	r5, r3, r1
 800d0bc:	bf34      	ite	cc
 800d0be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d0c2:	2300      	movcs	r3, #0
 800d0c4:	fa23 f30c 	lsr.w	r3, r3, ip
 800d0c8:	4303      	orrs	r3, r0
 800d0ca:	461c      	mov	r4, r3
 800d0cc:	ec45 4b10 	vmov	d0, r4, r5
 800d0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0d4:	45b8      	cmp	r8, r7
 800d0d6:	bf3a      	itte	cc
 800d0d8:	f1a6 0708 	subcc.w	r7, r6, #8
 800d0dc:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d0e0:	2300      	movcs	r3, #0
 800d0e2:	380b      	subs	r0, #11
 800d0e4:	d014      	beq.n	800d110 <__b2d+0x90>
 800d0e6:	f1c0 0120 	rsb	r1, r0, #32
 800d0ea:	4082      	lsls	r2, r0
 800d0ec:	4547      	cmp	r7, r8
 800d0ee:	fa23 f401 	lsr.w	r4, r3, r1
 800d0f2:	fa03 f300 	lsl.w	r3, r3, r0
 800d0f6:	ea42 0204 	orr.w	r2, r2, r4
 800d0fa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d0fe:	bf8c      	ite	hi
 800d100:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d104:	2200      	movls	r2, #0
 800d106:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d10a:	40ca      	lsrs	r2, r1
 800d10c:	4313      	orrs	r3, r2
 800d10e:	e7dc      	b.n	800d0ca <__b2d+0x4a>
 800d110:	ea42 0501 	orr.w	r5, r2, r1
 800d114:	e7d9      	b.n	800d0ca <__b2d+0x4a>
 800d116:	bf00      	nop
 800d118:	3ff00000 	.word	0x3ff00000

0800d11c <__d2b>:
 800d11c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d120:	460f      	mov	r7, r1
 800d122:	2101      	movs	r1, #1
 800d124:	4616      	mov	r6, r2
 800d126:	ec59 8b10 	vmov	r8, r9, d0
 800d12a:	f7ff fc09 	bl	800c940 <_Balloc>
 800d12e:	4604      	mov	r4, r0
 800d130:	b930      	cbnz	r0, 800d140 <__d2b+0x24>
 800d132:	4602      	mov	r2, r0
 800d134:	4b23      	ldr	r3, [pc, #140]	@ (800d1c4 <__d2b+0xa8>)
 800d136:	f240 310f 	movw	r1, #783	@ 0x30f
 800d13a:	4823      	ldr	r0, [pc, #140]	@ (800d1c8 <__d2b+0xac>)
 800d13c:	f001 fb70 	bl	800e820 <__assert_func>
 800d140:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d144:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d148:	b10d      	cbz	r5, 800d14e <__d2b+0x32>
 800d14a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d14e:	9301      	str	r3, [sp, #4]
 800d150:	f1b8 0300 	subs.w	r3, r8, #0
 800d154:	d023      	beq.n	800d19e <__d2b+0x82>
 800d156:	4668      	mov	r0, sp
 800d158:	9300      	str	r3, [sp, #0]
 800d15a:	f7ff fd04 	bl	800cb66 <__lo0bits>
 800d15e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d162:	b1d0      	cbz	r0, 800d19a <__d2b+0x7e>
 800d164:	f1c0 0320 	rsb	r3, r0, #32
 800d168:	fa02 f303 	lsl.w	r3, r2, r3
 800d16c:	40c2      	lsrs	r2, r0
 800d16e:	430b      	orrs	r3, r1
 800d170:	9201      	str	r2, [sp, #4]
 800d172:	6163      	str	r3, [r4, #20]
 800d174:	9b01      	ldr	r3, [sp, #4]
 800d176:	2b00      	cmp	r3, #0
 800d178:	61a3      	str	r3, [r4, #24]
 800d17a:	bf0c      	ite	eq
 800d17c:	2201      	moveq	r2, #1
 800d17e:	2202      	movne	r2, #2
 800d180:	6122      	str	r2, [r4, #16]
 800d182:	b1a5      	cbz	r5, 800d1ae <__d2b+0x92>
 800d184:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d188:	4405      	add	r5, r0
 800d18a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d18e:	603d      	str	r5, [r7, #0]
 800d190:	6030      	str	r0, [r6, #0]
 800d192:	4620      	mov	r0, r4
 800d194:	b003      	add	sp, #12
 800d196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d19a:	6161      	str	r1, [r4, #20]
 800d19c:	e7ea      	b.n	800d174 <__d2b+0x58>
 800d19e:	a801      	add	r0, sp, #4
 800d1a0:	f7ff fce1 	bl	800cb66 <__lo0bits>
 800d1a4:	9b01      	ldr	r3, [sp, #4]
 800d1a6:	3020      	adds	r0, #32
 800d1a8:	2201      	movs	r2, #1
 800d1aa:	6163      	str	r3, [r4, #20]
 800d1ac:	e7e8      	b.n	800d180 <__d2b+0x64>
 800d1ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d1b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d1b6:	6038      	str	r0, [r7, #0]
 800d1b8:	6918      	ldr	r0, [r3, #16]
 800d1ba:	f7ff fcb5 	bl	800cb28 <__hi0bits>
 800d1be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d1c2:	e7e5      	b.n	800d190 <__d2b+0x74>
 800d1c4:	0800f2e1 	.word	0x0800f2e1
 800d1c8:	0800f2f2 	.word	0x0800f2f2

0800d1cc <__ratio>:
 800d1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1d0:	b085      	sub	sp, #20
 800d1d2:	e9cd 1000 	strd	r1, r0, [sp]
 800d1d6:	a902      	add	r1, sp, #8
 800d1d8:	f7ff ff52 	bl	800d080 <__b2d>
 800d1dc:	a903      	add	r1, sp, #12
 800d1de:	9800      	ldr	r0, [sp, #0]
 800d1e0:	ec55 4b10 	vmov	r4, r5, d0
 800d1e4:	f7ff ff4c 	bl	800d080 <__b2d>
 800d1e8:	9b01      	ldr	r3, [sp, #4]
 800d1ea:	462f      	mov	r7, r5
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	6919      	ldr	r1, [r3, #16]
 800d1f0:	9b00      	ldr	r3, [sp, #0]
 800d1f2:	691b      	ldr	r3, [r3, #16]
 800d1f4:	1ac9      	subs	r1, r1, r3
 800d1f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d1fa:	ec5b ab10 	vmov	sl, fp, d0
 800d1fe:	1a9b      	subs	r3, r3, r2
 800d200:	46d9      	mov	r9, fp
 800d202:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d206:	2b00      	cmp	r3, #0
 800d208:	bfcd      	iteet	gt
 800d20a:	462a      	movgt	r2, r5
 800d20c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d210:	465a      	movle	r2, fp
 800d212:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d216:	bfd8      	it	le
 800d218:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d21c:	4652      	mov	r2, sl
 800d21e:	4639      	mov	r1, r7
 800d220:	464b      	mov	r3, r9
 800d222:	f7f3 fb27 	bl	8000874 <__aeabi_ddiv>
 800d226:	ec41 0b10 	vmov	d0, r0, r1
 800d22a:	b005      	add	sp, #20
 800d22c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d230 <__copybits>:
 800d230:	3901      	subs	r1, #1
 800d232:	f102 0314 	add.w	r3, r2, #20
 800d236:	1149      	asrs	r1, r1, #5
 800d238:	b570      	push	{r4, r5, r6, lr}
 800d23a:	3101      	adds	r1, #1
 800d23c:	6914      	ldr	r4, [r2, #16]
 800d23e:	1f05      	subs	r5, r0, #4
 800d240:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d244:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d248:	42a3      	cmp	r3, r4
 800d24a:	d30c      	bcc.n	800d266 <__copybits+0x36>
 800d24c:	1aa3      	subs	r3, r4, r2
 800d24e:	3211      	adds	r2, #17
 800d250:	3b11      	subs	r3, #17
 800d252:	f023 0303 	bic.w	r3, r3, #3
 800d256:	42a2      	cmp	r2, r4
 800d258:	bf88      	it	hi
 800d25a:	2300      	movhi	r3, #0
 800d25c:	4418      	add	r0, r3
 800d25e:	2300      	movs	r3, #0
 800d260:	4288      	cmp	r0, r1
 800d262:	d305      	bcc.n	800d270 <__copybits+0x40>
 800d264:	bd70      	pop	{r4, r5, r6, pc}
 800d266:	f853 6b04 	ldr.w	r6, [r3], #4
 800d26a:	f845 6f04 	str.w	r6, [r5, #4]!
 800d26e:	e7eb      	b.n	800d248 <__copybits+0x18>
 800d270:	f840 3b04 	str.w	r3, [r0], #4
 800d274:	e7f4      	b.n	800d260 <__copybits+0x30>

0800d276 <__any_on>:
 800d276:	f100 0214 	add.w	r2, r0, #20
 800d27a:	114b      	asrs	r3, r1, #5
 800d27c:	6900      	ldr	r0, [r0, #16]
 800d27e:	4298      	cmp	r0, r3
 800d280:	b510      	push	{r4, lr}
 800d282:	db11      	blt.n	800d2a8 <__any_on+0x32>
 800d284:	dd0a      	ble.n	800d29c <__any_on+0x26>
 800d286:	f011 011f 	ands.w	r1, r1, #31
 800d28a:	d007      	beq.n	800d29c <__any_on+0x26>
 800d28c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d290:	fa24 f001 	lsr.w	r0, r4, r1
 800d294:	fa00 f101 	lsl.w	r1, r0, r1
 800d298:	428c      	cmp	r4, r1
 800d29a:	d10b      	bne.n	800d2b4 <__any_on+0x3e>
 800d29c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d803      	bhi.n	800d2ac <__any_on+0x36>
 800d2a4:	2000      	movs	r0, #0
 800d2a6:	bd10      	pop	{r4, pc}
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	e7f7      	b.n	800d29c <__any_on+0x26>
 800d2ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d2b0:	2900      	cmp	r1, #0
 800d2b2:	d0f5      	beq.n	800d2a0 <__any_on+0x2a>
 800d2b4:	2001      	movs	r0, #1
 800d2b6:	e7f6      	b.n	800d2a6 <__any_on+0x30>

0800d2b8 <sulp>:
 800d2b8:	b570      	push	{r4, r5, r6, lr}
 800d2ba:	4604      	mov	r4, r0
 800d2bc:	460d      	mov	r5, r1
 800d2be:	4616      	mov	r6, r2
 800d2c0:	ec45 4b10 	vmov	d0, r4, r5
 800d2c4:	f7ff feb6 	bl	800d034 <__ulp>
 800d2c8:	ec51 0b10 	vmov	r0, r1, d0
 800d2cc:	b17e      	cbz	r6, 800d2ee <sulp+0x36>
 800d2ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d2d2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	dd09      	ble.n	800d2ee <sulp+0x36>
 800d2da:	051b      	lsls	r3, r3, #20
 800d2dc:	2400      	movs	r4, #0
 800d2de:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d2e2:	4622      	mov	r2, r4
 800d2e4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d2e8:	462b      	mov	r3, r5
 800d2ea:	f7f3 f999 	bl	8000620 <__aeabi_dmul>
 800d2ee:	ec41 0b10 	vmov	d0, r0, r1
 800d2f2:	bd70      	pop	{r4, r5, r6, pc}
 800d2f4:	0000      	movs	r0, r0
	...

0800d2f8 <_strtod_l>:
 800d2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2fc:	b09f      	sub	sp, #124	@ 0x7c
 800d2fe:	460c      	mov	r4, r1
 800d300:	f04f 0a00 	mov.w	sl, #0
 800d304:	f04f 0b00 	mov.w	fp, #0
 800d308:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d30a:	2200      	movs	r2, #0
 800d30c:	9005      	str	r0, [sp, #20]
 800d30e:	921a      	str	r2, [sp, #104]	@ 0x68
 800d310:	460a      	mov	r2, r1
 800d312:	9219      	str	r2, [sp, #100]	@ 0x64
 800d314:	7811      	ldrb	r1, [r2, #0]
 800d316:	292b      	cmp	r1, #43	@ 0x2b
 800d318:	d04a      	beq.n	800d3b0 <_strtod_l+0xb8>
 800d31a:	d838      	bhi.n	800d38e <_strtod_l+0x96>
 800d31c:	290d      	cmp	r1, #13
 800d31e:	d832      	bhi.n	800d386 <_strtod_l+0x8e>
 800d320:	2908      	cmp	r1, #8
 800d322:	d832      	bhi.n	800d38a <_strtod_l+0x92>
 800d324:	2900      	cmp	r1, #0
 800d326:	d03b      	beq.n	800d3a0 <_strtod_l+0xa8>
 800d328:	2200      	movs	r2, #0
 800d32a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d32c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d32e:	782a      	ldrb	r2, [r5, #0]
 800d330:	2a30      	cmp	r2, #48	@ 0x30
 800d332:	f040 80b3 	bne.w	800d49c <_strtod_l+0x1a4>
 800d336:	786a      	ldrb	r2, [r5, #1]
 800d338:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d33c:	2a58      	cmp	r2, #88	@ 0x58
 800d33e:	d16e      	bne.n	800d41e <_strtod_l+0x126>
 800d340:	9302      	str	r3, [sp, #8]
 800d342:	a919      	add	r1, sp, #100	@ 0x64
 800d344:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d346:	4a90      	ldr	r2, [pc, #576]	@ (800d588 <_strtod_l+0x290>)
 800d348:	9301      	str	r3, [sp, #4]
 800d34a:	ab1a      	add	r3, sp, #104	@ 0x68
 800d34c:	9805      	ldr	r0, [sp, #20]
 800d34e:	9300      	str	r3, [sp, #0]
 800d350:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d352:	f001 fafd 	bl	800e950 <__gethex>
 800d356:	f010 060f 	ands.w	r6, r0, #15
 800d35a:	4604      	mov	r4, r0
 800d35c:	d005      	beq.n	800d36a <_strtod_l+0x72>
 800d35e:	2e06      	cmp	r6, #6
 800d360:	d128      	bne.n	800d3b4 <_strtod_l+0xbc>
 800d362:	3501      	adds	r5, #1
 800d364:	2300      	movs	r3, #0
 800d366:	9519      	str	r5, [sp, #100]	@ 0x64
 800d368:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d36a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	f040 858e 	bne.w	800de8e <_strtod_l+0xb96>
 800d372:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d374:	b1cb      	cbz	r3, 800d3aa <_strtod_l+0xb2>
 800d376:	4652      	mov	r2, sl
 800d378:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d37c:	ec43 2b10 	vmov	d0, r2, r3
 800d380:	b01f      	add	sp, #124	@ 0x7c
 800d382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d386:	2920      	cmp	r1, #32
 800d388:	d1ce      	bne.n	800d328 <_strtod_l+0x30>
 800d38a:	3201      	adds	r2, #1
 800d38c:	e7c1      	b.n	800d312 <_strtod_l+0x1a>
 800d38e:	292d      	cmp	r1, #45	@ 0x2d
 800d390:	d1ca      	bne.n	800d328 <_strtod_l+0x30>
 800d392:	2101      	movs	r1, #1
 800d394:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d396:	1c51      	adds	r1, r2, #1
 800d398:	9119      	str	r1, [sp, #100]	@ 0x64
 800d39a:	7852      	ldrb	r2, [r2, #1]
 800d39c:	2a00      	cmp	r2, #0
 800d39e:	d1c5      	bne.n	800d32c <_strtod_l+0x34>
 800d3a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d3a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	f040 8570 	bne.w	800de8a <_strtod_l+0xb92>
 800d3aa:	4652      	mov	r2, sl
 800d3ac:	465b      	mov	r3, fp
 800d3ae:	e7e5      	b.n	800d37c <_strtod_l+0x84>
 800d3b0:	2100      	movs	r1, #0
 800d3b2:	e7ef      	b.n	800d394 <_strtod_l+0x9c>
 800d3b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d3b6:	b13a      	cbz	r2, 800d3c8 <_strtod_l+0xd0>
 800d3b8:	2135      	movs	r1, #53	@ 0x35
 800d3ba:	a81c      	add	r0, sp, #112	@ 0x70
 800d3bc:	f7ff ff38 	bl	800d230 <__copybits>
 800d3c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d3c2:	9805      	ldr	r0, [sp, #20]
 800d3c4:	f7ff fafc 	bl	800c9c0 <_Bfree>
 800d3c8:	3e01      	subs	r6, #1
 800d3ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d3cc:	2e04      	cmp	r6, #4
 800d3ce:	d806      	bhi.n	800d3de <_strtod_l+0xe6>
 800d3d0:	e8df f006 	tbb	[pc, r6]
 800d3d4:	201d0314 	.word	0x201d0314
 800d3d8:	14          	.byte	0x14
 800d3d9:	00          	.byte	0x00
 800d3da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d3de:	05e1      	lsls	r1, r4, #23
 800d3e0:	bf48      	it	mi
 800d3e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d3e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3ea:	0d1b      	lsrs	r3, r3, #20
 800d3ec:	051b      	lsls	r3, r3, #20
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d1bb      	bne.n	800d36a <_strtod_l+0x72>
 800d3f2:	f7fe fb0f 	bl	800ba14 <__errno>
 800d3f6:	2322      	movs	r3, #34	@ 0x22
 800d3f8:	6003      	str	r3, [r0, #0]
 800d3fa:	e7b6      	b.n	800d36a <_strtod_l+0x72>
 800d3fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d400:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d404:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d408:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d40c:	e7e7      	b.n	800d3de <_strtod_l+0xe6>
 800d40e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d590 <_strtod_l+0x298>
 800d412:	e7e4      	b.n	800d3de <_strtod_l+0xe6>
 800d414:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d418:	f04f 3aff 	mov.w	sl, #4294967295
 800d41c:	e7df      	b.n	800d3de <_strtod_l+0xe6>
 800d41e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d420:	1c5a      	adds	r2, r3, #1
 800d422:	9219      	str	r2, [sp, #100]	@ 0x64
 800d424:	785b      	ldrb	r3, [r3, #1]
 800d426:	2b30      	cmp	r3, #48	@ 0x30
 800d428:	d0f9      	beq.n	800d41e <_strtod_l+0x126>
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d09d      	beq.n	800d36a <_strtod_l+0x72>
 800d42e:	2301      	movs	r3, #1
 800d430:	9309      	str	r3, [sp, #36]	@ 0x24
 800d432:	220a      	movs	r2, #10
 800d434:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d436:	930c      	str	r3, [sp, #48]	@ 0x30
 800d438:	2300      	movs	r3, #0
 800d43a:	461f      	mov	r7, r3
 800d43c:	9308      	str	r3, [sp, #32]
 800d43e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d440:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d442:	7805      	ldrb	r5, [r0, #0]
 800d444:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d448:	b2d9      	uxtb	r1, r3
 800d44a:	2909      	cmp	r1, #9
 800d44c:	d928      	bls.n	800d4a0 <_strtod_l+0x1a8>
 800d44e:	2201      	movs	r2, #1
 800d450:	494e      	ldr	r1, [pc, #312]	@ (800d58c <_strtod_l+0x294>)
 800d452:	f001 f9ab 	bl	800e7ac <strncmp>
 800d456:	2800      	cmp	r0, #0
 800d458:	d033      	beq.n	800d4c2 <_strtod_l+0x1ca>
 800d45a:	2000      	movs	r0, #0
 800d45c:	462a      	mov	r2, r5
 800d45e:	463d      	mov	r5, r7
 800d460:	4681      	mov	r9, r0
 800d462:	4603      	mov	r3, r0
 800d464:	2a65      	cmp	r2, #101	@ 0x65
 800d466:	d001      	beq.n	800d46c <_strtod_l+0x174>
 800d468:	2a45      	cmp	r2, #69	@ 0x45
 800d46a:	d114      	bne.n	800d496 <_strtod_l+0x19e>
 800d46c:	b91d      	cbnz	r5, 800d476 <_strtod_l+0x17e>
 800d46e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d470:	4302      	orrs	r2, r0
 800d472:	d095      	beq.n	800d3a0 <_strtod_l+0xa8>
 800d474:	2500      	movs	r5, #0
 800d476:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d478:	1c62      	adds	r2, r4, #1
 800d47a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d47c:	7862      	ldrb	r2, [r4, #1]
 800d47e:	2a2b      	cmp	r2, #43	@ 0x2b
 800d480:	d078      	beq.n	800d574 <_strtod_l+0x27c>
 800d482:	2a2d      	cmp	r2, #45	@ 0x2d
 800d484:	d07c      	beq.n	800d580 <_strtod_l+0x288>
 800d486:	f04f 0c00 	mov.w	ip, #0
 800d48a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d48e:	2909      	cmp	r1, #9
 800d490:	f240 8084 	bls.w	800d59c <_strtod_l+0x2a4>
 800d494:	9419      	str	r4, [sp, #100]	@ 0x64
 800d496:	f04f 0800 	mov.w	r8, #0
 800d49a:	e0a4      	b.n	800d5e6 <_strtod_l+0x2ee>
 800d49c:	2300      	movs	r3, #0
 800d49e:	e7c7      	b.n	800d430 <_strtod_l+0x138>
 800d4a0:	2f08      	cmp	r7, #8
 800d4a2:	f100 0001 	add.w	r0, r0, #1
 800d4a6:	f107 0701 	add.w	r7, r7, #1
 800d4aa:	bfd5      	itete	le
 800d4ac:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800d4ae:	9908      	ldrgt	r1, [sp, #32]
 800d4b0:	fb02 3301 	mlale	r3, r2, r1, r3
 800d4b4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d4b8:	bfd4      	ite	le
 800d4ba:	930a      	strle	r3, [sp, #40]	@ 0x28
 800d4bc:	9308      	strgt	r3, [sp, #32]
 800d4be:	9019      	str	r0, [sp, #100]	@ 0x64
 800d4c0:	e7be      	b.n	800d440 <_strtod_l+0x148>
 800d4c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d4c4:	1c5a      	adds	r2, r3, #1
 800d4c6:	9219      	str	r2, [sp, #100]	@ 0x64
 800d4c8:	785a      	ldrb	r2, [r3, #1]
 800d4ca:	b37f      	cbz	r7, 800d52c <_strtod_l+0x234>
 800d4cc:	4681      	mov	r9, r0
 800d4ce:	463d      	mov	r5, r7
 800d4d0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d4d4:	2b09      	cmp	r3, #9
 800d4d6:	d912      	bls.n	800d4fe <_strtod_l+0x206>
 800d4d8:	2301      	movs	r3, #1
 800d4da:	e7c3      	b.n	800d464 <_strtod_l+0x16c>
 800d4dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d4de:	3001      	adds	r0, #1
 800d4e0:	1c5a      	adds	r2, r3, #1
 800d4e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d4e4:	785a      	ldrb	r2, [r3, #1]
 800d4e6:	2a30      	cmp	r2, #48	@ 0x30
 800d4e8:	d0f8      	beq.n	800d4dc <_strtod_l+0x1e4>
 800d4ea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d4ee:	2b08      	cmp	r3, #8
 800d4f0:	f200 84d2 	bhi.w	800de98 <_strtod_l+0xba0>
 800d4f4:	4681      	mov	r9, r0
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d4fa:	4605      	mov	r5, r0
 800d4fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800d4fe:	3a30      	subs	r2, #48	@ 0x30
 800d500:	f100 0301 	add.w	r3, r0, #1
 800d504:	d02a      	beq.n	800d55c <_strtod_l+0x264>
 800d506:	4499      	add	r9, r3
 800d508:	eb00 0c05 	add.w	ip, r0, r5
 800d50c:	462b      	mov	r3, r5
 800d50e:	210a      	movs	r1, #10
 800d510:	4563      	cmp	r3, ip
 800d512:	d10d      	bne.n	800d530 <_strtod_l+0x238>
 800d514:	1c69      	adds	r1, r5, #1
 800d516:	4401      	add	r1, r0
 800d518:	4428      	add	r0, r5
 800d51a:	2808      	cmp	r0, #8
 800d51c:	dc16      	bgt.n	800d54c <_strtod_l+0x254>
 800d51e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d520:	230a      	movs	r3, #10
 800d522:	fb03 2300 	mla	r3, r3, r0, r2
 800d526:	930a      	str	r3, [sp, #40]	@ 0x28
 800d528:	2300      	movs	r3, #0
 800d52a:	e018      	b.n	800d55e <_strtod_l+0x266>
 800d52c:	4638      	mov	r0, r7
 800d52e:	e7da      	b.n	800d4e6 <_strtod_l+0x1ee>
 800d530:	2b08      	cmp	r3, #8
 800d532:	f103 0301 	add.w	r3, r3, #1
 800d536:	dc03      	bgt.n	800d540 <_strtod_l+0x248>
 800d538:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d53a:	434e      	muls	r6, r1
 800d53c:	960a      	str	r6, [sp, #40]	@ 0x28
 800d53e:	e7e7      	b.n	800d510 <_strtod_l+0x218>
 800d540:	2b10      	cmp	r3, #16
 800d542:	bfde      	ittt	le
 800d544:	9e08      	ldrle	r6, [sp, #32]
 800d546:	434e      	mulle	r6, r1
 800d548:	9608      	strle	r6, [sp, #32]
 800d54a:	e7e1      	b.n	800d510 <_strtod_l+0x218>
 800d54c:	280f      	cmp	r0, #15
 800d54e:	dceb      	bgt.n	800d528 <_strtod_l+0x230>
 800d550:	9808      	ldr	r0, [sp, #32]
 800d552:	230a      	movs	r3, #10
 800d554:	fb03 2300 	mla	r3, r3, r0, r2
 800d558:	9308      	str	r3, [sp, #32]
 800d55a:	e7e5      	b.n	800d528 <_strtod_l+0x230>
 800d55c:	4629      	mov	r1, r5
 800d55e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d560:	460d      	mov	r5, r1
 800d562:	1c50      	adds	r0, r2, #1
 800d564:	9019      	str	r0, [sp, #100]	@ 0x64
 800d566:	4618      	mov	r0, r3
 800d568:	7852      	ldrb	r2, [r2, #1]
 800d56a:	e7b1      	b.n	800d4d0 <_strtod_l+0x1d8>
 800d56c:	f04f 0900 	mov.w	r9, #0
 800d570:	2301      	movs	r3, #1
 800d572:	e77c      	b.n	800d46e <_strtod_l+0x176>
 800d574:	f04f 0c00 	mov.w	ip, #0
 800d578:	1ca2      	adds	r2, r4, #2
 800d57a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d57c:	78a2      	ldrb	r2, [r4, #2]
 800d57e:	e784      	b.n	800d48a <_strtod_l+0x192>
 800d580:	f04f 0c01 	mov.w	ip, #1
 800d584:	e7f8      	b.n	800d578 <_strtod_l+0x280>
 800d586:	bf00      	nop
 800d588:	0800f460 	.word	0x0800f460
 800d58c:	0800f448 	.word	0x0800f448
 800d590:	7ff00000 	.word	0x7ff00000
 800d594:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d596:	1c51      	adds	r1, r2, #1
 800d598:	9119      	str	r1, [sp, #100]	@ 0x64
 800d59a:	7852      	ldrb	r2, [r2, #1]
 800d59c:	2a30      	cmp	r2, #48	@ 0x30
 800d59e:	d0f9      	beq.n	800d594 <_strtod_l+0x29c>
 800d5a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d5a4:	2908      	cmp	r1, #8
 800d5a6:	f63f af76 	bhi.w	800d496 <_strtod_l+0x19e>
 800d5aa:	3a30      	subs	r2, #48	@ 0x30
 800d5ac:	f04f 080a 	mov.w	r8, #10
 800d5b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d5b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d5b4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d5b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d5b8:	1c56      	adds	r6, r2, #1
 800d5ba:	9619      	str	r6, [sp, #100]	@ 0x64
 800d5bc:	7852      	ldrb	r2, [r2, #1]
 800d5be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d5c2:	f1be 0f09 	cmp.w	lr, #9
 800d5c6:	d939      	bls.n	800d63c <_strtod_l+0x344>
 800d5c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d5ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d5ce:	1a76      	subs	r6, r6, r1
 800d5d0:	2e08      	cmp	r6, #8
 800d5d2:	dc03      	bgt.n	800d5dc <_strtod_l+0x2e4>
 800d5d4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d5d6:	4588      	cmp	r8, r1
 800d5d8:	bfa8      	it	ge
 800d5da:	4688      	movge	r8, r1
 800d5dc:	f1bc 0f00 	cmp.w	ip, #0
 800d5e0:	d001      	beq.n	800d5e6 <_strtod_l+0x2ee>
 800d5e2:	f1c8 0800 	rsb	r8, r8, #0
 800d5e6:	2d00      	cmp	r5, #0
 800d5e8:	d14e      	bne.n	800d688 <_strtod_l+0x390>
 800d5ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d5ec:	4308      	orrs	r0, r1
 800d5ee:	f47f aebc 	bne.w	800d36a <_strtod_l+0x72>
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	f47f aed4 	bne.w	800d3a0 <_strtod_l+0xa8>
 800d5f8:	2a69      	cmp	r2, #105	@ 0x69
 800d5fa:	d028      	beq.n	800d64e <_strtod_l+0x356>
 800d5fc:	dc25      	bgt.n	800d64a <_strtod_l+0x352>
 800d5fe:	2a49      	cmp	r2, #73	@ 0x49
 800d600:	d025      	beq.n	800d64e <_strtod_l+0x356>
 800d602:	2a4e      	cmp	r2, #78	@ 0x4e
 800d604:	f47f aecc 	bne.w	800d3a0 <_strtod_l+0xa8>
 800d608:	499b      	ldr	r1, [pc, #620]	@ (800d878 <_strtod_l+0x580>)
 800d60a:	a819      	add	r0, sp, #100	@ 0x64
 800d60c:	f001 fbc0 	bl	800ed90 <__match>
 800d610:	2800      	cmp	r0, #0
 800d612:	f43f aec5 	beq.w	800d3a0 <_strtod_l+0xa8>
 800d616:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	2b28      	cmp	r3, #40	@ 0x28
 800d61c:	d12e      	bne.n	800d67c <_strtod_l+0x384>
 800d61e:	aa1c      	add	r2, sp, #112	@ 0x70
 800d620:	4996      	ldr	r1, [pc, #600]	@ (800d87c <_strtod_l+0x584>)
 800d622:	a819      	add	r0, sp, #100	@ 0x64
 800d624:	f001 fbc8 	bl	800edb8 <__hexnan>
 800d628:	2805      	cmp	r0, #5
 800d62a:	d127      	bne.n	800d67c <_strtod_l+0x384>
 800d62c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d62e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d632:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d636:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d63a:	e696      	b.n	800d36a <_strtod_l+0x72>
 800d63c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d63e:	fb08 2101 	mla	r1, r8, r1, r2
 800d642:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d646:	920e      	str	r2, [sp, #56]	@ 0x38
 800d648:	e7b5      	b.n	800d5b6 <_strtod_l+0x2be>
 800d64a:	2a6e      	cmp	r2, #110	@ 0x6e
 800d64c:	e7da      	b.n	800d604 <_strtod_l+0x30c>
 800d64e:	498c      	ldr	r1, [pc, #560]	@ (800d880 <_strtod_l+0x588>)
 800d650:	a819      	add	r0, sp, #100	@ 0x64
 800d652:	f001 fb9d 	bl	800ed90 <__match>
 800d656:	2800      	cmp	r0, #0
 800d658:	f43f aea2 	beq.w	800d3a0 <_strtod_l+0xa8>
 800d65c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d65e:	a819      	add	r0, sp, #100	@ 0x64
 800d660:	4988      	ldr	r1, [pc, #544]	@ (800d884 <_strtod_l+0x58c>)
 800d662:	3b01      	subs	r3, #1
 800d664:	9319      	str	r3, [sp, #100]	@ 0x64
 800d666:	f001 fb93 	bl	800ed90 <__match>
 800d66a:	b910      	cbnz	r0, 800d672 <_strtod_l+0x37a>
 800d66c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d66e:	3301      	adds	r3, #1
 800d670:	9319      	str	r3, [sp, #100]	@ 0x64
 800d672:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800d894 <_strtod_l+0x59c>
 800d676:	f04f 0a00 	mov.w	sl, #0
 800d67a:	e676      	b.n	800d36a <_strtod_l+0x72>
 800d67c:	4882      	ldr	r0, [pc, #520]	@ (800d888 <_strtod_l+0x590>)
 800d67e:	f001 f8c7 	bl	800e810 <nan>
 800d682:	ec5b ab10 	vmov	sl, fp, d0
 800d686:	e670      	b.n	800d36a <_strtod_l+0x72>
 800d688:	eba8 0309 	sub.w	r3, r8, r9
 800d68c:	2f00      	cmp	r7, #0
 800d68e:	bf08      	it	eq
 800d690:	462f      	moveq	r7, r5
 800d692:	2d10      	cmp	r5, #16
 800d694:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d696:	462c      	mov	r4, r5
 800d698:	9309      	str	r3, [sp, #36]	@ 0x24
 800d69a:	bfa8      	it	ge
 800d69c:	2410      	movge	r4, #16
 800d69e:	f7f2 ff45 	bl	800052c <__aeabi_ui2d>
 800d6a2:	2d09      	cmp	r5, #9
 800d6a4:	4682      	mov	sl, r0
 800d6a6:	468b      	mov	fp, r1
 800d6a8:	dc13      	bgt.n	800d6d2 <_strtod_l+0x3da>
 800d6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f43f ae5c 	beq.w	800d36a <_strtod_l+0x72>
 800d6b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6b4:	dd78      	ble.n	800d7a8 <_strtod_l+0x4b0>
 800d6b6:	2b16      	cmp	r3, #22
 800d6b8:	dc5f      	bgt.n	800d77a <_strtod_l+0x482>
 800d6ba:	4974      	ldr	r1, [pc, #464]	@ (800d88c <_strtod_l+0x594>)
 800d6bc:	4652      	mov	r2, sl
 800d6be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d6c2:	465b      	mov	r3, fp
 800d6c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6c8:	f7f2 ffaa 	bl	8000620 <__aeabi_dmul>
 800d6cc:	4682      	mov	sl, r0
 800d6ce:	468b      	mov	fp, r1
 800d6d0:	e64b      	b.n	800d36a <_strtod_l+0x72>
 800d6d2:	4b6e      	ldr	r3, [pc, #440]	@ (800d88c <_strtod_l+0x594>)
 800d6d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d6d8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d6dc:	f7f2 ffa0 	bl	8000620 <__aeabi_dmul>
 800d6e0:	4682      	mov	sl, r0
 800d6e2:	468b      	mov	fp, r1
 800d6e4:	9808      	ldr	r0, [sp, #32]
 800d6e6:	f7f2 ff21 	bl	800052c <__aeabi_ui2d>
 800d6ea:	4602      	mov	r2, r0
 800d6ec:	460b      	mov	r3, r1
 800d6ee:	4650      	mov	r0, sl
 800d6f0:	4659      	mov	r1, fp
 800d6f2:	f7f2 fddf 	bl	80002b4 <__adddf3>
 800d6f6:	2d0f      	cmp	r5, #15
 800d6f8:	4682      	mov	sl, r0
 800d6fa:	468b      	mov	fp, r1
 800d6fc:	ddd5      	ble.n	800d6aa <_strtod_l+0x3b2>
 800d6fe:	1b2c      	subs	r4, r5, r4
 800d700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d702:	441c      	add	r4, r3
 800d704:	2c00      	cmp	r4, #0
 800d706:	f340 8096 	ble.w	800d836 <_strtod_l+0x53e>
 800d70a:	f014 030f 	ands.w	r3, r4, #15
 800d70e:	d00a      	beq.n	800d726 <_strtod_l+0x42e>
 800d710:	495e      	ldr	r1, [pc, #376]	@ (800d88c <_strtod_l+0x594>)
 800d712:	4652      	mov	r2, sl
 800d714:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d718:	465b      	mov	r3, fp
 800d71a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d71e:	f7f2 ff7f 	bl	8000620 <__aeabi_dmul>
 800d722:	4682      	mov	sl, r0
 800d724:	468b      	mov	fp, r1
 800d726:	f034 040f 	bics.w	r4, r4, #15
 800d72a:	d073      	beq.n	800d814 <_strtod_l+0x51c>
 800d72c:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d730:	dd48      	ble.n	800d7c4 <_strtod_l+0x4cc>
 800d732:	2400      	movs	r4, #0
 800d734:	46a0      	mov	r8, r4
 800d736:	46a1      	mov	r9, r4
 800d738:	940a      	str	r4, [sp, #40]	@ 0x28
 800d73a:	2322      	movs	r3, #34	@ 0x22
 800d73c:	9a05      	ldr	r2, [sp, #20]
 800d73e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800d894 <_strtod_l+0x59c>
 800d742:	f04f 0a00 	mov.w	sl, #0
 800d746:	6013      	str	r3, [r2, #0]
 800d748:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	f43f ae0d 	beq.w	800d36a <_strtod_l+0x72>
 800d750:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d752:	9805      	ldr	r0, [sp, #20]
 800d754:	f7ff f934 	bl	800c9c0 <_Bfree>
 800d758:	4649      	mov	r1, r9
 800d75a:	9805      	ldr	r0, [sp, #20]
 800d75c:	f7ff f930 	bl	800c9c0 <_Bfree>
 800d760:	4641      	mov	r1, r8
 800d762:	9805      	ldr	r0, [sp, #20]
 800d764:	f7ff f92c 	bl	800c9c0 <_Bfree>
 800d768:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d76a:	9805      	ldr	r0, [sp, #20]
 800d76c:	f7ff f928 	bl	800c9c0 <_Bfree>
 800d770:	4621      	mov	r1, r4
 800d772:	9805      	ldr	r0, [sp, #20]
 800d774:	f7ff f924 	bl	800c9c0 <_Bfree>
 800d778:	e5f7      	b.n	800d36a <_strtod_l+0x72>
 800d77a:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d77e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d780:	4293      	cmp	r3, r2
 800d782:	dbbc      	blt.n	800d6fe <_strtod_l+0x406>
 800d784:	f1c5 050f 	rsb	r5, r5, #15
 800d788:	4c40      	ldr	r4, [pc, #256]	@ (800d88c <_strtod_l+0x594>)
 800d78a:	4652      	mov	r2, sl
 800d78c:	465b      	mov	r3, fp
 800d78e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d792:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d796:	f7f2 ff43 	bl	8000620 <__aeabi_dmul>
 800d79a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d79c:	1b5d      	subs	r5, r3, r5
 800d79e:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d7a2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d7a6:	e78f      	b.n	800d6c8 <_strtod_l+0x3d0>
 800d7a8:	3316      	adds	r3, #22
 800d7aa:	dba8      	blt.n	800d6fe <_strtod_l+0x406>
 800d7ac:	eba9 0808 	sub.w	r8, r9, r8
 800d7b0:	4b36      	ldr	r3, [pc, #216]	@ (800d88c <_strtod_l+0x594>)
 800d7b2:	4650      	mov	r0, sl
 800d7b4:	4659      	mov	r1, fp
 800d7b6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d7ba:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d7be:	f7f3 f859 	bl	8000874 <__aeabi_ddiv>
 800d7c2:	e783      	b.n	800d6cc <_strtod_l+0x3d4>
 800d7c4:	4b32      	ldr	r3, [pc, #200]	@ (800d890 <_strtod_l+0x598>)
 800d7c6:	1124      	asrs	r4, r4, #4
 800d7c8:	4650      	mov	r0, sl
 800d7ca:	4659      	mov	r1, fp
 800d7cc:	9308      	str	r3, [sp, #32]
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	461e      	mov	r6, r3
 800d7d2:	2c01      	cmp	r4, #1
 800d7d4:	dc21      	bgt.n	800d81a <_strtod_l+0x522>
 800d7d6:	b10b      	cbz	r3, 800d7dc <_strtod_l+0x4e4>
 800d7d8:	4682      	mov	sl, r0
 800d7da:	468b      	mov	fp, r1
 800d7dc:	492c      	ldr	r1, [pc, #176]	@ (800d890 <_strtod_l+0x598>)
 800d7de:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d7e2:	4652      	mov	r2, sl
 800d7e4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d7e8:	465b      	mov	r3, fp
 800d7ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d7ee:	f7f2 ff17 	bl	8000620 <__aeabi_dmul>
 800d7f2:	4b28      	ldr	r3, [pc, #160]	@ (800d894 <_strtod_l+0x59c>)
 800d7f4:	460a      	mov	r2, r1
 800d7f6:	4682      	mov	sl, r0
 800d7f8:	400b      	ands	r3, r1
 800d7fa:	4927      	ldr	r1, [pc, #156]	@ (800d898 <_strtod_l+0x5a0>)
 800d7fc:	428b      	cmp	r3, r1
 800d7fe:	d898      	bhi.n	800d732 <_strtod_l+0x43a>
 800d800:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d804:	428b      	cmp	r3, r1
 800d806:	bf86      	itte	hi
 800d808:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800d89c <_strtod_l+0x5a4>
 800d80c:	f04f 3aff 	movhi.w	sl, #4294967295
 800d810:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d814:	2300      	movs	r3, #0
 800d816:	9308      	str	r3, [sp, #32]
 800d818:	e07a      	b.n	800d910 <_strtod_l+0x618>
 800d81a:	07e2      	lsls	r2, r4, #31
 800d81c:	d505      	bpl.n	800d82a <_strtod_l+0x532>
 800d81e:	9b08      	ldr	r3, [sp, #32]
 800d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d824:	f7f2 fefc 	bl	8000620 <__aeabi_dmul>
 800d828:	2301      	movs	r3, #1
 800d82a:	9a08      	ldr	r2, [sp, #32]
 800d82c:	3601      	adds	r6, #1
 800d82e:	1064      	asrs	r4, r4, #1
 800d830:	3208      	adds	r2, #8
 800d832:	9208      	str	r2, [sp, #32]
 800d834:	e7cd      	b.n	800d7d2 <_strtod_l+0x4da>
 800d836:	d0ed      	beq.n	800d814 <_strtod_l+0x51c>
 800d838:	4264      	negs	r4, r4
 800d83a:	f014 020f 	ands.w	r2, r4, #15
 800d83e:	d00a      	beq.n	800d856 <_strtod_l+0x55e>
 800d840:	4b12      	ldr	r3, [pc, #72]	@ (800d88c <_strtod_l+0x594>)
 800d842:	4650      	mov	r0, sl
 800d844:	4659      	mov	r1, fp
 800d846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d84e:	f7f3 f811 	bl	8000874 <__aeabi_ddiv>
 800d852:	4682      	mov	sl, r0
 800d854:	468b      	mov	fp, r1
 800d856:	1124      	asrs	r4, r4, #4
 800d858:	d0dc      	beq.n	800d814 <_strtod_l+0x51c>
 800d85a:	2c1f      	cmp	r4, #31
 800d85c:	dd20      	ble.n	800d8a0 <_strtod_l+0x5a8>
 800d85e:	2400      	movs	r4, #0
 800d860:	46a0      	mov	r8, r4
 800d862:	46a1      	mov	r9, r4
 800d864:	940a      	str	r4, [sp, #40]	@ 0x28
 800d866:	2322      	movs	r3, #34	@ 0x22
 800d868:	9a05      	ldr	r2, [sp, #20]
 800d86a:	f04f 0a00 	mov.w	sl, #0
 800d86e:	f04f 0b00 	mov.w	fp, #0
 800d872:	6013      	str	r3, [r2, #0]
 800d874:	e768      	b.n	800d748 <_strtod_l+0x450>
 800d876:	bf00      	nop
 800d878:	0800f239 	.word	0x0800f239
 800d87c:	0800f44c 	.word	0x0800f44c
 800d880:	0800f231 	.word	0x0800f231
 800d884:	0800f268 	.word	0x0800f268
 800d888:	0800f5f5 	.word	0x0800f5f5
 800d88c:	0800f380 	.word	0x0800f380
 800d890:	0800f358 	.word	0x0800f358
 800d894:	7ff00000 	.word	0x7ff00000
 800d898:	7ca00000 	.word	0x7ca00000
 800d89c:	7fefffff 	.word	0x7fefffff
 800d8a0:	f014 0310 	ands.w	r3, r4, #16
 800d8a4:	4650      	mov	r0, sl
 800d8a6:	4659      	mov	r1, fp
 800d8a8:	4ea9      	ldr	r6, [pc, #676]	@ (800db50 <_strtod_l+0x858>)
 800d8aa:	bf18      	it	ne
 800d8ac:	236a      	movne	r3, #106	@ 0x6a
 800d8ae:	9308      	str	r3, [sp, #32]
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	07e2      	lsls	r2, r4, #31
 800d8b4:	d504      	bpl.n	800d8c0 <_strtod_l+0x5c8>
 800d8b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d8ba:	f7f2 feb1 	bl	8000620 <__aeabi_dmul>
 800d8be:	2301      	movs	r3, #1
 800d8c0:	1064      	asrs	r4, r4, #1
 800d8c2:	f106 0608 	add.w	r6, r6, #8
 800d8c6:	d1f4      	bne.n	800d8b2 <_strtod_l+0x5ba>
 800d8c8:	b10b      	cbz	r3, 800d8ce <_strtod_l+0x5d6>
 800d8ca:	4682      	mov	sl, r0
 800d8cc:	468b      	mov	fp, r1
 800d8ce:	9b08      	ldr	r3, [sp, #32]
 800d8d0:	b1b3      	cbz	r3, 800d900 <_strtod_l+0x608>
 800d8d2:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d8d6:	4659      	mov	r1, fp
 800d8d8:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	dd0f      	ble.n	800d900 <_strtod_l+0x608>
 800d8e0:	2b1f      	cmp	r3, #31
 800d8e2:	dd55      	ble.n	800d990 <_strtod_l+0x698>
 800d8e4:	2b34      	cmp	r3, #52	@ 0x34
 800d8e6:	f04f 0a00 	mov.w	sl, #0
 800d8ea:	bfdb      	ittet	le
 800d8ec:	f04f 33ff 	movle.w	r3, #4294967295
 800d8f0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d8f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d8f8:	4093      	lslle	r3, r2
 800d8fa:	bfd8      	it	le
 800d8fc:	ea03 0b01 	andle.w	fp, r3, r1
 800d900:	2200      	movs	r2, #0
 800d902:	2300      	movs	r3, #0
 800d904:	4650      	mov	r0, sl
 800d906:	4659      	mov	r1, fp
 800d908:	f7f3 f8f2 	bl	8000af0 <__aeabi_dcmpeq>
 800d90c:	2800      	cmp	r0, #0
 800d90e:	d1a6      	bne.n	800d85e <_strtod_l+0x566>
 800d910:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d912:	463a      	mov	r2, r7
 800d914:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d916:	9300      	str	r3, [sp, #0]
 800d918:	462b      	mov	r3, r5
 800d91a:	9805      	ldr	r0, [sp, #20]
 800d91c:	f7ff f8ba 	bl	800ca94 <__s2b>
 800d920:	900a      	str	r0, [sp, #40]	@ 0x28
 800d922:	2800      	cmp	r0, #0
 800d924:	f43f af05 	beq.w	800d732 <_strtod_l+0x43a>
 800d928:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d92a:	eba9 0308 	sub.w	r3, r9, r8
 800d92e:	2400      	movs	r4, #0
 800d930:	2a00      	cmp	r2, #0
 800d932:	46a0      	mov	r8, r4
 800d934:	bfa8      	it	ge
 800d936:	2300      	movge	r3, #0
 800d938:	9312      	str	r3, [sp, #72]	@ 0x48
 800d93a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d93e:	9316      	str	r3, [sp, #88]	@ 0x58
 800d940:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d942:	9805      	ldr	r0, [sp, #20]
 800d944:	6859      	ldr	r1, [r3, #4]
 800d946:	f7fe fffb 	bl	800c940 <_Balloc>
 800d94a:	4681      	mov	r9, r0
 800d94c:	2800      	cmp	r0, #0
 800d94e:	f43f aef4 	beq.w	800d73a <_strtod_l+0x442>
 800d952:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d954:	300c      	adds	r0, #12
 800d956:	691a      	ldr	r2, [r3, #16]
 800d958:	f103 010c 	add.w	r1, r3, #12
 800d95c:	3202      	adds	r2, #2
 800d95e:	0092      	lsls	r2, r2, #2
 800d960:	f000 ff46 	bl	800e7f0 <memcpy>
 800d964:	aa1c      	add	r2, sp, #112	@ 0x70
 800d966:	a91b      	add	r1, sp, #108	@ 0x6c
 800d968:	9805      	ldr	r0, [sp, #20]
 800d96a:	ec4b ab10 	vmov	d0, sl, fp
 800d96e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d972:	f7ff fbd3 	bl	800d11c <__d2b>
 800d976:	901a      	str	r0, [sp, #104]	@ 0x68
 800d978:	2800      	cmp	r0, #0
 800d97a:	f43f aede 	beq.w	800d73a <_strtod_l+0x442>
 800d97e:	2101      	movs	r1, #1
 800d980:	9805      	ldr	r0, [sp, #20]
 800d982:	f7ff f91d 	bl	800cbc0 <__i2b>
 800d986:	4680      	mov	r8, r0
 800d988:	b948      	cbnz	r0, 800d99e <_strtod_l+0x6a6>
 800d98a:	f04f 0800 	mov.w	r8, #0
 800d98e:	e6d4      	b.n	800d73a <_strtod_l+0x442>
 800d990:	f04f 32ff 	mov.w	r2, #4294967295
 800d994:	fa02 f303 	lsl.w	r3, r2, r3
 800d998:	ea03 0a0a 	and.w	sl, r3, sl
 800d99c:	e7b0      	b.n	800d900 <_strtod_l+0x608>
 800d99e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d9a0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d9a2:	2d00      	cmp	r5, #0
 800d9a4:	bfa9      	itett	ge
 800d9a6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d9a8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d9aa:	18ef      	addge	r7, r5, r3
 800d9ac:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d9ae:	bfb8      	it	lt
 800d9b0:	1b5e      	sublt	r6, r3, r5
 800d9b2:	9b08      	ldr	r3, [sp, #32]
 800d9b4:	bfb8      	it	lt
 800d9b6:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d9b8:	1aed      	subs	r5, r5, r3
 800d9ba:	4b66      	ldr	r3, [pc, #408]	@ (800db54 <_strtod_l+0x85c>)
 800d9bc:	4415      	add	r5, r2
 800d9be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d9c2:	3d01      	subs	r5, #1
 800d9c4:	429d      	cmp	r5, r3
 800d9c6:	da4f      	bge.n	800da68 <_strtod_l+0x770>
 800d9c8:	1b5b      	subs	r3, r3, r5
 800d9ca:	2101      	movs	r1, #1
 800d9cc:	2b1f      	cmp	r3, #31
 800d9ce:	eba2 0203 	sub.w	r2, r2, r3
 800d9d2:	dc3d      	bgt.n	800da50 <_strtod_l+0x758>
 800d9d4:	fa01 f303 	lsl.w	r3, r1, r3
 800d9d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d9da:	2300      	movs	r3, #0
 800d9dc:	9310      	str	r3, [sp, #64]	@ 0x40
 800d9de:	18bd      	adds	r5, r7, r2
 800d9e0:	9b08      	ldr	r3, [sp, #32]
 800d9e2:	4416      	add	r6, r2
 800d9e4:	42af      	cmp	r7, r5
 800d9e6:	441e      	add	r6, r3
 800d9e8:	463b      	mov	r3, r7
 800d9ea:	bfa8      	it	ge
 800d9ec:	462b      	movge	r3, r5
 800d9ee:	42b3      	cmp	r3, r6
 800d9f0:	bfa8      	it	ge
 800d9f2:	4633      	movge	r3, r6
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	bfc2      	ittt	gt
 800d9f8:	1aed      	subgt	r5, r5, r3
 800d9fa:	1af6      	subgt	r6, r6, r3
 800d9fc:	1aff      	subgt	r7, r7, r3
 800d9fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800da00:	2b00      	cmp	r3, #0
 800da02:	dd16      	ble.n	800da32 <_strtod_l+0x73a>
 800da04:	4641      	mov	r1, r8
 800da06:	461a      	mov	r2, r3
 800da08:	9805      	ldr	r0, [sp, #20]
 800da0a:	f7ff f999 	bl	800cd40 <__pow5mult>
 800da0e:	4680      	mov	r8, r0
 800da10:	2800      	cmp	r0, #0
 800da12:	d0ba      	beq.n	800d98a <_strtod_l+0x692>
 800da14:	4601      	mov	r1, r0
 800da16:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800da18:	9805      	ldr	r0, [sp, #20]
 800da1a:	f7ff f8e7 	bl	800cbec <__multiply>
 800da1e:	900e      	str	r0, [sp, #56]	@ 0x38
 800da20:	2800      	cmp	r0, #0
 800da22:	f43f ae8a 	beq.w	800d73a <_strtod_l+0x442>
 800da26:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da28:	9805      	ldr	r0, [sp, #20]
 800da2a:	f7fe ffc9 	bl	800c9c0 <_Bfree>
 800da2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da30:	931a      	str	r3, [sp, #104]	@ 0x68
 800da32:	2d00      	cmp	r5, #0
 800da34:	dc1d      	bgt.n	800da72 <_strtod_l+0x77a>
 800da36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da38:	2b00      	cmp	r3, #0
 800da3a:	dd23      	ble.n	800da84 <_strtod_l+0x78c>
 800da3c:	4649      	mov	r1, r9
 800da3e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800da40:	9805      	ldr	r0, [sp, #20]
 800da42:	f7ff f97d 	bl	800cd40 <__pow5mult>
 800da46:	4681      	mov	r9, r0
 800da48:	b9e0      	cbnz	r0, 800da84 <_strtod_l+0x78c>
 800da4a:	f04f 0900 	mov.w	r9, #0
 800da4e:	e674      	b.n	800d73a <_strtod_l+0x442>
 800da50:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800da54:	9113      	str	r1, [sp, #76]	@ 0x4c
 800da56:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800da5a:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800da5e:	35e2      	adds	r5, #226	@ 0xe2
 800da60:	fa01 f305 	lsl.w	r3, r1, r5
 800da64:	9310      	str	r3, [sp, #64]	@ 0x40
 800da66:	e7ba      	b.n	800d9de <_strtod_l+0x6e6>
 800da68:	2300      	movs	r3, #0
 800da6a:	9310      	str	r3, [sp, #64]	@ 0x40
 800da6c:	2301      	movs	r3, #1
 800da6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800da70:	e7b5      	b.n	800d9de <_strtod_l+0x6e6>
 800da72:	462a      	mov	r2, r5
 800da74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da76:	9805      	ldr	r0, [sp, #20]
 800da78:	f7ff f9bc 	bl	800cdf4 <__lshift>
 800da7c:	901a      	str	r0, [sp, #104]	@ 0x68
 800da7e:	2800      	cmp	r0, #0
 800da80:	d1d9      	bne.n	800da36 <_strtod_l+0x73e>
 800da82:	e65a      	b.n	800d73a <_strtod_l+0x442>
 800da84:	2e00      	cmp	r6, #0
 800da86:	dd07      	ble.n	800da98 <_strtod_l+0x7a0>
 800da88:	4649      	mov	r1, r9
 800da8a:	4632      	mov	r2, r6
 800da8c:	9805      	ldr	r0, [sp, #20]
 800da8e:	f7ff f9b1 	bl	800cdf4 <__lshift>
 800da92:	4681      	mov	r9, r0
 800da94:	2800      	cmp	r0, #0
 800da96:	d0d8      	beq.n	800da4a <_strtod_l+0x752>
 800da98:	2f00      	cmp	r7, #0
 800da9a:	dd08      	ble.n	800daae <_strtod_l+0x7b6>
 800da9c:	4641      	mov	r1, r8
 800da9e:	463a      	mov	r2, r7
 800daa0:	9805      	ldr	r0, [sp, #20]
 800daa2:	f7ff f9a7 	bl	800cdf4 <__lshift>
 800daa6:	4680      	mov	r8, r0
 800daa8:	2800      	cmp	r0, #0
 800daaa:	f43f ae46 	beq.w	800d73a <_strtod_l+0x442>
 800daae:	464a      	mov	r2, r9
 800dab0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dab2:	9805      	ldr	r0, [sp, #20]
 800dab4:	f7ff fa26 	bl	800cf04 <__mdiff>
 800dab8:	4604      	mov	r4, r0
 800daba:	2800      	cmp	r0, #0
 800dabc:	f43f ae3d 	beq.w	800d73a <_strtod_l+0x442>
 800dac0:	68c3      	ldr	r3, [r0, #12]
 800dac2:	4641      	mov	r1, r8
 800dac4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dac6:	2300      	movs	r3, #0
 800dac8:	60c3      	str	r3, [r0, #12]
 800daca:	f7ff f9ff 	bl	800cecc <__mcmp>
 800dace:	2800      	cmp	r0, #0
 800dad0:	da46      	bge.n	800db60 <_strtod_l+0x868>
 800dad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dad4:	ea53 030a 	orrs.w	r3, r3, sl
 800dad8:	d16c      	bne.n	800dbb4 <_strtod_l+0x8bc>
 800dada:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d168      	bne.n	800dbb4 <_strtod_l+0x8bc>
 800dae2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dae6:	0d1b      	lsrs	r3, r3, #20
 800dae8:	051b      	lsls	r3, r3, #20
 800daea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800daee:	d961      	bls.n	800dbb4 <_strtod_l+0x8bc>
 800daf0:	6963      	ldr	r3, [r4, #20]
 800daf2:	b913      	cbnz	r3, 800dafa <_strtod_l+0x802>
 800daf4:	6923      	ldr	r3, [r4, #16]
 800daf6:	2b01      	cmp	r3, #1
 800daf8:	dd5c      	ble.n	800dbb4 <_strtod_l+0x8bc>
 800dafa:	4621      	mov	r1, r4
 800dafc:	2201      	movs	r2, #1
 800dafe:	9805      	ldr	r0, [sp, #20]
 800db00:	f7ff f978 	bl	800cdf4 <__lshift>
 800db04:	4641      	mov	r1, r8
 800db06:	4604      	mov	r4, r0
 800db08:	f7ff f9e0 	bl	800cecc <__mcmp>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	dd51      	ble.n	800dbb4 <_strtod_l+0x8bc>
 800db10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800db14:	9a08      	ldr	r2, [sp, #32]
 800db16:	0d1b      	lsrs	r3, r3, #20
 800db18:	051b      	lsls	r3, r3, #20
 800db1a:	2a00      	cmp	r2, #0
 800db1c:	d06b      	beq.n	800dbf6 <_strtod_l+0x8fe>
 800db1e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800db22:	d868      	bhi.n	800dbf6 <_strtod_l+0x8fe>
 800db24:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800db28:	f67f ae9d 	bls.w	800d866 <_strtod_l+0x56e>
 800db2c:	4b0a      	ldr	r3, [pc, #40]	@ (800db58 <_strtod_l+0x860>)
 800db2e:	4650      	mov	r0, sl
 800db30:	4659      	mov	r1, fp
 800db32:	2200      	movs	r2, #0
 800db34:	f7f2 fd74 	bl	8000620 <__aeabi_dmul>
 800db38:	4b08      	ldr	r3, [pc, #32]	@ (800db5c <_strtod_l+0x864>)
 800db3a:	4682      	mov	sl, r0
 800db3c:	468b      	mov	fp, r1
 800db3e:	400b      	ands	r3, r1
 800db40:	2b00      	cmp	r3, #0
 800db42:	f47f ae05 	bne.w	800d750 <_strtod_l+0x458>
 800db46:	2322      	movs	r3, #34	@ 0x22
 800db48:	9a05      	ldr	r2, [sp, #20]
 800db4a:	6013      	str	r3, [r2, #0]
 800db4c:	e600      	b.n	800d750 <_strtod_l+0x458>
 800db4e:	bf00      	nop
 800db50:	0800f478 	.word	0x0800f478
 800db54:	fffffc02 	.word	0xfffffc02
 800db58:	39500000 	.word	0x39500000
 800db5c:	7ff00000 	.word	0x7ff00000
 800db60:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800db64:	d165      	bne.n	800dc32 <_strtod_l+0x93a>
 800db66:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800db68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db6c:	b35a      	cbz	r2, 800dbc6 <_strtod_l+0x8ce>
 800db6e:	4a9e      	ldr	r2, [pc, #632]	@ (800dde8 <_strtod_l+0xaf0>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d12b      	bne.n	800dbcc <_strtod_l+0x8d4>
 800db74:	9b08      	ldr	r3, [sp, #32]
 800db76:	4651      	mov	r1, sl
 800db78:	b303      	cbz	r3, 800dbbc <_strtod_l+0x8c4>
 800db7a:	465a      	mov	r2, fp
 800db7c:	4b9b      	ldr	r3, [pc, #620]	@ (800ddec <_strtod_l+0xaf4>)
 800db7e:	4013      	ands	r3, r2
 800db80:	f04f 32ff 	mov.w	r2, #4294967295
 800db84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800db88:	d81b      	bhi.n	800dbc2 <_strtod_l+0x8ca>
 800db8a:	0d1b      	lsrs	r3, r3, #20
 800db8c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800db90:	fa02 f303 	lsl.w	r3, r2, r3
 800db94:	4299      	cmp	r1, r3
 800db96:	d119      	bne.n	800dbcc <_strtod_l+0x8d4>
 800db98:	4b95      	ldr	r3, [pc, #596]	@ (800ddf0 <_strtod_l+0xaf8>)
 800db9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db9c:	429a      	cmp	r2, r3
 800db9e:	d102      	bne.n	800dba6 <_strtod_l+0x8ae>
 800dba0:	3101      	adds	r1, #1
 800dba2:	f43f adca 	beq.w	800d73a <_strtod_l+0x442>
 800dba6:	4b91      	ldr	r3, [pc, #580]	@ (800ddec <_strtod_l+0xaf4>)
 800dba8:	f04f 0a00 	mov.w	sl, #0
 800dbac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dbae:	401a      	ands	r2, r3
 800dbb0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800dbb4:	9b08      	ldr	r3, [sp, #32]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d1b8      	bne.n	800db2c <_strtod_l+0x834>
 800dbba:	e5c9      	b.n	800d750 <_strtod_l+0x458>
 800dbbc:	f04f 33ff 	mov.w	r3, #4294967295
 800dbc0:	e7e8      	b.n	800db94 <_strtod_l+0x89c>
 800dbc2:	4613      	mov	r3, r2
 800dbc4:	e7e6      	b.n	800db94 <_strtod_l+0x89c>
 800dbc6:	ea53 030a 	orrs.w	r3, r3, sl
 800dbca:	d0a1      	beq.n	800db10 <_strtod_l+0x818>
 800dbcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dbce:	b1db      	cbz	r3, 800dc08 <_strtod_l+0x910>
 800dbd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dbd2:	4213      	tst	r3, r2
 800dbd4:	d0ee      	beq.n	800dbb4 <_strtod_l+0x8bc>
 800dbd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbd8:	4650      	mov	r0, sl
 800dbda:	9a08      	ldr	r2, [sp, #32]
 800dbdc:	4659      	mov	r1, fp
 800dbde:	b1bb      	cbz	r3, 800dc10 <_strtod_l+0x918>
 800dbe0:	f7ff fb6a 	bl	800d2b8 <sulp>
 800dbe4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dbe8:	ec53 2b10 	vmov	r2, r3, d0
 800dbec:	f7f2 fb62 	bl	80002b4 <__adddf3>
 800dbf0:	4682      	mov	sl, r0
 800dbf2:	468b      	mov	fp, r1
 800dbf4:	e7de      	b.n	800dbb4 <_strtod_l+0x8bc>
 800dbf6:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800dbfa:	f04f 3aff 	mov.w	sl, #4294967295
 800dbfe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dc02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dc06:	e7d5      	b.n	800dbb4 <_strtod_l+0x8bc>
 800dc08:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dc0a:	ea13 0f0a 	tst.w	r3, sl
 800dc0e:	e7e1      	b.n	800dbd4 <_strtod_l+0x8dc>
 800dc10:	f7ff fb52 	bl	800d2b8 <sulp>
 800dc14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dc18:	ec53 2b10 	vmov	r2, r3, d0
 800dc1c:	f7f2 fb48 	bl	80002b0 <__aeabi_dsub>
 800dc20:	2200      	movs	r2, #0
 800dc22:	2300      	movs	r3, #0
 800dc24:	4682      	mov	sl, r0
 800dc26:	468b      	mov	fp, r1
 800dc28:	f7f2 ff62 	bl	8000af0 <__aeabi_dcmpeq>
 800dc2c:	2800      	cmp	r0, #0
 800dc2e:	d0c1      	beq.n	800dbb4 <_strtod_l+0x8bc>
 800dc30:	e619      	b.n	800d866 <_strtod_l+0x56e>
 800dc32:	4641      	mov	r1, r8
 800dc34:	4620      	mov	r0, r4
 800dc36:	f7ff fac9 	bl	800d1cc <__ratio>
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dc40:	ec57 6b10 	vmov	r6, r7, d0
 800dc44:	4630      	mov	r0, r6
 800dc46:	4639      	mov	r1, r7
 800dc48:	f7f2 ff66 	bl	8000b18 <__aeabi_dcmple>
 800dc4c:	2800      	cmp	r0, #0
 800dc4e:	d06f      	beq.n	800dd30 <_strtod_l+0xa38>
 800dc50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d17a      	bne.n	800dd4c <_strtod_l+0xa54>
 800dc56:	f1ba 0f00 	cmp.w	sl, #0
 800dc5a:	d158      	bne.n	800dd0e <_strtod_l+0xa16>
 800dc5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d15a      	bne.n	800dd1c <_strtod_l+0xa24>
 800dc66:	2200      	movs	r2, #0
 800dc68:	4b62      	ldr	r3, [pc, #392]	@ (800ddf4 <_strtod_l+0xafc>)
 800dc6a:	4630      	mov	r0, r6
 800dc6c:	4639      	mov	r1, r7
 800dc6e:	f7f2 ff49 	bl	8000b04 <__aeabi_dcmplt>
 800dc72:	2800      	cmp	r0, #0
 800dc74:	d159      	bne.n	800dd2a <_strtod_l+0xa32>
 800dc76:	4630      	mov	r0, r6
 800dc78:	4639      	mov	r1, r7
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	4b5e      	ldr	r3, [pc, #376]	@ (800ddf8 <_strtod_l+0xb00>)
 800dc7e:	f7f2 fccf 	bl	8000620 <__aeabi_dmul>
 800dc82:	4606      	mov	r6, r0
 800dc84:	460f      	mov	r7, r1
 800dc86:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800dc8a:	9606      	str	r6, [sp, #24]
 800dc8c:	9307      	str	r3, [sp, #28]
 800dc8e:	4d57      	ldr	r5, [pc, #348]	@ (800ddec <_strtod_l+0xaf4>)
 800dc90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc94:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800dc98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc9a:	401d      	ands	r5, r3
 800dc9c:	4b57      	ldr	r3, [pc, #348]	@ (800ddfc <_strtod_l+0xb04>)
 800dc9e:	429d      	cmp	r5, r3
 800dca0:	f040 80b0 	bne.w	800de04 <_strtod_l+0xb0c>
 800dca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dca6:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800dcaa:	ec4b ab10 	vmov	d0, sl, fp
 800dcae:	f7ff f9c1 	bl	800d034 <__ulp>
 800dcb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dcb6:	ec51 0b10 	vmov	r0, r1, d0
 800dcba:	f7f2 fcb1 	bl	8000620 <__aeabi_dmul>
 800dcbe:	4652      	mov	r2, sl
 800dcc0:	465b      	mov	r3, fp
 800dcc2:	f7f2 faf7 	bl	80002b4 <__adddf3>
 800dcc6:	460b      	mov	r3, r1
 800dcc8:	4948      	ldr	r1, [pc, #288]	@ (800ddec <_strtod_l+0xaf4>)
 800dcca:	4682      	mov	sl, r0
 800dccc:	4a4c      	ldr	r2, [pc, #304]	@ (800de00 <_strtod_l+0xb08>)
 800dcce:	4019      	ands	r1, r3
 800dcd0:	4291      	cmp	r1, r2
 800dcd2:	d942      	bls.n	800dd5a <_strtod_l+0xa62>
 800dcd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dcd6:	4b46      	ldr	r3, [pc, #280]	@ (800ddf0 <_strtod_l+0xaf8>)
 800dcd8:	429a      	cmp	r2, r3
 800dcda:	d103      	bne.n	800dce4 <_strtod_l+0x9ec>
 800dcdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dcde:	3301      	adds	r3, #1
 800dce0:	f43f ad2b 	beq.w	800d73a <_strtod_l+0x442>
 800dce4:	f8df b108 	ldr.w	fp, [pc, #264]	@ 800ddf0 <_strtod_l+0xaf8>
 800dce8:	f04f 3aff 	mov.w	sl, #4294967295
 800dcec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dcee:	9805      	ldr	r0, [sp, #20]
 800dcf0:	f7fe fe66 	bl	800c9c0 <_Bfree>
 800dcf4:	4649      	mov	r1, r9
 800dcf6:	9805      	ldr	r0, [sp, #20]
 800dcf8:	f7fe fe62 	bl	800c9c0 <_Bfree>
 800dcfc:	4641      	mov	r1, r8
 800dcfe:	9805      	ldr	r0, [sp, #20]
 800dd00:	f7fe fe5e 	bl	800c9c0 <_Bfree>
 800dd04:	4621      	mov	r1, r4
 800dd06:	9805      	ldr	r0, [sp, #20]
 800dd08:	f7fe fe5a 	bl	800c9c0 <_Bfree>
 800dd0c:	e618      	b.n	800d940 <_strtod_l+0x648>
 800dd0e:	f1ba 0f01 	cmp.w	sl, #1
 800dd12:	d103      	bne.n	800dd1c <_strtod_l+0xa24>
 800dd14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	f43f ada5 	beq.w	800d866 <_strtod_l+0x56e>
 800dd1c:	2600      	movs	r6, #0
 800dd1e:	4f35      	ldr	r7, [pc, #212]	@ (800ddf4 <_strtod_l+0xafc>)
 800dd20:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 800ddc8 <_strtod_l+0xad0>
 800dd24:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dd28:	e7b1      	b.n	800dc8e <_strtod_l+0x996>
 800dd2a:	2600      	movs	r6, #0
 800dd2c:	4f32      	ldr	r7, [pc, #200]	@ (800ddf8 <_strtod_l+0xb00>)
 800dd2e:	e7aa      	b.n	800dc86 <_strtod_l+0x98e>
 800dd30:	4b31      	ldr	r3, [pc, #196]	@ (800ddf8 <_strtod_l+0xb00>)
 800dd32:	4630      	mov	r0, r6
 800dd34:	4639      	mov	r1, r7
 800dd36:	2200      	movs	r2, #0
 800dd38:	f7f2 fc72 	bl	8000620 <__aeabi_dmul>
 800dd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd3e:	4606      	mov	r6, r0
 800dd40:	460f      	mov	r7, r1
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d09f      	beq.n	800dc86 <_strtod_l+0x98e>
 800dd46:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800dd4a:	e7a0      	b.n	800dc8e <_strtod_l+0x996>
 800dd4c:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800ddd0 <_strtod_l+0xad8>
 800dd50:	ec57 6b17 	vmov	r6, r7, d7
 800dd54:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dd58:	e799      	b.n	800dc8e <_strtod_l+0x996>
 800dd5a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800dd5e:	9b08      	ldr	r3, [sp, #32]
 800dd60:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d1c1      	bne.n	800dcec <_strtod_l+0x9f4>
 800dd68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd6c:	0d1b      	lsrs	r3, r3, #20
 800dd6e:	051b      	lsls	r3, r3, #20
 800dd70:	429d      	cmp	r5, r3
 800dd72:	d1bb      	bne.n	800dcec <_strtod_l+0x9f4>
 800dd74:	4630      	mov	r0, r6
 800dd76:	4639      	mov	r1, r7
 800dd78:	f7f2 ffb2 	bl	8000ce0 <__aeabi_d2lz>
 800dd7c:	f7f2 fc22 	bl	80005c4 <__aeabi_l2d>
 800dd80:	4602      	mov	r2, r0
 800dd82:	460b      	mov	r3, r1
 800dd84:	4630      	mov	r0, r6
 800dd86:	4639      	mov	r1, r7
 800dd88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800dd8c:	f7f2 fa90 	bl	80002b0 <__aeabi_dsub>
 800dd90:	460b      	mov	r3, r1
 800dd92:	4602      	mov	r2, r0
 800dd94:	ea46 060a 	orr.w	r6, r6, sl
 800dd98:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800dd9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd9e:	431e      	orrs	r6, r3
 800dda0:	d06d      	beq.n	800de7e <_strtod_l+0xb86>
 800dda2:	a30d      	add	r3, pc, #52	@ (adr r3, 800ddd8 <_strtod_l+0xae0>)
 800dda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda8:	f7f2 feac 	bl	8000b04 <__aeabi_dcmplt>
 800ddac:	2800      	cmp	r0, #0
 800ddae:	f47f accf 	bne.w	800d750 <_strtod_l+0x458>
 800ddb2:	a30b      	add	r3, pc, #44	@ (adr r3, 800dde0 <_strtod_l+0xae8>)
 800ddb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ddbc:	f7f2 fec0 	bl	8000b40 <__aeabi_dcmpgt>
 800ddc0:	2800      	cmp	r0, #0
 800ddc2:	d093      	beq.n	800dcec <_strtod_l+0x9f4>
 800ddc4:	e4c4      	b.n	800d750 <_strtod_l+0x458>
 800ddc6:	bf00      	nop
 800ddc8:	00000000 	.word	0x00000000
 800ddcc:	bff00000 	.word	0xbff00000
 800ddd0:	00000000 	.word	0x00000000
 800ddd4:	3ff00000 	.word	0x3ff00000
 800ddd8:	94a03595 	.word	0x94a03595
 800dddc:	3fdfffff 	.word	0x3fdfffff
 800dde0:	35afe535 	.word	0x35afe535
 800dde4:	3fe00000 	.word	0x3fe00000
 800dde8:	000fffff 	.word	0x000fffff
 800ddec:	7ff00000 	.word	0x7ff00000
 800ddf0:	7fefffff 	.word	0x7fefffff
 800ddf4:	3ff00000 	.word	0x3ff00000
 800ddf8:	3fe00000 	.word	0x3fe00000
 800ddfc:	7fe00000 	.word	0x7fe00000
 800de00:	7c9fffff 	.word	0x7c9fffff
 800de04:	9b08      	ldr	r3, [sp, #32]
 800de06:	b323      	cbz	r3, 800de52 <_strtod_l+0xb5a>
 800de08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800de0c:	d821      	bhi.n	800de52 <_strtod_l+0xb5a>
 800de0e:	4630      	mov	r0, r6
 800de10:	4639      	mov	r1, r7
 800de12:	a327      	add	r3, pc, #156	@ (adr r3, 800deb0 <_strtod_l+0xbb8>)
 800de14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de18:	f7f2 fe7e 	bl	8000b18 <__aeabi_dcmple>
 800de1c:	b1a0      	cbz	r0, 800de48 <_strtod_l+0xb50>
 800de1e:	4639      	mov	r1, r7
 800de20:	4630      	mov	r0, r6
 800de22:	f7f2 fed5 	bl	8000bd0 <__aeabi_d2uiz>
 800de26:	2801      	cmp	r0, #1
 800de28:	bf38      	it	cc
 800de2a:	2001      	movcc	r0, #1
 800de2c:	f7f2 fb7e 	bl	800052c <__aeabi_ui2d>
 800de30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de32:	4606      	mov	r6, r0
 800de34:	460f      	mov	r7, r1
 800de36:	b9fb      	cbnz	r3, 800de78 <_strtod_l+0xb80>
 800de38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800de3c:	9014      	str	r0, [sp, #80]	@ 0x50
 800de3e:	9315      	str	r3, [sp, #84]	@ 0x54
 800de40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800de44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800de48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800de4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800de4e:	1b5b      	subs	r3, r3, r5
 800de50:	9311      	str	r3, [sp, #68]	@ 0x44
 800de52:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800de56:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800de5a:	f7ff f8eb 	bl	800d034 <__ulp>
 800de5e:	4650      	mov	r0, sl
 800de60:	4659      	mov	r1, fp
 800de62:	ec53 2b10 	vmov	r2, r3, d0
 800de66:	f7f2 fbdb 	bl	8000620 <__aeabi_dmul>
 800de6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800de6e:	f7f2 fa21 	bl	80002b4 <__adddf3>
 800de72:	4682      	mov	sl, r0
 800de74:	468b      	mov	fp, r1
 800de76:	e772      	b.n	800dd5e <_strtod_l+0xa66>
 800de78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800de7c:	e7e0      	b.n	800de40 <_strtod_l+0xb48>
 800de7e:	a30e      	add	r3, pc, #56	@ (adr r3, 800deb8 <_strtod_l+0xbc0>)
 800de80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de84:	f7f2 fe3e 	bl	8000b04 <__aeabi_dcmplt>
 800de88:	e79a      	b.n	800ddc0 <_strtod_l+0xac8>
 800de8a:	2300      	movs	r3, #0
 800de8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de90:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800de92:	6013      	str	r3, [r2, #0]
 800de94:	f7ff ba6d 	b.w	800d372 <_strtod_l+0x7a>
 800de98:	2a65      	cmp	r2, #101	@ 0x65
 800de9a:	f43f ab67 	beq.w	800d56c <_strtod_l+0x274>
 800de9e:	2a45      	cmp	r2, #69	@ 0x45
 800dea0:	f43f ab64 	beq.w	800d56c <_strtod_l+0x274>
 800dea4:	2301      	movs	r3, #1
 800dea6:	f7ff bba0 	b.w	800d5ea <_strtod_l+0x2f2>
 800deaa:	bf00      	nop
 800deac:	f3af 8000 	nop.w
 800deb0:	ffc00000 	.word	0xffc00000
 800deb4:	41dfffff 	.word	0x41dfffff
 800deb8:	94a03595 	.word	0x94a03595
 800debc:	3fcfffff 	.word	0x3fcfffff

0800dec0 <_strtod_r>:
 800dec0:	4b01      	ldr	r3, [pc, #4]	@ (800dec8 <_strtod_r+0x8>)
 800dec2:	f7ff ba19 	b.w	800d2f8 <_strtod_l>
 800dec6:	bf00      	nop
 800dec8:	20000068 	.word	0x20000068

0800decc <_strtol_l.constprop.0>:
 800decc:	2b24      	cmp	r3, #36	@ 0x24
 800dece:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ded2:	4686      	mov	lr, r0
 800ded4:	4690      	mov	r8, r2
 800ded6:	d801      	bhi.n	800dedc <_strtol_l.constprop.0+0x10>
 800ded8:	2b01      	cmp	r3, #1
 800deda:	d106      	bne.n	800deea <_strtol_l.constprop.0+0x1e>
 800dedc:	f7fd fd9a 	bl	800ba14 <__errno>
 800dee0:	2316      	movs	r3, #22
 800dee2:	6003      	str	r3, [r0, #0]
 800dee4:	2000      	movs	r0, #0
 800dee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800deea:	460d      	mov	r5, r1
 800deec:	4833      	ldr	r0, [pc, #204]	@ (800dfbc <_strtol_l.constprop.0+0xf0>)
 800deee:	462a      	mov	r2, r5
 800def0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800def4:	5d06      	ldrb	r6, [r0, r4]
 800def6:	f016 0608 	ands.w	r6, r6, #8
 800defa:	d1f8      	bne.n	800deee <_strtol_l.constprop.0+0x22>
 800defc:	2c2d      	cmp	r4, #45	@ 0x2d
 800defe:	d12d      	bne.n	800df5c <_strtol_l.constprop.0+0x90>
 800df00:	782c      	ldrb	r4, [r5, #0]
 800df02:	2601      	movs	r6, #1
 800df04:	1c95      	adds	r5, r2, #2
 800df06:	f033 0210 	bics.w	r2, r3, #16
 800df0a:	d109      	bne.n	800df20 <_strtol_l.constprop.0+0x54>
 800df0c:	2c30      	cmp	r4, #48	@ 0x30
 800df0e:	d12a      	bne.n	800df66 <_strtol_l.constprop.0+0x9a>
 800df10:	782a      	ldrb	r2, [r5, #0]
 800df12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800df16:	2a58      	cmp	r2, #88	@ 0x58
 800df18:	d125      	bne.n	800df66 <_strtol_l.constprop.0+0x9a>
 800df1a:	786c      	ldrb	r4, [r5, #1]
 800df1c:	2310      	movs	r3, #16
 800df1e:	3502      	adds	r5, #2
 800df20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800df24:	2200      	movs	r2, #0
 800df26:	f10c 3cff 	add.w	ip, ip, #4294967295
 800df2a:	4610      	mov	r0, r2
 800df2c:	fbbc f9f3 	udiv	r9, ip, r3
 800df30:	fb03 ca19 	mls	sl, r3, r9, ip
 800df34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800df38:	2f09      	cmp	r7, #9
 800df3a:	d81b      	bhi.n	800df74 <_strtol_l.constprop.0+0xa8>
 800df3c:	463c      	mov	r4, r7
 800df3e:	42a3      	cmp	r3, r4
 800df40:	dd27      	ble.n	800df92 <_strtol_l.constprop.0+0xc6>
 800df42:	1c57      	adds	r7, r2, #1
 800df44:	d007      	beq.n	800df56 <_strtol_l.constprop.0+0x8a>
 800df46:	4581      	cmp	r9, r0
 800df48:	d320      	bcc.n	800df8c <_strtol_l.constprop.0+0xc0>
 800df4a:	d101      	bne.n	800df50 <_strtol_l.constprop.0+0x84>
 800df4c:	45a2      	cmp	sl, r4
 800df4e:	db1d      	blt.n	800df8c <_strtol_l.constprop.0+0xc0>
 800df50:	fb00 4003 	mla	r0, r0, r3, r4
 800df54:	2201      	movs	r2, #1
 800df56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800df5a:	e7eb      	b.n	800df34 <_strtol_l.constprop.0+0x68>
 800df5c:	2c2b      	cmp	r4, #43	@ 0x2b
 800df5e:	bf04      	itt	eq
 800df60:	782c      	ldrbeq	r4, [r5, #0]
 800df62:	1c95      	addeq	r5, r2, #2
 800df64:	e7cf      	b.n	800df06 <_strtol_l.constprop.0+0x3a>
 800df66:	2b00      	cmp	r3, #0
 800df68:	d1da      	bne.n	800df20 <_strtol_l.constprop.0+0x54>
 800df6a:	2c30      	cmp	r4, #48	@ 0x30
 800df6c:	bf0c      	ite	eq
 800df6e:	2308      	moveq	r3, #8
 800df70:	230a      	movne	r3, #10
 800df72:	e7d5      	b.n	800df20 <_strtol_l.constprop.0+0x54>
 800df74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800df78:	2f19      	cmp	r7, #25
 800df7a:	d801      	bhi.n	800df80 <_strtol_l.constprop.0+0xb4>
 800df7c:	3c37      	subs	r4, #55	@ 0x37
 800df7e:	e7de      	b.n	800df3e <_strtol_l.constprop.0+0x72>
 800df80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800df84:	2f19      	cmp	r7, #25
 800df86:	d804      	bhi.n	800df92 <_strtol_l.constprop.0+0xc6>
 800df88:	3c57      	subs	r4, #87	@ 0x57
 800df8a:	e7d8      	b.n	800df3e <_strtol_l.constprop.0+0x72>
 800df8c:	f04f 32ff 	mov.w	r2, #4294967295
 800df90:	e7e1      	b.n	800df56 <_strtol_l.constprop.0+0x8a>
 800df92:	1c53      	adds	r3, r2, #1
 800df94:	d108      	bne.n	800dfa8 <_strtol_l.constprop.0+0xdc>
 800df96:	2322      	movs	r3, #34	@ 0x22
 800df98:	4660      	mov	r0, ip
 800df9a:	f8ce 3000 	str.w	r3, [lr]
 800df9e:	f1b8 0f00 	cmp.w	r8, #0
 800dfa2:	d0a0      	beq.n	800dee6 <_strtol_l.constprop.0+0x1a>
 800dfa4:	1e69      	subs	r1, r5, #1
 800dfa6:	e006      	b.n	800dfb6 <_strtol_l.constprop.0+0xea>
 800dfa8:	b106      	cbz	r6, 800dfac <_strtol_l.constprop.0+0xe0>
 800dfaa:	4240      	negs	r0, r0
 800dfac:	f1b8 0f00 	cmp.w	r8, #0
 800dfb0:	d099      	beq.n	800dee6 <_strtol_l.constprop.0+0x1a>
 800dfb2:	2a00      	cmp	r2, #0
 800dfb4:	d1f6      	bne.n	800dfa4 <_strtol_l.constprop.0+0xd8>
 800dfb6:	f8c8 1000 	str.w	r1, [r8]
 800dfba:	e794      	b.n	800dee6 <_strtol_l.constprop.0+0x1a>
 800dfbc:	0800f4a1 	.word	0x0800f4a1

0800dfc0 <_strtol_r>:
 800dfc0:	f7ff bf84 	b.w	800decc <_strtol_l.constprop.0>

0800dfc4 <__ssputs_r>:
 800dfc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfc8:	461f      	mov	r7, r3
 800dfca:	688e      	ldr	r6, [r1, #8]
 800dfcc:	4682      	mov	sl, r0
 800dfce:	460c      	mov	r4, r1
 800dfd0:	42be      	cmp	r6, r7
 800dfd2:	4690      	mov	r8, r2
 800dfd4:	680b      	ldr	r3, [r1, #0]
 800dfd6:	d82d      	bhi.n	800e034 <__ssputs_r+0x70>
 800dfd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dfdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dfe0:	d026      	beq.n	800e030 <__ssputs_r+0x6c>
 800dfe2:	6965      	ldr	r5, [r4, #20]
 800dfe4:	6909      	ldr	r1, [r1, #16]
 800dfe6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dfea:	eba3 0901 	sub.w	r9, r3, r1
 800dfee:	1c7b      	adds	r3, r7, #1
 800dff0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dff4:	444b      	add	r3, r9
 800dff6:	106d      	asrs	r5, r5, #1
 800dff8:	429d      	cmp	r5, r3
 800dffa:	bf38      	it	cc
 800dffc:	461d      	movcc	r5, r3
 800dffe:	0553      	lsls	r3, r2, #21
 800e000:	d527      	bpl.n	800e052 <__ssputs_r+0x8e>
 800e002:	4629      	mov	r1, r5
 800e004:	f7fe fc10 	bl	800c828 <_malloc_r>
 800e008:	4606      	mov	r6, r0
 800e00a:	b360      	cbz	r0, 800e066 <__ssputs_r+0xa2>
 800e00c:	464a      	mov	r2, r9
 800e00e:	6921      	ldr	r1, [r4, #16]
 800e010:	f000 fbee 	bl	800e7f0 <memcpy>
 800e014:	89a3      	ldrh	r3, [r4, #12]
 800e016:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e01a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e01e:	81a3      	strh	r3, [r4, #12]
 800e020:	6126      	str	r6, [r4, #16]
 800e022:	444e      	add	r6, r9
 800e024:	6165      	str	r5, [r4, #20]
 800e026:	eba5 0509 	sub.w	r5, r5, r9
 800e02a:	6026      	str	r6, [r4, #0]
 800e02c:	463e      	mov	r6, r7
 800e02e:	60a5      	str	r5, [r4, #8]
 800e030:	42be      	cmp	r6, r7
 800e032:	d900      	bls.n	800e036 <__ssputs_r+0x72>
 800e034:	463e      	mov	r6, r7
 800e036:	4632      	mov	r2, r6
 800e038:	4641      	mov	r1, r8
 800e03a:	6820      	ldr	r0, [r4, #0]
 800e03c:	f000 fb9c 	bl	800e778 <memmove>
 800e040:	68a3      	ldr	r3, [r4, #8]
 800e042:	2000      	movs	r0, #0
 800e044:	1b9b      	subs	r3, r3, r6
 800e046:	60a3      	str	r3, [r4, #8]
 800e048:	6823      	ldr	r3, [r4, #0]
 800e04a:	4433      	add	r3, r6
 800e04c:	6023      	str	r3, [r4, #0]
 800e04e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e052:	462a      	mov	r2, r5
 800e054:	f000 ff5d 	bl	800ef12 <_realloc_r>
 800e058:	4606      	mov	r6, r0
 800e05a:	2800      	cmp	r0, #0
 800e05c:	d1e0      	bne.n	800e020 <__ssputs_r+0x5c>
 800e05e:	6921      	ldr	r1, [r4, #16]
 800e060:	4650      	mov	r0, sl
 800e062:	f7fe fb6d 	bl	800c740 <_free_r>
 800e066:	230c      	movs	r3, #12
 800e068:	f04f 30ff 	mov.w	r0, #4294967295
 800e06c:	f8ca 3000 	str.w	r3, [sl]
 800e070:	89a3      	ldrh	r3, [r4, #12]
 800e072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e076:	81a3      	strh	r3, [r4, #12]
 800e078:	e7e9      	b.n	800e04e <__ssputs_r+0x8a>
	...

0800e07c <_svfiprintf_r>:
 800e07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e080:	4698      	mov	r8, r3
 800e082:	898b      	ldrh	r3, [r1, #12]
 800e084:	b09d      	sub	sp, #116	@ 0x74
 800e086:	4607      	mov	r7, r0
 800e088:	061b      	lsls	r3, r3, #24
 800e08a:	460d      	mov	r5, r1
 800e08c:	4614      	mov	r4, r2
 800e08e:	d510      	bpl.n	800e0b2 <_svfiprintf_r+0x36>
 800e090:	690b      	ldr	r3, [r1, #16]
 800e092:	b973      	cbnz	r3, 800e0b2 <_svfiprintf_r+0x36>
 800e094:	2140      	movs	r1, #64	@ 0x40
 800e096:	f7fe fbc7 	bl	800c828 <_malloc_r>
 800e09a:	6028      	str	r0, [r5, #0]
 800e09c:	6128      	str	r0, [r5, #16]
 800e09e:	b930      	cbnz	r0, 800e0ae <_svfiprintf_r+0x32>
 800e0a0:	230c      	movs	r3, #12
 800e0a2:	603b      	str	r3, [r7, #0]
 800e0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a8:	b01d      	add	sp, #116	@ 0x74
 800e0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0ae:	2340      	movs	r3, #64	@ 0x40
 800e0b0:	616b      	str	r3, [r5, #20]
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e0b8:	f04f 0901 	mov.w	r9, #1
 800e0bc:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800e260 <_svfiprintf_r+0x1e4>
 800e0c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0c2:	2320      	movs	r3, #32
 800e0c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e0c8:	2330      	movs	r3, #48	@ 0x30
 800e0ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e0ce:	4623      	mov	r3, r4
 800e0d0:	469a      	mov	sl, r3
 800e0d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0d6:	b10a      	cbz	r2, 800e0dc <_svfiprintf_r+0x60>
 800e0d8:	2a25      	cmp	r2, #37	@ 0x25
 800e0da:	d1f9      	bne.n	800e0d0 <_svfiprintf_r+0x54>
 800e0dc:	ebba 0b04 	subs.w	fp, sl, r4
 800e0e0:	d00b      	beq.n	800e0fa <_svfiprintf_r+0x7e>
 800e0e2:	465b      	mov	r3, fp
 800e0e4:	4622      	mov	r2, r4
 800e0e6:	4629      	mov	r1, r5
 800e0e8:	4638      	mov	r0, r7
 800e0ea:	f7ff ff6b 	bl	800dfc4 <__ssputs_r>
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	f000 80a7 	beq.w	800e242 <_svfiprintf_r+0x1c6>
 800e0f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0f6:	445a      	add	r2, fp
 800e0f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e0fa:	f89a 3000 	ldrb.w	r3, [sl]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	f000 809f 	beq.w	800e242 <_svfiprintf_r+0x1c6>
 800e104:	2300      	movs	r3, #0
 800e106:	f04f 32ff 	mov.w	r2, #4294967295
 800e10a:	f10a 0a01 	add.w	sl, sl, #1
 800e10e:	9304      	str	r3, [sp, #16]
 800e110:	9307      	str	r3, [sp, #28]
 800e112:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e116:	931a      	str	r3, [sp, #104]	@ 0x68
 800e118:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e11c:	4654      	mov	r4, sl
 800e11e:	2205      	movs	r2, #5
 800e120:	484f      	ldr	r0, [pc, #316]	@ (800e260 <_svfiprintf_r+0x1e4>)
 800e122:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e126:	f7fd fca2 	bl	800ba6e <memchr>
 800e12a:	9a04      	ldr	r2, [sp, #16]
 800e12c:	b9d8      	cbnz	r0, 800e166 <_svfiprintf_r+0xea>
 800e12e:	06d0      	lsls	r0, r2, #27
 800e130:	bf44      	itt	mi
 800e132:	2320      	movmi	r3, #32
 800e134:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e138:	0711      	lsls	r1, r2, #28
 800e13a:	bf44      	itt	mi
 800e13c:	232b      	movmi	r3, #43	@ 0x2b
 800e13e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e142:	f89a 3000 	ldrb.w	r3, [sl]
 800e146:	2b2a      	cmp	r3, #42	@ 0x2a
 800e148:	d015      	beq.n	800e176 <_svfiprintf_r+0xfa>
 800e14a:	9a07      	ldr	r2, [sp, #28]
 800e14c:	4654      	mov	r4, sl
 800e14e:	2000      	movs	r0, #0
 800e150:	f04f 0c0a 	mov.w	ip, #10
 800e154:	4621      	mov	r1, r4
 800e156:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e15a:	3b30      	subs	r3, #48	@ 0x30
 800e15c:	2b09      	cmp	r3, #9
 800e15e:	d94b      	bls.n	800e1f8 <_svfiprintf_r+0x17c>
 800e160:	b1b0      	cbz	r0, 800e190 <_svfiprintf_r+0x114>
 800e162:	9207      	str	r2, [sp, #28]
 800e164:	e014      	b.n	800e190 <_svfiprintf_r+0x114>
 800e166:	eba0 0308 	sub.w	r3, r0, r8
 800e16a:	46a2      	mov	sl, r4
 800e16c:	fa09 f303 	lsl.w	r3, r9, r3
 800e170:	4313      	orrs	r3, r2
 800e172:	9304      	str	r3, [sp, #16]
 800e174:	e7d2      	b.n	800e11c <_svfiprintf_r+0xa0>
 800e176:	9b03      	ldr	r3, [sp, #12]
 800e178:	1d19      	adds	r1, r3, #4
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	9103      	str	r1, [sp, #12]
 800e180:	bfbb      	ittet	lt
 800e182:	425b      	neglt	r3, r3
 800e184:	f042 0202 	orrlt.w	r2, r2, #2
 800e188:	9307      	strge	r3, [sp, #28]
 800e18a:	9307      	strlt	r3, [sp, #28]
 800e18c:	bfb8      	it	lt
 800e18e:	9204      	strlt	r2, [sp, #16]
 800e190:	7823      	ldrb	r3, [r4, #0]
 800e192:	2b2e      	cmp	r3, #46	@ 0x2e
 800e194:	d10a      	bne.n	800e1ac <_svfiprintf_r+0x130>
 800e196:	7863      	ldrb	r3, [r4, #1]
 800e198:	2b2a      	cmp	r3, #42	@ 0x2a
 800e19a:	d132      	bne.n	800e202 <_svfiprintf_r+0x186>
 800e19c:	9b03      	ldr	r3, [sp, #12]
 800e19e:	3402      	adds	r4, #2
 800e1a0:	1d1a      	adds	r2, r3, #4
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e1a8:	9203      	str	r2, [sp, #12]
 800e1aa:	9305      	str	r3, [sp, #20]
 800e1ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e270 <_svfiprintf_r+0x1f4>
 800e1b0:	2203      	movs	r2, #3
 800e1b2:	7821      	ldrb	r1, [r4, #0]
 800e1b4:	4650      	mov	r0, sl
 800e1b6:	f7fd fc5a 	bl	800ba6e <memchr>
 800e1ba:	b138      	cbz	r0, 800e1cc <_svfiprintf_r+0x150>
 800e1bc:	eba0 000a 	sub.w	r0, r0, sl
 800e1c0:	2240      	movs	r2, #64	@ 0x40
 800e1c2:	9b04      	ldr	r3, [sp, #16]
 800e1c4:	3401      	adds	r4, #1
 800e1c6:	4082      	lsls	r2, r0
 800e1c8:	4313      	orrs	r3, r2
 800e1ca:	9304      	str	r3, [sp, #16]
 800e1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1d0:	2206      	movs	r2, #6
 800e1d2:	4824      	ldr	r0, [pc, #144]	@ (800e264 <_svfiprintf_r+0x1e8>)
 800e1d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e1d8:	f7fd fc49 	bl	800ba6e <memchr>
 800e1dc:	2800      	cmp	r0, #0
 800e1de:	d036      	beq.n	800e24e <_svfiprintf_r+0x1d2>
 800e1e0:	4b21      	ldr	r3, [pc, #132]	@ (800e268 <_svfiprintf_r+0x1ec>)
 800e1e2:	bb1b      	cbnz	r3, 800e22c <_svfiprintf_r+0x1b0>
 800e1e4:	9b03      	ldr	r3, [sp, #12]
 800e1e6:	3307      	adds	r3, #7
 800e1e8:	f023 0307 	bic.w	r3, r3, #7
 800e1ec:	3308      	adds	r3, #8
 800e1ee:	9303      	str	r3, [sp, #12]
 800e1f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1f2:	4433      	add	r3, r6
 800e1f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1f6:	e76a      	b.n	800e0ce <_svfiprintf_r+0x52>
 800e1f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1fc:	460c      	mov	r4, r1
 800e1fe:	2001      	movs	r0, #1
 800e200:	e7a8      	b.n	800e154 <_svfiprintf_r+0xd8>
 800e202:	2300      	movs	r3, #0
 800e204:	3401      	adds	r4, #1
 800e206:	f04f 0c0a 	mov.w	ip, #10
 800e20a:	4619      	mov	r1, r3
 800e20c:	9305      	str	r3, [sp, #20]
 800e20e:	4620      	mov	r0, r4
 800e210:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e214:	3a30      	subs	r2, #48	@ 0x30
 800e216:	2a09      	cmp	r2, #9
 800e218:	d903      	bls.n	800e222 <_svfiprintf_r+0x1a6>
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d0c6      	beq.n	800e1ac <_svfiprintf_r+0x130>
 800e21e:	9105      	str	r1, [sp, #20]
 800e220:	e7c4      	b.n	800e1ac <_svfiprintf_r+0x130>
 800e222:	fb0c 2101 	mla	r1, ip, r1, r2
 800e226:	4604      	mov	r4, r0
 800e228:	2301      	movs	r3, #1
 800e22a:	e7f0      	b.n	800e20e <_svfiprintf_r+0x192>
 800e22c:	ab03      	add	r3, sp, #12
 800e22e:	462a      	mov	r2, r5
 800e230:	a904      	add	r1, sp, #16
 800e232:	4638      	mov	r0, r7
 800e234:	9300      	str	r3, [sp, #0]
 800e236:	4b0d      	ldr	r3, [pc, #52]	@ (800e26c <_svfiprintf_r+0x1f0>)
 800e238:	f7fc fc94 	bl	800ab64 <_printf_float>
 800e23c:	1c42      	adds	r2, r0, #1
 800e23e:	4606      	mov	r6, r0
 800e240:	d1d6      	bne.n	800e1f0 <_svfiprintf_r+0x174>
 800e242:	89ab      	ldrh	r3, [r5, #12]
 800e244:	065b      	lsls	r3, r3, #25
 800e246:	f53f af2d 	bmi.w	800e0a4 <_svfiprintf_r+0x28>
 800e24a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e24c:	e72c      	b.n	800e0a8 <_svfiprintf_r+0x2c>
 800e24e:	ab03      	add	r3, sp, #12
 800e250:	462a      	mov	r2, r5
 800e252:	a904      	add	r1, sp, #16
 800e254:	4638      	mov	r0, r7
 800e256:	9300      	str	r3, [sp, #0]
 800e258:	4b04      	ldr	r3, [pc, #16]	@ (800e26c <_svfiprintf_r+0x1f0>)
 800e25a:	f7fc ff1f 	bl	800b09c <_printf_i>
 800e25e:	e7ed      	b.n	800e23c <_svfiprintf_r+0x1c0>
 800e260:	0800f5a1 	.word	0x0800f5a1
 800e264:	0800f5ab 	.word	0x0800f5ab
 800e268:	0800ab65 	.word	0x0800ab65
 800e26c:	0800dfc5 	.word	0x0800dfc5
 800e270:	0800f5a7 	.word	0x0800f5a7

0800e274 <__sfputc_r>:
 800e274:	6893      	ldr	r3, [r2, #8]
 800e276:	3b01      	subs	r3, #1
 800e278:	2b00      	cmp	r3, #0
 800e27a:	6093      	str	r3, [r2, #8]
 800e27c:	b410      	push	{r4}
 800e27e:	da08      	bge.n	800e292 <__sfputc_r+0x1e>
 800e280:	6994      	ldr	r4, [r2, #24]
 800e282:	42a3      	cmp	r3, r4
 800e284:	db01      	blt.n	800e28a <__sfputc_r+0x16>
 800e286:	290a      	cmp	r1, #10
 800e288:	d103      	bne.n	800e292 <__sfputc_r+0x1e>
 800e28a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e28e:	f000 b9df 	b.w	800e650 <__swbuf_r>
 800e292:	6813      	ldr	r3, [r2, #0]
 800e294:	1c58      	adds	r0, r3, #1
 800e296:	6010      	str	r0, [r2, #0]
 800e298:	4608      	mov	r0, r1
 800e29a:	7019      	strb	r1, [r3, #0]
 800e29c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e2a0:	4770      	bx	lr

0800e2a2 <__sfputs_r>:
 800e2a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2a4:	4606      	mov	r6, r0
 800e2a6:	460f      	mov	r7, r1
 800e2a8:	4614      	mov	r4, r2
 800e2aa:	18d5      	adds	r5, r2, r3
 800e2ac:	42ac      	cmp	r4, r5
 800e2ae:	d101      	bne.n	800e2b4 <__sfputs_r+0x12>
 800e2b0:	2000      	movs	r0, #0
 800e2b2:	e007      	b.n	800e2c4 <__sfputs_r+0x22>
 800e2b4:	463a      	mov	r2, r7
 800e2b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2ba:	4630      	mov	r0, r6
 800e2bc:	f7ff ffda 	bl	800e274 <__sfputc_r>
 800e2c0:	1c43      	adds	r3, r0, #1
 800e2c2:	d1f3      	bne.n	800e2ac <__sfputs_r+0xa>
 800e2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e2c8 <_vfiprintf_r>:
 800e2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2cc:	460d      	mov	r5, r1
 800e2ce:	b09d      	sub	sp, #116	@ 0x74
 800e2d0:	4614      	mov	r4, r2
 800e2d2:	4698      	mov	r8, r3
 800e2d4:	4606      	mov	r6, r0
 800e2d6:	b118      	cbz	r0, 800e2e0 <_vfiprintf_r+0x18>
 800e2d8:	6a03      	ldr	r3, [r0, #32]
 800e2da:	b90b      	cbnz	r3, 800e2e0 <_vfiprintf_r+0x18>
 800e2dc:	f7fd fa9c 	bl	800b818 <__sinit>
 800e2e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2e2:	07d9      	lsls	r1, r3, #31
 800e2e4:	d405      	bmi.n	800e2f2 <_vfiprintf_r+0x2a>
 800e2e6:	89ab      	ldrh	r3, [r5, #12]
 800e2e8:	059a      	lsls	r2, r3, #22
 800e2ea:	d402      	bmi.n	800e2f2 <_vfiprintf_r+0x2a>
 800e2ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2ee:	f7fd fbbc 	bl	800ba6a <__retarget_lock_acquire_recursive>
 800e2f2:	89ab      	ldrh	r3, [r5, #12]
 800e2f4:	071b      	lsls	r3, r3, #28
 800e2f6:	d501      	bpl.n	800e2fc <_vfiprintf_r+0x34>
 800e2f8:	692b      	ldr	r3, [r5, #16]
 800e2fa:	b99b      	cbnz	r3, 800e324 <_vfiprintf_r+0x5c>
 800e2fc:	4629      	mov	r1, r5
 800e2fe:	4630      	mov	r0, r6
 800e300:	f000 f9e4 	bl	800e6cc <__swsetup_r>
 800e304:	b170      	cbz	r0, 800e324 <_vfiprintf_r+0x5c>
 800e306:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e308:	07dc      	lsls	r4, r3, #31
 800e30a:	d504      	bpl.n	800e316 <_vfiprintf_r+0x4e>
 800e30c:	f04f 30ff 	mov.w	r0, #4294967295
 800e310:	b01d      	add	sp, #116	@ 0x74
 800e312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e316:	89ab      	ldrh	r3, [r5, #12]
 800e318:	0598      	lsls	r0, r3, #22
 800e31a:	d4f7      	bmi.n	800e30c <_vfiprintf_r+0x44>
 800e31c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e31e:	f7fd fba5 	bl	800ba6c <__retarget_lock_release_recursive>
 800e322:	e7f3      	b.n	800e30c <_vfiprintf_r+0x44>
 800e324:	2300      	movs	r3, #0
 800e326:	f8cd 800c 	str.w	r8, [sp, #12]
 800e32a:	f04f 0901 	mov.w	r9, #1
 800e32e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800e4e4 <_vfiprintf_r+0x21c>
 800e332:	9309      	str	r3, [sp, #36]	@ 0x24
 800e334:	2320      	movs	r3, #32
 800e336:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e33a:	2330      	movs	r3, #48	@ 0x30
 800e33c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e340:	4623      	mov	r3, r4
 800e342:	469a      	mov	sl, r3
 800e344:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e348:	b10a      	cbz	r2, 800e34e <_vfiprintf_r+0x86>
 800e34a:	2a25      	cmp	r2, #37	@ 0x25
 800e34c:	d1f9      	bne.n	800e342 <_vfiprintf_r+0x7a>
 800e34e:	ebba 0b04 	subs.w	fp, sl, r4
 800e352:	d00b      	beq.n	800e36c <_vfiprintf_r+0xa4>
 800e354:	465b      	mov	r3, fp
 800e356:	4622      	mov	r2, r4
 800e358:	4629      	mov	r1, r5
 800e35a:	4630      	mov	r0, r6
 800e35c:	f7ff ffa1 	bl	800e2a2 <__sfputs_r>
 800e360:	3001      	adds	r0, #1
 800e362:	f000 80a7 	beq.w	800e4b4 <_vfiprintf_r+0x1ec>
 800e366:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e368:	445a      	add	r2, fp
 800e36a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e36c:	f89a 3000 	ldrb.w	r3, [sl]
 800e370:	2b00      	cmp	r3, #0
 800e372:	f000 809f 	beq.w	800e4b4 <_vfiprintf_r+0x1ec>
 800e376:	2300      	movs	r3, #0
 800e378:	f04f 32ff 	mov.w	r2, #4294967295
 800e37c:	f10a 0a01 	add.w	sl, sl, #1
 800e380:	9304      	str	r3, [sp, #16]
 800e382:	9307      	str	r3, [sp, #28]
 800e384:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e388:	931a      	str	r3, [sp, #104]	@ 0x68
 800e38a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e38e:	4654      	mov	r4, sl
 800e390:	2205      	movs	r2, #5
 800e392:	4854      	ldr	r0, [pc, #336]	@ (800e4e4 <_vfiprintf_r+0x21c>)
 800e394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e398:	f7fd fb69 	bl	800ba6e <memchr>
 800e39c:	9a04      	ldr	r2, [sp, #16]
 800e39e:	b9d8      	cbnz	r0, 800e3d8 <_vfiprintf_r+0x110>
 800e3a0:	06d1      	lsls	r1, r2, #27
 800e3a2:	bf44      	itt	mi
 800e3a4:	2320      	movmi	r3, #32
 800e3a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e3aa:	0713      	lsls	r3, r2, #28
 800e3ac:	bf44      	itt	mi
 800e3ae:	232b      	movmi	r3, #43	@ 0x2b
 800e3b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800e3b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3ba:	d015      	beq.n	800e3e8 <_vfiprintf_r+0x120>
 800e3bc:	9a07      	ldr	r2, [sp, #28]
 800e3be:	4654      	mov	r4, sl
 800e3c0:	2000      	movs	r0, #0
 800e3c2:	f04f 0c0a 	mov.w	ip, #10
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e3cc:	3b30      	subs	r3, #48	@ 0x30
 800e3ce:	2b09      	cmp	r3, #9
 800e3d0:	d94b      	bls.n	800e46a <_vfiprintf_r+0x1a2>
 800e3d2:	b1b0      	cbz	r0, 800e402 <_vfiprintf_r+0x13a>
 800e3d4:	9207      	str	r2, [sp, #28]
 800e3d6:	e014      	b.n	800e402 <_vfiprintf_r+0x13a>
 800e3d8:	eba0 0308 	sub.w	r3, r0, r8
 800e3dc:	46a2      	mov	sl, r4
 800e3de:	fa09 f303 	lsl.w	r3, r9, r3
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	9304      	str	r3, [sp, #16]
 800e3e6:	e7d2      	b.n	800e38e <_vfiprintf_r+0xc6>
 800e3e8:	9b03      	ldr	r3, [sp, #12]
 800e3ea:	1d19      	adds	r1, r3, #4
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	9103      	str	r1, [sp, #12]
 800e3f2:	bfbb      	ittet	lt
 800e3f4:	425b      	neglt	r3, r3
 800e3f6:	f042 0202 	orrlt.w	r2, r2, #2
 800e3fa:	9307      	strge	r3, [sp, #28]
 800e3fc:	9307      	strlt	r3, [sp, #28]
 800e3fe:	bfb8      	it	lt
 800e400:	9204      	strlt	r2, [sp, #16]
 800e402:	7823      	ldrb	r3, [r4, #0]
 800e404:	2b2e      	cmp	r3, #46	@ 0x2e
 800e406:	d10a      	bne.n	800e41e <_vfiprintf_r+0x156>
 800e408:	7863      	ldrb	r3, [r4, #1]
 800e40a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e40c:	d132      	bne.n	800e474 <_vfiprintf_r+0x1ac>
 800e40e:	9b03      	ldr	r3, [sp, #12]
 800e410:	3402      	adds	r4, #2
 800e412:	1d1a      	adds	r2, r3, #4
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e41a:	9203      	str	r2, [sp, #12]
 800e41c:	9305      	str	r3, [sp, #20]
 800e41e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e4f4 <_vfiprintf_r+0x22c>
 800e422:	2203      	movs	r2, #3
 800e424:	7821      	ldrb	r1, [r4, #0]
 800e426:	4650      	mov	r0, sl
 800e428:	f7fd fb21 	bl	800ba6e <memchr>
 800e42c:	b138      	cbz	r0, 800e43e <_vfiprintf_r+0x176>
 800e42e:	eba0 000a 	sub.w	r0, r0, sl
 800e432:	2240      	movs	r2, #64	@ 0x40
 800e434:	9b04      	ldr	r3, [sp, #16]
 800e436:	3401      	adds	r4, #1
 800e438:	4082      	lsls	r2, r0
 800e43a:	4313      	orrs	r3, r2
 800e43c:	9304      	str	r3, [sp, #16]
 800e43e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e442:	2206      	movs	r2, #6
 800e444:	4828      	ldr	r0, [pc, #160]	@ (800e4e8 <_vfiprintf_r+0x220>)
 800e446:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e44a:	f7fd fb10 	bl	800ba6e <memchr>
 800e44e:	2800      	cmp	r0, #0
 800e450:	d03f      	beq.n	800e4d2 <_vfiprintf_r+0x20a>
 800e452:	4b26      	ldr	r3, [pc, #152]	@ (800e4ec <_vfiprintf_r+0x224>)
 800e454:	bb1b      	cbnz	r3, 800e49e <_vfiprintf_r+0x1d6>
 800e456:	9b03      	ldr	r3, [sp, #12]
 800e458:	3307      	adds	r3, #7
 800e45a:	f023 0307 	bic.w	r3, r3, #7
 800e45e:	3308      	adds	r3, #8
 800e460:	9303      	str	r3, [sp, #12]
 800e462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e464:	443b      	add	r3, r7
 800e466:	9309      	str	r3, [sp, #36]	@ 0x24
 800e468:	e76a      	b.n	800e340 <_vfiprintf_r+0x78>
 800e46a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e46e:	460c      	mov	r4, r1
 800e470:	2001      	movs	r0, #1
 800e472:	e7a8      	b.n	800e3c6 <_vfiprintf_r+0xfe>
 800e474:	2300      	movs	r3, #0
 800e476:	3401      	adds	r4, #1
 800e478:	f04f 0c0a 	mov.w	ip, #10
 800e47c:	4619      	mov	r1, r3
 800e47e:	9305      	str	r3, [sp, #20]
 800e480:	4620      	mov	r0, r4
 800e482:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e486:	3a30      	subs	r2, #48	@ 0x30
 800e488:	2a09      	cmp	r2, #9
 800e48a:	d903      	bls.n	800e494 <_vfiprintf_r+0x1cc>
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d0c6      	beq.n	800e41e <_vfiprintf_r+0x156>
 800e490:	9105      	str	r1, [sp, #20]
 800e492:	e7c4      	b.n	800e41e <_vfiprintf_r+0x156>
 800e494:	fb0c 2101 	mla	r1, ip, r1, r2
 800e498:	4604      	mov	r4, r0
 800e49a:	2301      	movs	r3, #1
 800e49c:	e7f0      	b.n	800e480 <_vfiprintf_r+0x1b8>
 800e49e:	ab03      	add	r3, sp, #12
 800e4a0:	462a      	mov	r2, r5
 800e4a2:	a904      	add	r1, sp, #16
 800e4a4:	4630      	mov	r0, r6
 800e4a6:	9300      	str	r3, [sp, #0]
 800e4a8:	4b11      	ldr	r3, [pc, #68]	@ (800e4f0 <_vfiprintf_r+0x228>)
 800e4aa:	f7fc fb5b 	bl	800ab64 <_printf_float>
 800e4ae:	4607      	mov	r7, r0
 800e4b0:	1c78      	adds	r0, r7, #1
 800e4b2:	d1d6      	bne.n	800e462 <_vfiprintf_r+0x19a>
 800e4b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e4b6:	07d9      	lsls	r1, r3, #31
 800e4b8:	d405      	bmi.n	800e4c6 <_vfiprintf_r+0x1fe>
 800e4ba:	89ab      	ldrh	r3, [r5, #12]
 800e4bc:	059a      	lsls	r2, r3, #22
 800e4be:	d402      	bmi.n	800e4c6 <_vfiprintf_r+0x1fe>
 800e4c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e4c2:	f7fd fad3 	bl	800ba6c <__retarget_lock_release_recursive>
 800e4c6:	89ab      	ldrh	r3, [r5, #12]
 800e4c8:	065b      	lsls	r3, r3, #25
 800e4ca:	f53f af1f 	bmi.w	800e30c <_vfiprintf_r+0x44>
 800e4ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e4d0:	e71e      	b.n	800e310 <_vfiprintf_r+0x48>
 800e4d2:	ab03      	add	r3, sp, #12
 800e4d4:	462a      	mov	r2, r5
 800e4d6:	a904      	add	r1, sp, #16
 800e4d8:	4630      	mov	r0, r6
 800e4da:	9300      	str	r3, [sp, #0]
 800e4dc:	4b04      	ldr	r3, [pc, #16]	@ (800e4f0 <_vfiprintf_r+0x228>)
 800e4de:	f7fc fddd 	bl	800b09c <_printf_i>
 800e4e2:	e7e4      	b.n	800e4ae <_vfiprintf_r+0x1e6>
 800e4e4:	0800f5a1 	.word	0x0800f5a1
 800e4e8:	0800f5ab 	.word	0x0800f5ab
 800e4ec:	0800ab65 	.word	0x0800ab65
 800e4f0:	0800e2a3 	.word	0x0800e2a3
 800e4f4:	0800f5a7 	.word	0x0800f5a7

0800e4f8 <__sflush_r>:
 800e4f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e4fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e500:	0716      	lsls	r6, r2, #28
 800e502:	4605      	mov	r5, r0
 800e504:	460c      	mov	r4, r1
 800e506:	d454      	bmi.n	800e5b2 <__sflush_r+0xba>
 800e508:	684b      	ldr	r3, [r1, #4]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	dc02      	bgt.n	800e514 <__sflush_r+0x1c>
 800e50e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e510:	2b00      	cmp	r3, #0
 800e512:	dd48      	ble.n	800e5a6 <__sflush_r+0xae>
 800e514:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e516:	2e00      	cmp	r6, #0
 800e518:	d045      	beq.n	800e5a6 <__sflush_r+0xae>
 800e51a:	2300      	movs	r3, #0
 800e51c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e520:	682f      	ldr	r7, [r5, #0]
 800e522:	6a21      	ldr	r1, [r4, #32]
 800e524:	602b      	str	r3, [r5, #0]
 800e526:	d030      	beq.n	800e58a <__sflush_r+0x92>
 800e528:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e52a:	89a3      	ldrh	r3, [r4, #12]
 800e52c:	0759      	lsls	r1, r3, #29
 800e52e:	d505      	bpl.n	800e53c <__sflush_r+0x44>
 800e530:	6863      	ldr	r3, [r4, #4]
 800e532:	1ad2      	subs	r2, r2, r3
 800e534:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e536:	b10b      	cbz	r3, 800e53c <__sflush_r+0x44>
 800e538:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e53a:	1ad2      	subs	r2, r2, r3
 800e53c:	2300      	movs	r3, #0
 800e53e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e540:	6a21      	ldr	r1, [r4, #32]
 800e542:	4628      	mov	r0, r5
 800e544:	47b0      	blx	r6
 800e546:	1c43      	adds	r3, r0, #1
 800e548:	89a3      	ldrh	r3, [r4, #12]
 800e54a:	d106      	bne.n	800e55a <__sflush_r+0x62>
 800e54c:	6829      	ldr	r1, [r5, #0]
 800e54e:	291d      	cmp	r1, #29
 800e550:	d82b      	bhi.n	800e5aa <__sflush_r+0xb2>
 800e552:	4a2a      	ldr	r2, [pc, #168]	@ (800e5fc <__sflush_r+0x104>)
 800e554:	410a      	asrs	r2, r1
 800e556:	07d6      	lsls	r6, r2, #31
 800e558:	d427      	bmi.n	800e5aa <__sflush_r+0xb2>
 800e55a:	2200      	movs	r2, #0
 800e55c:	04d9      	lsls	r1, r3, #19
 800e55e:	6062      	str	r2, [r4, #4]
 800e560:	6922      	ldr	r2, [r4, #16]
 800e562:	6022      	str	r2, [r4, #0]
 800e564:	d504      	bpl.n	800e570 <__sflush_r+0x78>
 800e566:	1c42      	adds	r2, r0, #1
 800e568:	d101      	bne.n	800e56e <__sflush_r+0x76>
 800e56a:	682b      	ldr	r3, [r5, #0]
 800e56c:	b903      	cbnz	r3, 800e570 <__sflush_r+0x78>
 800e56e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e570:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e572:	602f      	str	r7, [r5, #0]
 800e574:	b1b9      	cbz	r1, 800e5a6 <__sflush_r+0xae>
 800e576:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e57a:	4299      	cmp	r1, r3
 800e57c:	d002      	beq.n	800e584 <__sflush_r+0x8c>
 800e57e:	4628      	mov	r0, r5
 800e580:	f7fe f8de 	bl	800c740 <_free_r>
 800e584:	2300      	movs	r3, #0
 800e586:	6363      	str	r3, [r4, #52]	@ 0x34
 800e588:	e00d      	b.n	800e5a6 <__sflush_r+0xae>
 800e58a:	2301      	movs	r3, #1
 800e58c:	4628      	mov	r0, r5
 800e58e:	47b0      	blx	r6
 800e590:	4602      	mov	r2, r0
 800e592:	1c50      	adds	r0, r2, #1
 800e594:	d1c9      	bne.n	800e52a <__sflush_r+0x32>
 800e596:	682b      	ldr	r3, [r5, #0]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d0c6      	beq.n	800e52a <__sflush_r+0x32>
 800e59c:	2b1d      	cmp	r3, #29
 800e59e:	d001      	beq.n	800e5a4 <__sflush_r+0xac>
 800e5a0:	2b16      	cmp	r3, #22
 800e5a2:	d11d      	bne.n	800e5e0 <__sflush_r+0xe8>
 800e5a4:	602f      	str	r7, [r5, #0]
 800e5a6:	2000      	movs	r0, #0
 800e5a8:	e021      	b.n	800e5ee <__sflush_r+0xf6>
 800e5aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5ae:	b21b      	sxth	r3, r3
 800e5b0:	e01a      	b.n	800e5e8 <__sflush_r+0xf0>
 800e5b2:	690f      	ldr	r7, [r1, #16]
 800e5b4:	2f00      	cmp	r7, #0
 800e5b6:	d0f6      	beq.n	800e5a6 <__sflush_r+0xae>
 800e5b8:	0793      	lsls	r3, r2, #30
 800e5ba:	680e      	ldr	r6, [r1, #0]
 800e5bc:	600f      	str	r7, [r1, #0]
 800e5be:	bf0c      	ite	eq
 800e5c0:	694b      	ldreq	r3, [r1, #20]
 800e5c2:	2300      	movne	r3, #0
 800e5c4:	eba6 0807 	sub.w	r8, r6, r7
 800e5c8:	608b      	str	r3, [r1, #8]
 800e5ca:	f1b8 0f00 	cmp.w	r8, #0
 800e5ce:	ddea      	ble.n	800e5a6 <__sflush_r+0xae>
 800e5d0:	4643      	mov	r3, r8
 800e5d2:	463a      	mov	r2, r7
 800e5d4:	6a21      	ldr	r1, [r4, #32]
 800e5d6:	4628      	mov	r0, r5
 800e5d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e5da:	47b0      	blx	r6
 800e5dc:	2800      	cmp	r0, #0
 800e5de:	dc08      	bgt.n	800e5f2 <__sflush_r+0xfa>
 800e5e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ec:	81a3      	strh	r3, [r4, #12]
 800e5ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5f2:	4407      	add	r7, r0
 800e5f4:	eba8 0800 	sub.w	r8, r8, r0
 800e5f8:	e7e7      	b.n	800e5ca <__sflush_r+0xd2>
 800e5fa:	bf00      	nop
 800e5fc:	dfbffffe 	.word	0xdfbffffe

0800e600 <_fflush_r>:
 800e600:	b538      	push	{r3, r4, r5, lr}
 800e602:	690b      	ldr	r3, [r1, #16]
 800e604:	4605      	mov	r5, r0
 800e606:	460c      	mov	r4, r1
 800e608:	b913      	cbnz	r3, 800e610 <_fflush_r+0x10>
 800e60a:	2500      	movs	r5, #0
 800e60c:	4628      	mov	r0, r5
 800e60e:	bd38      	pop	{r3, r4, r5, pc}
 800e610:	b118      	cbz	r0, 800e61a <_fflush_r+0x1a>
 800e612:	6a03      	ldr	r3, [r0, #32]
 800e614:	b90b      	cbnz	r3, 800e61a <_fflush_r+0x1a>
 800e616:	f7fd f8ff 	bl	800b818 <__sinit>
 800e61a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d0f3      	beq.n	800e60a <_fflush_r+0xa>
 800e622:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e624:	07d0      	lsls	r0, r2, #31
 800e626:	d404      	bmi.n	800e632 <_fflush_r+0x32>
 800e628:	0599      	lsls	r1, r3, #22
 800e62a:	d402      	bmi.n	800e632 <_fflush_r+0x32>
 800e62c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e62e:	f7fd fa1c 	bl	800ba6a <__retarget_lock_acquire_recursive>
 800e632:	4628      	mov	r0, r5
 800e634:	4621      	mov	r1, r4
 800e636:	f7ff ff5f 	bl	800e4f8 <__sflush_r>
 800e63a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e63c:	4605      	mov	r5, r0
 800e63e:	07da      	lsls	r2, r3, #31
 800e640:	d4e4      	bmi.n	800e60c <_fflush_r+0xc>
 800e642:	89a3      	ldrh	r3, [r4, #12]
 800e644:	059b      	lsls	r3, r3, #22
 800e646:	d4e1      	bmi.n	800e60c <_fflush_r+0xc>
 800e648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e64a:	f7fd fa0f 	bl	800ba6c <__retarget_lock_release_recursive>
 800e64e:	e7dd      	b.n	800e60c <_fflush_r+0xc>

0800e650 <__swbuf_r>:
 800e650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e652:	460e      	mov	r6, r1
 800e654:	4614      	mov	r4, r2
 800e656:	4605      	mov	r5, r0
 800e658:	b118      	cbz	r0, 800e662 <__swbuf_r+0x12>
 800e65a:	6a03      	ldr	r3, [r0, #32]
 800e65c:	b90b      	cbnz	r3, 800e662 <__swbuf_r+0x12>
 800e65e:	f7fd f8db 	bl	800b818 <__sinit>
 800e662:	69a3      	ldr	r3, [r4, #24]
 800e664:	60a3      	str	r3, [r4, #8]
 800e666:	89a3      	ldrh	r3, [r4, #12]
 800e668:	071a      	lsls	r2, r3, #28
 800e66a:	d501      	bpl.n	800e670 <__swbuf_r+0x20>
 800e66c:	6923      	ldr	r3, [r4, #16]
 800e66e:	b943      	cbnz	r3, 800e682 <__swbuf_r+0x32>
 800e670:	4621      	mov	r1, r4
 800e672:	4628      	mov	r0, r5
 800e674:	f000 f82a 	bl	800e6cc <__swsetup_r>
 800e678:	b118      	cbz	r0, 800e682 <__swbuf_r+0x32>
 800e67a:	f04f 37ff 	mov.w	r7, #4294967295
 800e67e:	4638      	mov	r0, r7
 800e680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e682:	6823      	ldr	r3, [r4, #0]
 800e684:	b2f6      	uxtb	r6, r6
 800e686:	6922      	ldr	r2, [r4, #16]
 800e688:	4637      	mov	r7, r6
 800e68a:	1a98      	subs	r0, r3, r2
 800e68c:	6963      	ldr	r3, [r4, #20]
 800e68e:	4283      	cmp	r3, r0
 800e690:	dc05      	bgt.n	800e69e <__swbuf_r+0x4e>
 800e692:	4621      	mov	r1, r4
 800e694:	4628      	mov	r0, r5
 800e696:	f7ff ffb3 	bl	800e600 <_fflush_r>
 800e69a:	2800      	cmp	r0, #0
 800e69c:	d1ed      	bne.n	800e67a <__swbuf_r+0x2a>
 800e69e:	68a3      	ldr	r3, [r4, #8]
 800e6a0:	3b01      	subs	r3, #1
 800e6a2:	60a3      	str	r3, [r4, #8]
 800e6a4:	6823      	ldr	r3, [r4, #0]
 800e6a6:	1c5a      	adds	r2, r3, #1
 800e6a8:	6022      	str	r2, [r4, #0]
 800e6aa:	701e      	strb	r6, [r3, #0]
 800e6ac:	1c43      	adds	r3, r0, #1
 800e6ae:	6962      	ldr	r2, [r4, #20]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d004      	beq.n	800e6be <__swbuf_r+0x6e>
 800e6b4:	89a3      	ldrh	r3, [r4, #12]
 800e6b6:	07db      	lsls	r3, r3, #31
 800e6b8:	d5e1      	bpl.n	800e67e <__swbuf_r+0x2e>
 800e6ba:	2e0a      	cmp	r6, #10
 800e6bc:	d1df      	bne.n	800e67e <__swbuf_r+0x2e>
 800e6be:	4621      	mov	r1, r4
 800e6c0:	4628      	mov	r0, r5
 800e6c2:	f7ff ff9d 	bl	800e600 <_fflush_r>
 800e6c6:	2800      	cmp	r0, #0
 800e6c8:	d0d9      	beq.n	800e67e <__swbuf_r+0x2e>
 800e6ca:	e7d6      	b.n	800e67a <__swbuf_r+0x2a>

0800e6cc <__swsetup_r>:
 800e6cc:	b538      	push	{r3, r4, r5, lr}
 800e6ce:	4b29      	ldr	r3, [pc, #164]	@ (800e774 <__swsetup_r+0xa8>)
 800e6d0:	4605      	mov	r5, r0
 800e6d2:	460c      	mov	r4, r1
 800e6d4:	6818      	ldr	r0, [r3, #0]
 800e6d6:	b118      	cbz	r0, 800e6e0 <__swsetup_r+0x14>
 800e6d8:	6a03      	ldr	r3, [r0, #32]
 800e6da:	b90b      	cbnz	r3, 800e6e0 <__swsetup_r+0x14>
 800e6dc:	f7fd f89c 	bl	800b818 <__sinit>
 800e6e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6e4:	0719      	lsls	r1, r3, #28
 800e6e6:	d422      	bmi.n	800e72e <__swsetup_r+0x62>
 800e6e8:	06da      	lsls	r2, r3, #27
 800e6ea:	d407      	bmi.n	800e6fc <__swsetup_r+0x30>
 800e6ec:	2209      	movs	r2, #9
 800e6ee:	602a      	str	r2, [r5, #0]
 800e6f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f8:	81a3      	strh	r3, [r4, #12]
 800e6fa:	e033      	b.n	800e764 <__swsetup_r+0x98>
 800e6fc:	0758      	lsls	r0, r3, #29
 800e6fe:	d512      	bpl.n	800e726 <__swsetup_r+0x5a>
 800e700:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e702:	b141      	cbz	r1, 800e716 <__swsetup_r+0x4a>
 800e704:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e708:	4299      	cmp	r1, r3
 800e70a:	d002      	beq.n	800e712 <__swsetup_r+0x46>
 800e70c:	4628      	mov	r0, r5
 800e70e:	f7fe f817 	bl	800c740 <_free_r>
 800e712:	2300      	movs	r3, #0
 800e714:	6363      	str	r3, [r4, #52]	@ 0x34
 800e716:	89a3      	ldrh	r3, [r4, #12]
 800e718:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e71c:	81a3      	strh	r3, [r4, #12]
 800e71e:	2300      	movs	r3, #0
 800e720:	6063      	str	r3, [r4, #4]
 800e722:	6923      	ldr	r3, [r4, #16]
 800e724:	6023      	str	r3, [r4, #0]
 800e726:	89a3      	ldrh	r3, [r4, #12]
 800e728:	f043 0308 	orr.w	r3, r3, #8
 800e72c:	81a3      	strh	r3, [r4, #12]
 800e72e:	6923      	ldr	r3, [r4, #16]
 800e730:	b94b      	cbnz	r3, 800e746 <__swsetup_r+0x7a>
 800e732:	89a3      	ldrh	r3, [r4, #12]
 800e734:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e738:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e73c:	d003      	beq.n	800e746 <__swsetup_r+0x7a>
 800e73e:	4621      	mov	r1, r4
 800e740:	4628      	mov	r0, r5
 800e742:	f000 fc58 	bl	800eff6 <__smakebuf_r>
 800e746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e74a:	f013 0201 	ands.w	r2, r3, #1
 800e74e:	d00a      	beq.n	800e766 <__swsetup_r+0x9a>
 800e750:	2200      	movs	r2, #0
 800e752:	60a2      	str	r2, [r4, #8]
 800e754:	6962      	ldr	r2, [r4, #20]
 800e756:	4252      	negs	r2, r2
 800e758:	61a2      	str	r2, [r4, #24]
 800e75a:	6922      	ldr	r2, [r4, #16]
 800e75c:	b942      	cbnz	r2, 800e770 <__swsetup_r+0xa4>
 800e75e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e762:	d1c5      	bne.n	800e6f0 <__swsetup_r+0x24>
 800e764:	bd38      	pop	{r3, r4, r5, pc}
 800e766:	0799      	lsls	r1, r3, #30
 800e768:	bf58      	it	pl
 800e76a:	6962      	ldrpl	r2, [r4, #20]
 800e76c:	60a2      	str	r2, [r4, #8]
 800e76e:	e7f4      	b.n	800e75a <__swsetup_r+0x8e>
 800e770:	2000      	movs	r0, #0
 800e772:	e7f7      	b.n	800e764 <__swsetup_r+0x98>
 800e774:	20000018 	.word	0x20000018

0800e778 <memmove>:
 800e778:	4288      	cmp	r0, r1
 800e77a:	b510      	push	{r4, lr}
 800e77c:	eb01 0402 	add.w	r4, r1, r2
 800e780:	d902      	bls.n	800e788 <memmove+0x10>
 800e782:	4284      	cmp	r4, r0
 800e784:	4623      	mov	r3, r4
 800e786:	d807      	bhi.n	800e798 <memmove+0x20>
 800e788:	1e43      	subs	r3, r0, #1
 800e78a:	42a1      	cmp	r1, r4
 800e78c:	d008      	beq.n	800e7a0 <memmove+0x28>
 800e78e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e792:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e796:	e7f8      	b.n	800e78a <memmove+0x12>
 800e798:	4402      	add	r2, r0
 800e79a:	4601      	mov	r1, r0
 800e79c:	428a      	cmp	r2, r1
 800e79e:	d100      	bne.n	800e7a2 <memmove+0x2a>
 800e7a0:	bd10      	pop	{r4, pc}
 800e7a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e7a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7aa:	e7f7      	b.n	800e79c <memmove+0x24>

0800e7ac <strncmp>:
 800e7ac:	b510      	push	{r4, lr}
 800e7ae:	b16a      	cbz	r2, 800e7cc <strncmp+0x20>
 800e7b0:	3901      	subs	r1, #1
 800e7b2:	1884      	adds	r4, r0, r2
 800e7b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e7bc:	429a      	cmp	r2, r3
 800e7be:	d103      	bne.n	800e7c8 <strncmp+0x1c>
 800e7c0:	42a0      	cmp	r0, r4
 800e7c2:	d001      	beq.n	800e7c8 <strncmp+0x1c>
 800e7c4:	2a00      	cmp	r2, #0
 800e7c6:	d1f5      	bne.n	800e7b4 <strncmp+0x8>
 800e7c8:	1ad0      	subs	r0, r2, r3
 800e7ca:	bd10      	pop	{r4, pc}
 800e7cc:	4610      	mov	r0, r2
 800e7ce:	e7fc      	b.n	800e7ca <strncmp+0x1e>

0800e7d0 <_sbrk_r>:
 800e7d0:	b538      	push	{r3, r4, r5, lr}
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	4d05      	ldr	r5, [pc, #20]	@ (800e7ec <_sbrk_r+0x1c>)
 800e7d6:	4604      	mov	r4, r0
 800e7d8:	4608      	mov	r0, r1
 800e7da:	602b      	str	r3, [r5, #0]
 800e7dc:	f7f3 fdbe 	bl	800235c <_sbrk>
 800e7e0:	1c43      	adds	r3, r0, #1
 800e7e2:	d102      	bne.n	800e7ea <_sbrk_r+0x1a>
 800e7e4:	682b      	ldr	r3, [r5, #0]
 800e7e6:	b103      	cbz	r3, 800e7ea <_sbrk_r+0x1a>
 800e7e8:	6023      	str	r3, [r4, #0]
 800e7ea:	bd38      	pop	{r3, r4, r5, pc}
 800e7ec:	200005f4 	.word	0x200005f4

0800e7f0 <memcpy>:
 800e7f0:	440a      	add	r2, r1
 800e7f2:	1e43      	subs	r3, r0, #1
 800e7f4:	4291      	cmp	r1, r2
 800e7f6:	d100      	bne.n	800e7fa <memcpy+0xa>
 800e7f8:	4770      	bx	lr
 800e7fa:	b510      	push	{r4, lr}
 800e7fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e800:	4291      	cmp	r1, r2
 800e802:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e806:	d1f9      	bne.n	800e7fc <memcpy+0xc>
 800e808:	bd10      	pop	{r4, pc}
 800e80a:	0000      	movs	r0, r0
 800e80c:	0000      	movs	r0, r0
	...

0800e810 <nan>:
 800e810:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e818 <nan+0x8>
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	00000000 	.word	0x00000000
 800e81c:	7ff80000 	.word	0x7ff80000

0800e820 <__assert_func>:
 800e820:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e822:	4614      	mov	r4, r2
 800e824:	461a      	mov	r2, r3
 800e826:	4b09      	ldr	r3, [pc, #36]	@ (800e84c <__assert_func+0x2c>)
 800e828:	4605      	mov	r5, r0
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	68d8      	ldr	r0, [r3, #12]
 800e82e:	b954      	cbnz	r4, 800e846 <__assert_func+0x26>
 800e830:	4b07      	ldr	r3, [pc, #28]	@ (800e850 <__assert_func+0x30>)
 800e832:	461c      	mov	r4, r3
 800e834:	9100      	str	r1, [sp, #0]
 800e836:	4907      	ldr	r1, [pc, #28]	@ (800e854 <__assert_func+0x34>)
 800e838:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e83c:	462b      	mov	r3, r5
 800e83e:	f000 fba3 	bl	800ef88 <fiprintf>
 800e842:	f000 fc37 	bl	800f0b4 <abort>
 800e846:	4b04      	ldr	r3, [pc, #16]	@ (800e858 <__assert_func+0x38>)
 800e848:	e7f4      	b.n	800e834 <__assert_func+0x14>
 800e84a:	bf00      	nop
 800e84c:	20000018 	.word	0x20000018
 800e850:	0800f5f5 	.word	0x0800f5f5
 800e854:	0800f5c7 	.word	0x0800f5c7
 800e858:	0800f5ba 	.word	0x0800f5ba

0800e85c <_calloc_r>:
 800e85c:	b570      	push	{r4, r5, r6, lr}
 800e85e:	fba1 5402 	umull	r5, r4, r1, r2
 800e862:	b93c      	cbnz	r4, 800e874 <_calloc_r+0x18>
 800e864:	4629      	mov	r1, r5
 800e866:	f7fd ffdf 	bl	800c828 <_malloc_r>
 800e86a:	4606      	mov	r6, r0
 800e86c:	b928      	cbnz	r0, 800e87a <_calloc_r+0x1e>
 800e86e:	2600      	movs	r6, #0
 800e870:	4630      	mov	r0, r6
 800e872:	bd70      	pop	{r4, r5, r6, pc}
 800e874:	220c      	movs	r2, #12
 800e876:	6002      	str	r2, [r0, #0]
 800e878:	e7f9      	b.n	800e86e <_calloc_r+0x12>
 800e87a:	462a      	mov	r2, r5
 800e87c:	4621      	mov	r1, r4
 800e87e:	f7fd f876 	bl	800b96e <memset>
 800e882:	e7f5      	b.n	800e870 <_calloc_r+0x14>

0800e884 <rshift>:
 800e884:	6903      	ldr	r3, [r0, #16]
 800e886:	114a      	asrs	r2, r1, #5
 800e888:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e88c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e890:	f100 0414 	add.w	r4, r0, #20
 800e894:	dd45      	ble.n	800e922 <rshift+0x9e>
 800e896:	f011 011f 	ands.w	r1, r1, #31
 800e89a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e89e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e8a2:	d10c      	bne.n	800e8be <rshift+0x3a>
 800e8a4:	f100 0710 	add.w	r7, r0, #16
 800e8a8:	4629      	mov	r1, r5
 800e8aa:	42b1      	cmp	r1, r6
 800e8ac:	d334      	bcc.n	800e918 <rshift+0x94>
 800e8ae:	1a9b      	subs	r3, r3, r2
 800e8b0:	1eea      	subs	r2, r5, #3
 800e8b2:	009b      	lsls	r3, r3, #2
 800e8b4:	4296      	cmp	r6, r2
 800e8b6:	bf38      	it	cc
 800e8b8:	2300      	movcc	r3, #0
 800e8ba:	4423      	add	r3, r4
 800e8bc:	e015      	b.n	800e8ea <rshift+0x66>
 800e8be:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e8c2:	f1c1 0820 	rsb	r8, r1, #32
 800e8c6:	f105 0e04 	add.w	lr, r5, #4
 800e8ca:	46a1      	mov	r9, r4
 800e8cc:	40cf      	lsrs	r7, r1
 800e8ce:	4576      	cmp	r6, lr
 800e8d0:	46f4      	mov	ip, lr
 800e8d2:	d815      	bhi.n	800e900 <rshift+0x7c>
 800e8d4:	1a9a      	subs	r2, r3, r2
 800e8d6:	3501      	adds	r5, #1
 800e8d8:	0092      	lsls	r2, r2, #2
 800e8da:	3a04      	subs	r2, #4
 800e8dc:	42ae      	cmp	r6, r5
 800e8de:	bf38      	it	cc
 800e8e0:	2200      	movcc	r2, #0
 800e8e2:	18a3      	adds	r3, r4, r2
 800e8e4:	50a7      	str	r7, [r4, r2]
 800e8e6:	b107      	cbz	r7, 800e8ea <rshift+0x66>
 800e8e8:	3304      	adds	r3, #4
 800e8ea:	1b1a      	subs	r2, r3, r4
 800e8ec:	42a3      	cmp	r3, r4
 800e8ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e8f2:	bf08      	it	eq
 800e8f4:	2300      	moveq	r3, #0
 800e8f6:	6102      	str	r2, [r0, #16]
 800e8f8:	bf08      	it	eq
 800e8fa:	6143      	streq	r3, [r0, #20]
 800e8fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e900:	f8dc c000 	ldr.w	ip, [ip]
 800e904:	fa0c fc08 	lsl.w	ip, ip, r8
 800e908:	ea4c 0707 	orr.w	r7, ip, r7
 800e90c:	f849 7b04 	str.w	r7, [r9], #4
 800e910:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e914:	40cf      	lsrs	r7, r1
 800e916:	e7da      	b.n	800e8ce <rshift+0x4a>
 800e918:	f851 cb04 	ldr.w	ip, [r1], #4
 800e91c:	f847 cf04 	str.w	ip, [r7, #4]!
 800e920:	e7c3      	b.n	800e8aa <rshift+0x26>
 800e922:	4623      	mov	r3, r4
 800e924:	e7e1      	b.n	800e8ea <rshift+0x66>

0800e926 <__hexdig_fun>:
 800e926:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e92a:	2b09      	cmp	r3, #9
 800e92c:	d802      	bhi.n	800e934 <__hexdig_fun+0xe>
 800e92e:	3820      	subs	r0, #32
 800e930:	b2c0      	uxtb	r0, r0
 800e932:	4770      	bx	lr
 800e934:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e938:	2b05      	cmp	r3, #5
 800e93a:	d801      	bhi.n	800e940 <__hexdig_fun+0x1a>
 800e93c:	3847      	subs	r0, #71	@ 0x47
 800e93e:	e7f7      	b.n	800e930 <__hexdig_fun+0xa>
 800e940:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e944:	2b05      	cmp	r3, #5
 800e946:	d801      	bhi.n	800e94c <__hexdig_fun+0x26>
 800e948:	3827      	subs	r0, #39	@ 0x27
 800e94a:	e7f1      	b.n	800e930 <__hexdig_fun+0xa>
 800e94c:	2000      	movs	r0, #0
 800e94e:	4770      	bx	lr

0800e950 <__gethex>:
 800e950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e954:	b085      	sub	sp, #20
 800e956:	468a      	mov	sl, r1
 800e958:	4690      	mov	r8, r2
 800e95a:	9302      	str	r3, [sp, #8]
 800e95c:	680b      	ldr	r3, [r1, #0]
 800e95e:	9001      	str	r0, [sp, #4]
 800e960:	1c9c      	adds	r4, r3, #2
 800e962:	46a1      	mov	r9, r4
 800e964:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e968:	2830      	cmp	r0, #48	@ 0x30
 800e96a:	d0fa      	beq.n	800e962 <__gethex+0x12>
 800e96c:	eba9 0303 	sub.w	r3, r9, r3
 800e970:	f1a3 0b02 	sub.w	fp, r3, #2
 800e974:	f7ff ffd7 	bl	800e926 <__hexdig_fun>
 800e978:	4605      	mov	r5, r0
 800e97a:	2800      	cmp	r0, #0
 800e97c:	d166      	bne.n	800ea4c <__gethex+0xfc>
 800e97e:	2201      	movs	r2, #1
 800e980:	499e      	ldr	r1, [pc, #632]	@ (800ebfc <__gethex+0x2ac>)
 800e982:	4648      	mov	r0, r9
 800e984:	f7ff ff12 	bl	800e7ac <strncmp>
 800e988:	4607      	mov	r7, r0
 800e98a:	2800      	cmp	r0, #0
 800e98c:	d165      	bne.n	800ea5a <__gethex+0x10a>
 800e98e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e992:	4626      	mov	r6, r4
 800e994:	f7ff ffc7 	bl	800e926 <__hexdig_fun>
 800e998:	2800      	cmp	r0, #0
 800e99a:	d060      	beq.n	800ea5e <__gethex+0x10e>
 800e99c:	4623      	mov	r3, r4
 800e99e:	7818      	ldrb	r0, [r3, #0]
 800e9a0:	4699      	mov	r9, r3
 800e9a2:	3301      	adds	r3, #1
 800e9a4:	2830      	cmp	r0, #48	@ 0x30
 800e9a6:	d0fa      	beq.n	800e99e <__gethex+0x4e>
 800e9a8:	f7ff ffbd 	bl	800e926 <__hexdig_fun>
 800e9ac:	fab0 f580 	clz	r5, r0
 800e9b0:	f04f 0b01 	mov.w	fp, #1
 800e9b4:	096d      	lsrs	r5, r5, #5
 800e9b6:	464a      	mov	r2, r9
 800e9b8:	4616      	mov	r6, r2
 800e9ba:	3201      	adds	r2, #1
 800e9bc:	7830      	ldrb	r0, [r6, #0]
 800e9be:	f7ff ffb2 	bl	800e926 <__hexdig_fun>
 800e9c2:	2800      	cmp	r0, #0
 800e9c4:	d1f8      	bne.n	800e9b8 <__gethex+0x68>
 800e9c6:	2201      	movs	r2, #1
 800e9c8:	498c      	ldr	r1, [pc, #560]	@ (800ebfc <__gethex+0x2ac>)
 800e9ca:	4630      	mov	r0, r6
 800e9cc:	f7ff feee 	bl	800e7ac <strncmp>
 800e9d0:	2800      	cmp	r0, #0
 800e9d2:	d13e      	bne.n	800ea52 <__gethex+0x102>
 800e9d4:	b944      	cbnz	r4, 800e9e8 <__gethex+0x98>
 800e9d6:	1c74      	adds	r4, r6, #1
 800e9d8:	4622      	mov	r2, r4
 800e9da:	4616      	mov	r6, r2
 800e9dc:	3201      	adds	r2, #1
 800e9de:	7830      	ldrb	r0, [r6, #0]
 800e9e0:	f7ff ffa1 	bl	800e926 <__hexdig_fun>
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	d1f8      	bne.n	800e9da <__gethex+0x8a>
 800e9e8:	1ba4      	subs	r4, r4, r6
 800e9ea:	00a7      	lsls	r7, r4, #2
 800e9ec:	7833      	ldrb	r3, [r6, #0]
 800e9ee:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e9f2:	2b50      	cmp	r3, #80	@ 0x50
 800e9f4:	d13d      	bne.n	800ea72 <__gethex+0x122>
 800e9f6:	7873      	ldrb	r3, [r6, #1]
 800e9f8:	2b2b      	cmp	r3, #43	@ 0x2b
 800e9fa:	d032      	beq.n	800ea62 <__gethex+0x112>
 800e9fc:	2b2d      	cmp	r3, #45	@ 0x2d
 800e9fe:	d033      	beq.n	800ea68 <__gethex+0x118>
 800ea00:	1c71      	adds	r1, r6, #1
 800ea02:	2400      	movs	r4, #0
 800ea04:	7808      	ldrb	r0, [r1, #0]
 800ea06:	f7ff ff8e 	bl	800e926 <__hexdig_fun>
 800ea0a:	1e43      	subs	r3, r0, #1
 800ea0c:	b2db      	uxtb	r3, r3
 800ea0e:	2b18      	cmp	r3, #24
 800ea10:	d82f      	bhi.n	800ea72 <__gethex+0x122>
 800ea12:	f1a0 0210 	sub.w	r2, r0, #16
 800ea16:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ea1a:	f7ff ff84 	bl	800e926 <__hexdig_fun>
 800ea1e:	f100 3cff 	add.w	ip, r0, #4294967295
 800ea22:	230a      	movs	r3, #10
 800ea24:	fa5f fc8c 	uxtb.w	ip, ip
 800ea28:	f1bc 0f18 	cmp.w	ip, #24
 800ea2c:	d91e      	bls.n	800ea6c <__gethex+0x11c>
 800ea2e:	b104      	cbz	r4, 800ea32 <__gethex+0xe2>
 800ea30:	4252      	negs	r2, r2
 800ea32:	4417      	add	r7, r2
 800ea34:	f8ca 1000 	str.w	r1, [sl]
 800ea38:	b1ed      	cbz	r5, 800ea76 <__gethex+0x126>
 800ea3a:	f1bb 0f00 	cmp.w	fp, #0
 800ea3e:	bf0c      	ite	eq
 800ea40:	2506      	moveq	r5, #6
 800ea42:	2500      	movne	r5, #0
 800ea44:	4628      	mov	r0, r5
 800ea46:	b005      	add	sp, #20
 800ea48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea4c:	2500      	movs	r5, #0
 800ea4e:	462c      	mov	r4, r5
 800ea50:	e7b1      	b.n	800e9b6 <__gethex+0x66>
 800ea52:	2c00      	cmp	r4, #0
 800ea54:	d1c8      	bne.n	800e9e8 <__gethex+0x98>
 800ea56:	4627      	mov	r7, r4
 800ea58:	e7c8      	b.n	800e9ec <__gethex+0x9c>
 800ea5a:	464e      	mov	r6, r9
 800ea5c:	462f      	mov	r7, r5
 800ea5e:	2501      	movs	r5, #1
 800ea60:	e7c4      	b.n	800e9ec <__gethex+0x9c>
 800ea62:	2400      	movs	r4, #0
 800ea64:	1cb1      	adds	r1, r6, #2
 800ea66:	e7cd      	b.n	800ea04 <__gethex+0xb4>
 800ea68:	2401      	movs	r4, #1
 800ea6a:	e7fb      	b.n	800ea64 <__gethex+0x114>
 800ea6c:	fb03 0002 	mla	r0, r3, r2, r0
 800ea70:	e7cf      	b.n	800ea12 <__gethex+0xc2>
 800ea72:	4631      	mov	r1, r6
 800ea74:	e7de      	b.n	800ea34 <__gethex+0xe4>
 800ea76:	eba6 0309 	sub.w	r3, r6, r9
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	3b01      	subs	r3, #1
 800ea7e:	2b07      	cmp	r3, #7
 800ea80:	dc0a      	bgt.n	800ea98 <__gethex+0x148>
 800ea82:	9801      	ldr	r0, [sp, #4]
 800ea84:	f7fd ff5c 	bl	800c940 <_Balloc>
 800ea88:	4604      	mov	r4, r0
 800ea8a:	b940      	cbnz	r0, 800ea9e <__gethex+0x14e>
 800ea8c:	4b5c      	ldr	r3, [pc, #368]	@ (800ec00 <__gethex+0x2b0>)
 800ea8e:	4602      	mov	r2, r0
 800ea90:	21e4      	movs	r1, #228	@ 0xe4
 800ea92:	485c      	ldr	r0, [pc, #368]	@ (800ec04 <__gethex+0x2b4>)
 800ea94:	f7ff fec4 	bl	800e820 <__assert_func>
 800ea98:	3101      	adds	r1, #1
 800ea9a:	105b      	asrs	r3, r3, #1
 800ea9c:	e7ef      	b.n	800ea7e <__gethex+0x12e>
 800ea9e:	f100 0a14 	add.w	sl, r0, #20
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	4655      	mov	r5, sl
 800eaa6:	469b      	mov	fp, r3
 800eaa8:	45b1      	cmp	r9, r6
 800eaaa:	d337      	bcc.n	800eb1c <__gethex+0x1cc>
 800eaac:	f845 bb04 	str.w	fp, [r5], #4
 800eab0:	eba5 050a 	sub.w	r5, r5, sl
 800eab4:	4658      	mov	r0, fp
 800eab6:	10ad      	asrs	r5, r5, #2
 800eab8:	6125      	str	r5, [r4, #16]
 800eaba:	016d      	lsls	r5, r5, #5
 800eabc:	f7fe f834 	bl	800cb28 <__hi0bits>
 800eac0:	f8d8 6000 	ldr.w	r6, [r8]
 800eac4:	1a2d      	subs	r5, r5, r0
 800eac6:	42b5      	cmp	r5, r6
 800eac8:	dd54      	ble.n	800eb74 <__gethex+0x224>
 800eaca:	1bad      	subs	r5, r5, r6
 800eacc:	4620      	mov	r0, r4
 800eace:	4629      	mov	r1, r5
 800ead0:	f7fe fbd1 	bl	800d276 <__any_on>
 800ead4:	4681      	mov	r9, r0
 800ead6:	b178      	cbz	r0, 800eaf8 <__gethex+0x1a8>
 800ead8:	1e6b      	subs	r3, r5, #1
 800eada:	f04f 0901 	mov.w	r9, #1
 800eade:	1159      	asrs	r1, r3, #5
 800eae0:	f003 021f 	and.w	r2, r3, #31
 800eae4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eae8:	fa09 f202 	lsl.w	r2, r9, r2
 800eaec:	420a      	tst	r2, r1
 800eaee:	d003      	beq.n	800eaf8 <__gethex+0x1a8>
 800eaf0:	454b      	cmp	r3, r9
 800eaf2:	dc36      	bgt.n	800eb62 <__gethex+0x212>
 800eaf4:	f04f 0902 	mov.w	r9, #2
 800eaf8:	442f      	add	r7, r5
 800eafa:	4629      	mov	r1, r5
 800eafc:	4620      	mov	r0, r4
 800eafe:	f7ff fec1 	bl	800e884 <rshift>
 800eb02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb06:	42bb      	cmp	r3, r7
 800eb08:	da42      	bge.n	800eb90 <__gethex+0x240>
 800eb0a:	4621      	mov	r1, r4
 800eb0c:	9801      	ldr	r0, [sp, #4]
 800eb0e:	f7fd ff57 	bl	800c9c0 <_Bfree>
 800eb12:	2300      	movs	r3, #0
 800eb14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb16:	25a3      	movs	r5, #163	@ 0xa3
 800eb18:	6013      	str	r3, [r2, #0]
 800eb1a:	e793      	b.n	800ea44 <__gethex+0xf4>
 800eb1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800eb20:	2a2e      	cmp	r2, #46	@ 0x2e
 800eb22:	d012      	beq.n	800eb4a <__gethex+0x1fa>
 800eb24:	2b20      	cmp	r3, #32
 800eb26:	d104      	bne.n	800eb32 <__gethex+0x1e2>
 800eb28:	f845 bb04 	str.w	fp, [r5], #4
 800eb2c:	f04f 0b00 	mov.w	fp, #0
 800eb30:	465b      	mov	r3, fp
 800eb32:	7830      	ldrb	r0, [r6, #0]
 800eb34:	9303      	str	r3, [sp, #12]
 800eb36:	f7ff fef6 	bl	800e926 <__hexdig_fun>
 800eb3a:	9b03      	ldr	r3, [sp, #12]
 800eb3c:	f000 000f 	and.w	r0, r0, #15
 800eb40:	4098      	lsls	r0, r3
 800eb42:	3304      	adds	r3, #4
 800eb44:	ea4b 0b00 	orr.w	fp, fp, r0
 800eb48:	e7ae      	b.n	800eaa8 <__gethex+0x158>
 800eb4a:	45b1      	cmp	r9, r6
 800eb4c:	d8ea      	bhi.n	800eb24 <__gethex+0x1d4>
 800eb4e:	2201      	movs	r2, #1
 800eb50:	492a      	ldr	r1, [pc, #168]	@ (800ebfc <__gethex+0x2ac>)
 800eb52:	4630      	mov	r0, r6
 800eb54:	9303      	str	r3, [sp, #12]
 800eb56:	f7ff fe29 	bl	800e7ac <strncmp>
 800eb5a:	9b03      	ldr	r3, [sp, #12]
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	d1e1      	bne.n	800eb24 <__gethex+0x1d4>
 800eb60:	e7a2      	b.n	800eaa8 <__gethex+0x158>
 800eb62:	1ea9      	subs	r1, r5, #2
 800eb64:	4620      	mov	r0, r4
 800eb66:	f7fe fb86 	bl	800d276 <__any_on>
 800eb6a:	2800      	cmp	r0, #0
 800eb6c:	d0c2      	beq.n	800eaf4 <__gethex+0x1a4>
 800eb6e:	f04f 0903 	mov.w	r9, #3
 800eb72:	e7c1      	b.n	800eaf8 <__gethex+0x1a8>
 800eb74:	da09      	bge.n	800eb8a <__gethex+0x23a>
 800eb76:	1b75      	subs	r5, r6, r5
 800eb78:	4621      	mov	r1, r4
 800eb7a:	9801      	ldr	r0, [sp, #4]
 800eb7c:	462a      	mov	r2, r5
 800eb7e:	1b7f      	subs	r7, r7, r5
 800eb80:	f7fe f938 	bl	800cdf4 <__lshift>
 800eb84:	4604      	mov	r4, r0
 800eb86:	f100 0a14 	add.w	sl, r0, #20
 800eb8a:	f04f 0900 	mov.w	r9, #0
 800eb8e:	e7b8      	b.n	800eb02 <__gethex+0x1b2>
 800eb90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800eb94:	42bd      	cmp	r5, r7
 800eb96:	dd6f      	ble.n	800ec78 <__gethex+0x328>
 800eb98:	1bed      	subs	r5, r5, r7
 800eb9a:	42ae      	cmp	r6, r5
 800eb9c:	dc34      	bgt.n	800ec08 <__gethex+0x2b8>
 800eb9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eba2:	2b02      	cmp	r3, #2
 800eba4:	d022      	beq.n	800ebec <__gethex+0x29c>
 800eba6:	2b03      	cmp	r3, #3
 800eba8:	d024      	beq.n	800ebf4 <__gethex+0x2a4>
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	d115      	bne.n	800ebda <__gethex+0x28a>
 800ebae:	42ae      	cmp	r6, r5
 800ebb0:	d113      	bne.n	800ebda <__gethex+0x28a>
 800ebb2:	2e01      	cmp	r6, #1
 800ebb4:	d10b      	bne.n	800ebce <__gethex+0x27e>
 800ebb6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ebba:	2562      	movs	r5, #98	@ 0x62
 800ebbc:	9a02      	ldr	r2, [sp, #8]
 800ebbe:	6013      	str	r3, [r2, #0]
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	6123      	str	r3, [r4, #16]
 800ebc4:	f8ca 3000 	str.w	r3, [sl]
 800ebc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ebca:	601c      	str	r4, [r3, #0]
 800ebcc:	e73a      	b.n	800ea44 <__gethex+0xf4>
 800ebce:	1e71      	subs	r1, r6, #1
 800ebd0:	4620      	mov	r0, r4
 800ebd2:	f7fe fb50 	bl	800d276 <__any_on>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d1ed      	bne.n	800ebb6 <__gethex+0x266>
 800ebda:	4621      	mov	r1, r4
 800ebdc:	9801      	ldr	r0, [sp, #4]
 800ebde:	f7fd feef 	bl	800c9c0 <_Bfree>
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebe6:	2550      	movs	r5, #80	@ 0x50
 800ebe8:	6013      	str	r3, [r2, #0]
 800ebea:	e72b      	b.n	800ea44 <__gethex+0xf4>
 800ebec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d1f3      	bne.n	800ebda <__gethex+0x28a>
 800ebf2:	e7e0      	b.n	800ebb6 <__gethex+0x266>
 800ebf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d1dd      	bne.n	800ebb6 <__gethex+0x266>
 800ebfa:	e7ee      	b.n	800ebda <__gethex+0x28a>
 800ebfc:	0800f448 	.word	0x0800f448
 800ec00:	0800f2e1 	.word	0x0800f2e1
 800ec04:	0800f5f6 	.word	0x0800f5f6
 800ec08:	1e6f      	subs	r7, r5, #1
 800ec0a:	f1b9 0f00 	cmp.w	r9, #0
 800ec0e:	d130      	bne.n	800ec72 <__gethex+0x322>
 800ec10:	b127      	cbz	r7, 800ec1c <__gethex+0x2cc>
 800ec12:	4639      	mov	r1, r7
 800ec14:	4620      	mov	r0, r4
 800ec16:	f7fe fb2e 	bl	800d276 <__any_on>
 800ec1a:	4681      	mov	r9, r0
 800ec1c:	117a      	asrs	r2, r7, #5
 800ec1e:	2301      	movs	r3, #1
 800ec20:	f007 071f 	and.w	r7, r7, #31
 800ec24:	4629      	mov	r1, r5
 800ec26:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ec2a:	4620      	mov	r0, r4
 800ec2c:	40bb      	lsls	r3, r7
 800ec2e:	1b76      	subs	r6, r6, r5
 800ec30:	2502      	movs	r5, #2
 800ec32:	4213      	tst	r3, r2
 800ec34:	bf18      	it	ne
 800ec36:	f049 0902 	orrne.w	r9, r9, #2
 800ec3a:	f7ff fe23 	bl	800e884 <rshift>
 800ec3e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ec42:	f1b9 0f00 	cmp.w	r9, #0
 800ec46:	d047      	beq.n	800ecd8 <__gethex+0x388>
 800ec48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec4c:	2b02      	cmp	r3, #2
 800ec4e:	d015      	beq.n	800ec7c <__gethex+0x32c>
 800ec50:	2b03      	cmp	r3, #3
 800ec52:	d017      	beq.n	800ec84 <__gethex+0x334>
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d109      	bne.n	800ec6c <__gethex+0x31c>
 800ec58:	f019 0f02 	tst.w	r9, #2
 800ec5c:	d006      	beq.n	800ec6c <__gethex+0x31c>
 800ec5e:	f8da 3000 	ldr.w	r3, [sl]
 800ec62:	ea49 0903 	orr.w	r9, r9, r3
 800ec66:	f019 0f01 	tst.w	r9, #1
 800ec6a:	d10e      	bne.n	800ec8a <__gethex+0x33a>
 800ec6c:	f045 0510 	orr.w	r5, r5, #16
 800ec70:	e032      	b.n	800ecd8 <__gethex+0x388>
 800ec72:	f04f 0901 	mov.w	r9, #1
 800ec76:	e7d1      	b.n	800ec1c <__gethex+0x2cc>
 800ec78:	2501      	movs	r5, #1
 800ec7a:	e7e2      	b.n	800ec42 <__gethex+0x2f2>
 800ec7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec7e:	f1c3 0301 	rsb	r3, r3, #1
 800ec82:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ec84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d0f0      	beq.n	800ec6c <__gethex+0x31c>
 800ec8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ec8e:	f104 0314 	add.w	r3, r4, #20
 800ec92:	f04f 0c00 	mov.w	ip, #0
 800ec96:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ec9a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eca4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800eca8:	d01b      	beq.n	800ece2 <__gethex+0x392>
 800ecaa:	3201      	adds	r2, #1
 800ecac:	6002      	str	r2, [r0, #0]
 800ecae:	2d02      	cmp	r5, #2
 800ecb0:	f104 0314 	add.w	r3, r4, #20
 800ecb4:	d13c      	bne.n	800ed30 <__gethex+0x3e0>
 800ecb6:	f8d8 2000 	ldr.w	r2, [r8]
 800ecba:	3a01      	subs	r2, #1
 800ecbc:	42b2      	cmp	r2, r6
 800ecbe:	d109      	bne.n	800ecd4 <__gethex+0x384>
 800ecc0:	1171      	asrs	r1, r6, #5
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	f006 061f 	and.w	r6, r6, #31
 800ecc8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eccc:	fa02 f606 	lsl.w	r6, r2, r6
 800ecd0:	421e      	tst	r6, r3
 800ecd2:	d13a      	bne.n	800ed4a <__gethex+0x3fa>
 800ecd4:	f045 0520 	orr.w	r5, r5, #32
 800ecd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecda:	601c      	str	r4, [r3, #0]
 800ecdc:	9b02      	ldr	r3, [sp, #8]
 800ecde:	601f      	str	r7, [r3, #0]
 800ece0:	e6b0      	b.n	800ea44 <__gethex+0xf4>
 800ece2:	4299      	cmp	r1, r3
 800ece4:	f843 cc04 	str.w	ip, [r3, #-4]
 800ece8:	d8d9      	bhi.n	800ec9e <__gethex+0x34e>
 800ecea:	68a3      	ldr	r3, [r4, #8]
 800ecec:	459b      	cmp	fp, r3
 800ecee:	db17      	blt.n	800ed20 <__gethex+0x3d0>
 800ecf0:	6861      	ldr	r1, [r4, #4]
 800ecf2:	9801      	ldr	r0, [sp, #4]
 800ecf4:	3101      	adds	r1, #1
 800ecf6:	f7fd fe23 	bl	800c940 <_Balloc>
 800ecfa:	4681      	mov	r9, r0
 800ecfc:	b918      	cbnz	r0, 800ed06 <__gethex+0x3b6>
 800ecfe:	4b1a      	ldr	r3, [pc, #104]	@ (800ed68 <__gethex+0x418>)
 800ed00:	4602      	mov	r2, r0
 800ed02:	2184      	movs	r1, #132	@ 0x84
 800ed04:	e6c5      	b.n	800ea92 <__gethex+0x142>
 800ed06:	6922      	ldr	r2, [r4, #16]
 800ed08:	f104 010c 	add.w	r1, r4, #12
 800ed0c:	300c      	adds	r0, #12
 800ed0e:	3202      	adds	r2, #2
 800ed10:	0092      	lsls	r2, r2, #2
 800ed12:	f7ff fd6d 	bl	800e7f0 <memcpy>
 800ed16:	4621      	mov	r1, r4
 800ed18:	464c      	mov	r4, r9
 800ed1a:	9801      	ldr	r0, [sp, #4]
 800ed1c:	f7fd fe50 	bl	800c9c0 <_Bfree>
 800ed20:	6923      	ldr	r3, [r4, #16]
 800ed22:	1c5a      	adds	r2, r3, #1
 800ed24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ed28:	6122      	str	r2, [r4, #16]
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	615a      	str	r2, [r3, #20]
 800ed2e:	e7be      	b.n	800ecae <__gethex+0x35e>
 800ed30:	6922      	ldr	r2, [r4, #16]
 800ed32:	455a      	cmp	r2, fp
 800ed34:	dd0b      	ble.n	800ed4e <__gethex+0x3fe>
 800ed36:	2101      	movs	r1, #1
 800ed38:	4620      	mov	r0, r4
 800ed3a:	f7ff fda3 	bl	800e884 <rshift>
 800ed3e:	3701      	adds	r7, #1
 800ed40:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed44:	42bb      	cmp	r3, r7
 800ed46:	f6ff aee0 	blt.w	800eb0a <__gethex+0x1ba>
 800ed4a:	2501      	movs	r5, #1
 800ed4c:	e7c2      	b.n	800ecd4 <__gethex+0x384>
 800ed4e:	f016 061f 	ands.w	r6, r6, #31
 800ed52:	d0fa      	beq.n	800ed4a <__gethex+0x3fa>
 800ed54:	4453      	add	r3, sl
 800ed56:	f1c6 0620 	rsb	r6, r6, #32
 800ed5a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ed5e:	f7fd fee3 	bl	800cb28 <__hi0bits>
 800ed62:	42b0      	cmp	r0, r6
 800ed64:	dbe7      	blt.n	800ed36 <__gethex+0x3e6>
 800ed66:	e7f0      	b.n	800ed4a <__gethex+0x3fa>
 800ed68:	0800f2e1 	.word	0x0800f2e1

0800ed6c <L_shift>:
 800ed6c:	f1c2 0208 	rsb	r2, r2, #8
 800ed70:	0092      	lsls	r2, r2, #2
 800ed72:	b570      	push	{r4, r5, r6, lr}
 800ed74:	f1c2 0620 	rsb	r6, r2, #32
 800ed78:	6843      	ldr	r3, [r0, #4]
 800ed7a:	6804      	ldr	r4, [r0, #0]
 800ed7c:	fa03 f506 	lsl.w	r5, r3, r6
 800ed80:	40d3      	lsrs	r3, r2
 800ed82:	432c      	orrs	r4, r5
 800ed84:	6004      	str	r4, [r0, #0]
 800ed86:	f840 3f04 	str.w	r3, [r0, #4]!
 800ed8a:	4288      	cmp	r0, r1
 800ed8c:	d3f4      	bcc.n	800ed78 <L_shift+0xc>
 800ed8e:	bd70      	pop	{r4, r5, r6, pc}

0800ed90 <__match>:
 800ed90:	6803      	ldr	r3, [r0, #0]
 800ed92:	3301      	adds	r3, #1
 800ed94:	b530      	push	{r4, r5, lr}
 800ed96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed9a:	b914      	cbnz	r4, 800eda2 <__match+0x12>
 800ed9c:	6003      	str	r3, [r0, #0]
 800ed9e:	2001      	movs	r0, #1
 800eda0:	bd30      	pop	{r4, r5, pc}
 800eda2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eda6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800edaa:	2d19      	cmp	r5, #25
 800edac:	bf98      	it	ls
 800edae:	3220      	addls	r2, #32
 800edb0:	42a2      	cmp	r2, r4
 800edb2:	d0f0      	beq.n	800ed96 <__match+0x6>
 800edb4:	2000      	movs	r0, #0
 800edb6:	e7f3      	b.n	800eda0 <__match+0x10>

0800edb8 <__hexnan>:
 800edb8:	680b      	ldr	r3, [r1, #0]
 800edba:	6801      	ldr	r1, [r0, #0]
 800edbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc0:	115e      	asrs	r6, r3, #5
 800edc2:	f013 031f 	ands.w	r3, r3, #31
 800edc6:	f04f 0500 	mov.w	r5, #0
 800edca:	b087      	sub	sp, #28
 800edcc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800edd0:	4682      	mov	sl, r0
 800edd2:	4690      	mov	r8, r2
 800edd4:	46ab      	mov	fp, r5
 800edd6:	bf18      	it	ne
 800edd8:	3604      	addne	r6, #4
 800edda:	9301      	str	r3, [sp, #4]
 800eddc:	9502      	str	r5, [sp, #8]
 800edde:	1f37      	subs	r7, r6, #4
 800ede0:	f846 5c04 	str.w	r5, [r6, #-4]
 800ede4:	46b9      	mov	r9, r7
 800ede6:	463c      	mov	r4, r7
 800ede8:	1c4b      	adds	r3, r1, #1
 800edea:	784a      	ldrb	r2, [r1, #1]
 800edec:	9303      	str	r3, [sp, #12]
 800edee:	b342      	cbz	r2, 800ee42 <__hexnan+0x8a>
 800edf0:	4610      	mov	r0, r2
 800edf2:	9105      	str	r1, [sp, #20]
 800edf4:	9204      	str	r2, [sp, #16]
 800edf6:	f7ff fd96 	bl	800e926 <__hexdig_fun>
 800edfa:	2800      	cmp	r0, #0
 800edfc:	d151      	bne.n	800eea2 <__hexnan+0xea>
 800edfe:	9a04      	ldr	r2, [sp, #16]
 800ee00:	9905      	ldr	r1, [sp, #20]
 800ee02:	2a20      	cmp	r2, #32
 800ee04:	d818      	bhi.n	800ee38 <__hexnan+0x80>
 800ee06:	9b02      	ldr	r3, [sp, #8]
 800ee08:	459b      	cmp	fp, r3
 800ee0a:	dd13      	ble.n	800ee34 <__hexnan+0x7c>
 800ee0c:	454c      	cmp	r4, r9
 800ee0e:	d206      	bcs.n	800ee1e <__hexnan+0x66>
 800ee10:	2d07      	cmp	r5, #7
 800ee12:	dc04      	bgt.n	800ee1e <__hexnan+0x66>
 800ee14:	462a      	mov	r2, r5
 800ee16:	4649      	mov	r1, r9
 800ee18:	4620      	mov	r0, r4
 800ee1a:	f7ff ffa7 	bl	800ed6c <L_shift>
 800ee1e:	4544      	cmp	r4, r8
 800ee20:	d951      	bls.n	800eec6 <__hexnan+0x10e>
 800ee22:	2300      	movs	r3, #0
 800ee24:	f1a4 0904 	sub.w	r9, r4, #4
 800ee28:	f8cd b008 	str.w	fp, [sp, #8]
 800ee2c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ee30:	461d      	mov	r5, r3
 800ee32:	464c      	mov	r4, r9
 800ee34:	9903      	ldr	r1, [sp, #12]
 800ee36:	e7d7      	b.n	800ede8 <__hexnan+0x30>
 800ee38:	2a29      	cmp	r2, #41	@ 0x29
 800ee3a:	d156      	bne.n	800eeea <__hexnan+0x132>
 800ee3c:	3102      	adds	r1, #2
 800ee3e:	f8ca 1000 	str.w	r1, [sl]
 800ee42:	f1bb 0f00 	cmp.w	fp, #0
 800ee46:	d050      	beq.n	800eeea <__hexnan+0x132>
 800ee48:	454c      	cmp	r4, r9
 800ee4a:	d206      	bcs.n	800ee5a <__hexnan+0xa2>
 800ee4c:	2d07      	cmp	r5, #7
 800ee4e:	dc04      	bgt.n	800ee5a <__hexnan+0xa2>
 800ee50:	462a      	mov	r2, r5
 800ee52:	4649      	mov	r1, r9
 800ee54:	4620      	mov	r0, r4
 800ee56:	f7ff ff89 	bl	800ed6c <L_shift>
 800ee5a:	4544      	cmp	r4, r8
 800ee5c:	d935      	bls.n	800eeca <__hexnan+0x112>
 800ee5e:	f1a8 0204 	sub.w	r2, r8, #4
 800ee62:	4623      	mov	r3, r4
 800ee64:	f853 1b04 	ldr.w	r1, [r3], #4
 800ee68:	429f      	cmp	r7, r3
 800ee6a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ee6e:	d2f9      	bcs.n	800ee64 <__hexnan+0xac>
 800ee70:	1b3b      	subs	r3, r7, r4
 800ee72:	3e03      	subs	r6, #3
 800ee74:	3401      	adds	r4, #1
 800ee76:	2200      	movs	r2, #0
 800ee78:	f023 0303 	bic.w	r3, r3, #3
 800ee7c:	3304      	adds	r3, #4
 800ee7e:	42b4      	cmp	r4, r6
 800ee80:	bf88      	it	hi
 800ee82:	2304      	movhi	r3, #4
 800ee84:	4443      	add	r3, r8
 800ee86:	f843 2b04 	str.w	r2, [r3], #4
 800ee8a:	429f      	cmp	r7, r3
 800ee8c:	d2fb      	bcs.n	800ee86 <__hexnan+0xce>
 800ee8e:	683b      	ldr	r3, [r7, #0]
 800ee90:	b91b      	cbnz	r3, 800ee9a <__hexnan+0xe2>
 800ee92:	4547      	cmp	r7, r8
 800ee94:	d127      	bne.n	800eee6 <__hexnan+0x12e>
 800ee96:	2301      	movs	r3, #1
 800ee98:	603b      	str	r3, [r7, #0]
 800ee9a:	2005      	movs	r0, #5
 800ee9c:	b007      	add	sp, #28
 800ee9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eea2:	3501      	adds	r5, #1
 800eea4:	f10b 0b01 	add.w	fp, fp, #1
 800eea8:	2d08      	cmp	r5, #8
 800eeaa:	dd05      	ble.n	800eeb8 <__hexnan+0x100>
 800eeac:	4544      	cmp	r4, r8
 800eeae:	d9c1      	bls.n	800ee34 <__hexnan+0x7c>
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	3c04      	subs	r4, #4
 800eeb4:	2501      	movs	r5, #1
 800eeb6:	6023      	str	r3, [r4, #0]
 800eeb8:	6822      	ldr	r2, [r4, #0]
 800eeba:	f000 000f 	and.w	r0, r0, #15
 800eebe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800eec2:	6020      	str	r0, [r4, #0]
 800eec4:	e7b6      	b.n	800ee34 <__hexnan+0x7c>
 800eec6:	2508      	movs	r5, #8
 800eec8:	e7b4      	b.n	800ee34 <__hexnan+0x7c>
 800eeca:	9b01      	ldr	r3, [sp, #4]
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d0de      	beq.n	800ee8e <__hexnan+0xd6>
 800eed0:	f1c3 0320 	rsb	r3, r3, #32
 800eed4:	f04f 32ff 	mov.w	r2, #4294967295
 800eed8:	40da      	lsrs	r2, r3
 800eeda:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800eede:	4013      	ands	r3, r2
 800eee0:	f846 3c04 	str.w	r3, [r6, #-4]
 800eee4:	e7d3      	b.n	800ee8e <__hexnan+0xd6>
 800eee6:	3f04      	subs	r7, #4
 800eee8:	e7d1      	b.n	800ee8e <__hexnan+0xd6>
 800eeea:	2004      	movs	r0, #4
 800eeec:	e7d6      	b.n	800ee9c <__hexnan+0xe4>

0800eeee <__ascii_mbtowc>:
 800eeee:	b082      	sub	sp, #8
 800eef0:	b901      	cbnz	r1, 800eef4 <__ascii_mbtowc+0x6>
 800eef2:	a901      	add	r1, sp, #4
 800eef4:	b142      	cbz	r2, 800ef08 <__ascii_mbtowc+0x1a>
 800eef6:	b14b      	cbz	r3, 800ef0c <__ascii_mbtowc+0x1e>
 800eef8:	7813      	ldrb	r3, [r2, #0]
 800eefa:	600b      	str	r3, [r1, #0]
 800eefc:	7812      	ldrb	r2, [r2, #0]
 800eefe:	1e10      	subs	r0, r2, #0
 800ef00:	bf18      	it	ne
 800ef02:	2001      	movne	r0, #1
 800ef04:	b002      	add	sp, #8
 800ef06:	4770      	bx	lr
 800ef08:	4610      	mov	r0, r2
 800ef0a:	e7fb      	b.n	800ef04 <__ascii_mbtowc+0x16>
 800ef0c:	f06f 0001 	mvn.w	r0, #1
 800ef10:	e7f8      	b.n	800ef04 <__ascii_mbtowc+0x16>

0800ef12 <_realloc_r>:
 800ef12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef16:	4680      	mov	r8, r0
 800ef18:	4615      	mov	r5, r2
 800ef1a:	460c      	mov	r4, r1
 800ef1c:	b921      	cbnz	r1, 800ef28 <_realloc_r+0x16>
 800ef1e:	4611      	mov	r1, r2
 800ef20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef24:	f7fd bc80 	b.w	800c828 <_malloc_r>
 800ef28:	b92a      	cbnz	r2, 800ef36 <_realloc_r+0x24>
 800ef2a:	f7fd fc09 	bl	800c740 <_free_r>
 800ef2e:	2400      	movs	r4, #0
 800ef30:	4620      	mov	r0, r4
 800ef32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef36:	f000 f8c4 	bl	800f0c2 <_malloc_usable_size_r>
 800ef3a:	4285      	cmp	r5, r0
 800ef3c:	4606      	mov	r6, r0
 800ef3e:	d802      	bhi.n	800ef46 <_realloc_r+0x34>
 800ef40:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ef44:	d8f4      	bhi.n	800ef30 <_realloc_r+0x1e>
 800ef46:	4629      	mov	r1, r5
 800ef48:	4640      	mov	r0, r8
 800ef4a:	f7fd fc6d 	bl	800c828 <_malloc_r>
 800ef4e:	4607      	mov	r7, r0
 800ef50:	2800      	cmp	r0, #0
 800ef52:	d0ec      	beq.n	800ef2e <_realloc_r+0x1c>
 800ef54:	42b5      	cmp	r5, r6
 800ef56:	462a      	mov	r2, r5
 800ef58:	4621      	mov	r1, r4
 800ef5a:	bf28      	it	cs
 800ef5c:	4632      	movcs	r2, r6
 800ef5e:	f7ff fc47 	bl	800e7f0 <memcpy>
 800ef62:	4621      	mov	r1, r4
 800ef64:	4640      	mov	r0, r8
 800ef66:	463c      	mov	r4, r7
 800ef68:	f7fd fbea 	bl	800c740 <_free_r>
 800ef6c:	e7e0      	b.n	800ef30 <_realloc_r+0x1e>

0800ef6e <__ascii_wctomb>:
 800ef6e:	4603      	mov	r3, r0
 800ef70:	4608      	mov	r0, r1
 800ef72:	b141      	cbz	r1, 800ef86 <__ascii_wctomb+0x18>
 800ef74:	2aff      	cmp	r2, #255	@ 0xff
 800ef76:	d904      	bls.n	800ef82 <__ascii_wctomb+0x14>
 800ef78:	228a      	movs	r2, #138	@ 0x8a
 800ef7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef7e:	601a      	str	r2, [r3, #0]
 800ef80:	4770      	bx	lr
 800ef82:	2001      	movs	r0, #1
 800ef84:	700a      	strb	r2, [r1, #0]
 800ef86:	4770      	bx	lr

0800ef88 <fiprintf>:
 800ef88:	b40e      	push	{r1, r2, r3}
 800ef8a:	b503      	push	{r0, r1, lr}
 800ef8c:	ab03      	add	r3, sp, #12
 800ef8e:	4601      	mov	r1, r0
 800ef90:	4805      	ldr	r0, [pc, #20]	@ (800efa8 <fiprintf+0x20>)
 800ef92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef96:	6800      	ldr	r0, [r0, #0]
 800ef98:	9301      	str	r3, [sp, #4]
 800ef9a:	f7ff f995 	bl	800e2c8 <_vfiprintf_r>
 800ef9e:	b002      	add	sp, #8
 800efa0:	f85d eb04 	ldr.w	lr, [sp], #4
 800efa4:	b003      	add	sp, #12
 800efa6:	4770      	bx	lr
 800efa8:	20000018 	.word	0x20000018

0800efac <__swhatbuf_r>:
 800efac:	b570      	push	{r4, r5, r6, lr}
 800efae:	460c      	mov	r4, r1
 800efb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efb4:	b096      	sub	sp, #88	@ 0x58
 800efb6:	4615      	mov	r5, r2
 800efb8:	2900      	cmp	r1, #0
 800efba:	461e      	mov	r6, r3
 800efbc:	da0c      	bge.n	800efd8 <__swhatbuf_r+0x2c>
 800efbe:	89a3      	ldrh	r3, [r4, #12]
 800efc0:	2100      	movs	r1, #0
 800efc2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800efc6:	bf14      	ite	ne
 800efc8:	2340      	movne	r3, #64	@ 0x40
 800efca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800efce:	2000      	movs	r0, #0
 800efd0:	6031      	str	r1, [r6, #0]
 800efd2:	602b      	str	r3, [r5, #0]
 800efd4:	b016      	add	sp, #88	@ 0x58
 800efd6:	bd70      	pop	{r4, r5, r6, pc}
 800efd8:	466a      	mov	r2, sp
 800efda:	f000 f849 	bl	800f070 <_fstat_r>
 800efde:	2800      	cmp	r0, #0
 800efe0:	dbed      	blt.n	800efbe <__swhatbuf_r+0x12>
 800efe2:	9901      	ldr	r1, [sp, #4]
 800efe4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800efe8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800efec:	4259      	negs	r1, r3
 800efee:	4159      	adcs	r1, r3
 800eff0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eff4:	e7eb      	b.n	800efce <__swhatbuf_r+0x22>

0800eff6 <__smakebuf_r>:
 800eff6:	898b      	ldrh	r3, [r1, #12]
 800eff8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800effa:	079d      	lsls	r5, r3, #30
 800effc:	4606      	mov	r6, r0
 800effe:	460c      	mov	r4, r1
 800f000:	d507      	bpl.n	800f012 <__smakebuf_r+0x1c>
 800f002:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f006:	6023      	str	r3, [r4, #0]
 800f008:	6123      	str	r3, [r4, #16]
 800f00a:	2301      	movs	r3, #1
 800f00c:	6163      	str	r3, [r4, #20]
 800f00e:	b003      	add	sp, #12
 800f010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f012:	ab01      	add	r3, sp, #4
 800f014:	466a      	mov	r2, sp
 800f016:	f7ff ffc9 	bl	800efac <__swhatbuf_r>
 800f01a:	9f00      	ldr	r7, [sp, #0]
 800f01c:	4605      	mov	r5, r0
 800f01e:	4630      	mov	r0, r6
 800f020:	4639      	mov	r1, r7
 800f022:	f7fd fc01 	bl	800c828 <_malloc_r>
 800f026:	b948      	cbnz	r0, 800f03c <__smakebuf_r+0x46>
 800f028:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f02c:	059a      	lsls	r2, r3, #22
 800f02e:	d4ee      	bmi.n	800f00e <__smakebuf_r+0x18>
 800f030:	f023 0303 	bic.w	r3, r3, #3
 800f034:	f043 0302 	orr.w	r3, r3, #2
 800f038:	81a3      	strh	r3, [r4, #12]
 800f03a:	e7e2      	b.n	800f002 <__smakebuf_r+0xc>
 800f03c:	89a3      	ldrh	r3, [r4, #12]
 800f03e:	6020      	str	r0, [r4, #0]
 800f040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f044:	81a3      	strh	r3, [r4, #12]
 800f046:	9b01      	ldr	r3, [sp, #4]
 800f048:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f04c:	b15b      	cbz	r3, 800f066 <__smakebuf_r+0x70>
 800f04e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f052:	4630      	mov	r0, r6
 800f054:	f000 f81e 	bl	800f094 <_isatty_r>
 800f058:	b128      	cbz	r0, 800f066 <__smakebuf_r+0x70>
 800f05a:	89a3      	ldrh	r3, [r4, #12]
 800f05c:	f023 0303 	bic.w	r3, r3, #3
 800f060:	f043 0301 	orr.w	r3, r3, #1
 800f064:	81a3      	strh	r3, [r4, #12]
 800f066:	89a3      	ldrh	r3, [r4, #12]
 800f068:	431d      	orrs	r5, r3
 800f06a:	81a5      	strh	r5, [r4, #12]
 800f06c:	e7cf      	b.n	800f00e <__smakebuf_r+0x18>
	...

0800f070 <_fstat_r>:
 800f070:	b538      	push	{r3, r4, r5, lr}
 800f072:	2300      	movs	r3, #0
 800f074:	4d06      	ldr	r5, [pc, #24]	@ (800f090 <_fstat_r+0x20>)
 800f076:	4604      	mov	r4, r0
 800f078:	4608      	mov	r0, r1
 800f07a:	4611      	mov	r1, r2
 800f07c:	602b      	str	r3, [r5, #0]
 800f07e:	f7f3 f945 	bl	800230c <_fstat>
 800f082:	1c43      	adds	r3, r0, #1
 800f084:	d102      	bne.n	800f08c <_fstat_r+0x1c>
 800f086:	682b      	ldr	r3, [r5, #0]
 800f088:	b103      	cbz	r3, 800f08c <_fstat_r+0x1c>
 800f08a:	6023      	str	r3, [r4, #0]
 800f08c:	bd38      	pop	{r3, r4, r5, pc}
 800f08e:	bf00      	nop
 800f090:	200005f4 	.word	0x200005f4

0800f094 <_isatty_r>:
 800f094:	b538      	push	{r3, r4, r5, lr}
 800f096:	2300      	movs	r3, #0
 800f098:	4d05      	ldr	r5, [pc, #20]	@ (800f0b0 <_isatty_r+0x1c>)
 800f09a:	4604      	mov	r4, r0
 800f09c:	4608      	mov	r0, r1
 800f09e:	602b      	str	r3, [r5, #0]
 800f0a0:	f7f3 f944 	bl	800232c <_isatty>
 800f0a4:	1c43      	adds	r3, r0, #1
 800f0a6:	d102      	bne.n	800f0ae <_isatty_r+0x1a>
 800f0a8:	682b      	ldr	r3, [r5, #0]
 800f0aa:	b103      	cbz	r3, 800f0ae <_isatty_r+0x1a>
 800f0ac:	6023      	str	r3, [r4, #0]
 800f0ae:	bd38      	pop	{r3, r4, r5, pc}
 800f0b0:	200005f4 	.word	0x200005f4

0800f0b4 <abort>:
 800f0b4:	2006      	movs	r0, #6
 800f0b6:	b508      	push	{r3, lr}
 800f0b8:	f000 f834 	bl	800f124 <raise>
 800f0bc:	2001      	movs	r0, #1
 800f0be:	f7f3 f8d5 	bl	800226c <_exit>

0800f0c2 <_malloc_usable_size_r>:
 800f0c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0c6:	1f18      	subs	r0, r3, #4
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	bfbc      	itt	lt
 800f0cc:	580b      	ldrlt	r3, [r1, r0]
 800f0ce:	18c0      	addlt	r0, r0, r3
 800f0d0:	4770      	bx	lr

0800f0d2 <_raise_r>:
 800f0d2:	291f      	cmp	r1, #31
 800f0d4:	b538      	push	{r3, r4, r5, lr}
 800f0d6:	4605      	mov	r5, r0
 800f0d8:	460c      	mov	r4, r1
 800f0da:	d904      	bls.n	800f0e6 <_raise_r+0x14>
 800f0dc:	2316      	movs	r3, #22
 800f0de:	6003      	str	r3, [r0, #0]
 800f0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0e4:	bd38      	pop	{r3, r4, r5, pc}
 800f0e6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f0e8:	b112      	cbz	r2, 800f0f0 <_raise_r+0x1e>
 800f0ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f0ee:	b94b      	cbnz	r3, 800f104 <_raise_r+0x32>
 800f0f0:	4628      	mov	r0, r5
 800f0f2:	f000 f831 	bl	800f158 <_getpid_r>
 800f0f6:	4622      	mov	r2, r4
 800f0f8:	4601      	mov	r1, r0
 800f0fa:	4628      	mov	r0, r5
 800f0fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f100:	f000 b818 	b.w	800f134 <_kill_r>
 800f104:	2b01      	cmp	r3, #1
 800f106:	d00a      	beq.n	800f11e <_raise_r+0x4c>
 800f108:	1c59      	adds	r1, r3, #1
 800f10a:	d103      	bne.n	800f114 <_raise_r+0x42>
 800f10c:	2316      	movs	r3, #22
 800f10e:	6003      	str	r3, [r0, #0]
 800f110:	2001      	movs	r0, #1
 800f112:	e7e7      	b.n	800f0e4 <_raise_r+0x12>
 800f114:	2100      	movs	r1, #0
 800f116:	4620      	mov	r0, r4
 800f118:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f11c:	4798      	blx	r3
 800f11e:	2000      	movs	r0, #0
 800f120:	e7e0      	b.n	800f0e4 <_raise_r+0x12>
	...

0800f124 <raise>:
 800f124:	4b02      	ldr	r3, [pc, #8]	@ (800f130 <raise+0xc>)
 800f126:	4601      	mov	r1, r0
 800f128:	6818      	ldr	r0, [r3, #0]
 800f12a:	f7ff bfd2 	b.w	800f0d2 <_raise_r>
 800f12e:	bf00      	nop
 800f130:	20000018 	.word	0x20000018

0800f134 <_kill_r>:
 800f134:	b538      	push	{r3, r4, r5, lr}
 800f136:	2300      	movs	r3, #0
 800f138:	4d06      	ldr	r5, [pc, #24]	@ (800f154 <_kill_r+0x20>)
 800f13a:	4604      	mov	r4, r0
 800f13c:	4608      	mov	r0, r1
 800f13e:	4611      	mov	r1, r2
 800f140:	602b      	str	r3, [r5, #0]
 800f142:	f7f3 f883 	bl	800224c <_kill>
 800f146:	1c43      	adds	r3, r0, #1
 800f148:	d102      	bne.n	800f150 <_kill_r+0x1c>
 800f14a:	682b      	ldr	r3, [r5, #0]
 800f14c:	b103      	cbz	r3, 800f150 <_kill_r+0x1c>
 800f14e:	6023      	str	r3, [r4, #0]
 800f150:	bd38      	pop	{r3, r4, r5, pc}
 800f152:	bf00      	nop
 800f154:	200005f4 	.word	0x200005f4

0800f158 <_getpid_r>:
 800f158:	f7f3 b870 	b.w	800223c <_getpid>

0800f15c <_init>:
 800f15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f15e:	bf00      	nop
 800f160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f162:	bc08      	pop	{r3}
 800f164:	469e      	mov	lr, r3
 800f166:	4770      	bx	lr

0800f168 <_fini>:
 800f168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f16a:	bf00      	nop
 800f16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f16e:	bc08      	pop	{r3}
 800f170:	469e      	mov	lr, r3
 800f172:	4770      	bx	lr
