{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729698093913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 10:41:33 2024 " "Processing started: Wed Oct 23 10:41:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729698093914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698093914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698093914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729698094467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729698094467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102984 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102985 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_logic-mixed " "Found design unit 1: ctrl_logic-mixed" {  } { { "../../proj/src/ctrl_log/ctrl_logic.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_logic " "Found entity 1: ctrl_logic" {  } { { "../../proj/src/ctrl_log/ctrl_logic.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLT-dataflow " "Found design unit 1: SLT-dataflow" {  } { { "../../proj/src/datapath/alu/SLT.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102986 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLT " "Found entity 1: SLT" {  } { { "../../proj/src/datapath/alu/SLT.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structural " "Found design unit 1: fullAdder-structural" {  } { { "../../proj/src/datapath/alu/fullAdder.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/datapath/alu/fullAdder.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nAdd_Sub-structural " "Found design unit 1: nAdd_Sub-structural" {  } { { "../../proj/src/datapath/alu/nAdd_Sub.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""} { "Info" "ISGN_ENTITY_NAME" "1 nAdd_Sub " "Found entity 1: nAdd_Sub" {  } { { "../../proj/src/datapath/alu/nAdd_Sub.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structural " "Found design unit 1: onesComp-structural" {  } { { "../../proj/src/datapath/alu/onesComp.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/datapath/alu/onesComp.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleAdder_N-structural " "Found design unit 1: rippleAdder_N-structural" {  } { { "../../proj/src/datapath/alu/rippleAdder_N.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleAdder_N " "Found entity 1: rippleAdder_N" {  } { { "../../proj/src/datapath/alu/rippleAdder_N.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroDetect-dataflow " "Found design unit 1: zeroDetect-dataflow" {  } { { "../../proj/src/datapath/alu/zeroDetect.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102988 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroDetect " "Found entity 1: zeroDetect" {  } { { "../../proj/src/datapath/alu/zeroDetect.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-mixed " "Found design unit 1: alu_control-mixed" {  } { { "../../proj/src/datapath/aluctrl/alu_control.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../../proj/src/datapath/aluctrl/alu_control.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nRegister-structural " "Found design unit 1: nRegister-structural" {  } { { "../../proj/src/datapath/nRegister.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102989 ""} { "Info" "ISGN_ENTITY_NAME" "1 nRegister " "Found entity 1: nRegister" {  } { { "../../proj/src/datapath/nRegister.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-structural " "Found design unit 1: registerFile-structural" {  } { { "../../proj/src/datapath/registerFile.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102990 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../../proj/src/datapath/registerFile.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signZeroExt-dataflow " "Found design unit 1: signZeroExt-dataflow" {  } { { "../../proj/src/datapath/signZeroExt.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102992 ""} { "Info" "ISGN_ENTITY_NAME" "1 signZeroExt " "Found entity 1: signZeroExt" {  } { { "../../proj/src/datapath/signZeroExt.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../proj/src/decoders/decoder5t32.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102993 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/decoders/decoder5t32.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchLogic-mixed " "Found design unit 1: FetchLogic-mixed" {  } { { "../../proj/src/fetch/FetchLogic.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102995 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchLogic " "Found entity 1: FetchLogic" {  } { { "../../proj/src/fetch/FetchLogic.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../../proj/src/fetch/PC.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102996 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../proj/src/fetch/PC.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/gates/andg2.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102997 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/gates/andg2.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgN-structural " "Found design unit 1: andgN-structural" {  } { { "../../proj/src/gates/andgN.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102998 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgN " "Found entity 1: andgN" {  } { { "../../proj/src/gates/andgN.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/gates/dffg.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102999 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/gates/dffg.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698102999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698102999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/gates/invg.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103000 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/gates/invg.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/gates/org2.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103001 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/gates/org2.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orgN-structural " "Found design unit 1: orgN-structural" {  } { { "../../proj/src/gates/orgN.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103002 ""} { "Info" "ISGN_ENTITY_NAME" "1 orgN " "Found entity 1: orgN" {  } { { "../../proj/src/gates/orgN.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/gates/xorg2.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103003 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/gates/xorg2.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorgN-structural " "Found design unit 1: xorgN-structural" {  } { { "../../proj/src/gates/xorgN.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103004 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorgN " "Found entity 1: xorgN" {  } { { "../../proj/src/gates/xorgN.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/muxes/mux2t1_N.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103005 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/muxes/mux2t1_N.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1d-dataflow " "Found design unit 1: mux2t1d-dataflow" {  } { { "../../proj/src/muxes/mux2t1d.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103005 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1d " "Found entity 1: mux2t1d" {  } { { "../../proj/src/muxes/mux2t1d.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_input " "Found design unit 1: bus_mux_input" {  } { { "../../proj/src/muxes/mux32t1.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103006 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux32t1-dataflow " "Found design unit 2: mux32t1-dataflow" {  } { { "../../proj/src/muxes/mux32t1.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/muxes/mux32t1.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshifter-mixed " "Found design unit 1: barrelshifter-mixed" {  } { { "../../proj/src/shifter/barrelshifter.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103007 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshifter " "Found entity 1: barrelshifter" {  } { { "../../proj/src/shifter/barrelshifter.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729698103007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698103007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729698103204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(39) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(39): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103205 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(42) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103205 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemReadUnused MIPS_Processor.vhd(50) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object \"s_MemReadUnused\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103205 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_C MIPS_Processor.vhd(65) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(65): object \"s_C\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103205 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_logic ctrl_logic:CTRLLOGIC " "Elaborating entity \"ctrl_logic\" for hierarchy \"ctrl_logic:CTRLLOGIC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "CTRLLOGIC" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ALULOGIC " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ALULOGIC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALULOGIC" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchLogic FetchLogic:FetchLog " "Elaborating entity \"FetchLogic\" for hierarchy \"FetchLogic:FetchLog\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "FetchLog" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcadder1_cout FetchLogic.vhd(40) " "Verilog HDL or VHDL warning at FetchLogic.vhd(40): object \"pcadder1_cout\" assigned a value but never read" {  } { { "../../proj/src/fetch/FetchLogic.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103279 "|MIPS_Processor|FetchLogic:FetchLog"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcadder2_cout FetchLogic.vhd(40) " "Verilog HDL or VHDL warning at FetchLogic.vhd(40): object \"pcadder2_cout\" assigned a value but never read" {  } { { "../../proj/src/fetch/FetchLogic.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103279 "|MIPS_Processor|FetchLogic:FetchLog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N FetchLogic:FetchLog\|mux2t1_N:PCMux1 " "Elaborating entity \"mux2t1_N\" for hierarchy \"FetchLogic:FetchLog\|mux2t1_N:PCMux1\"" {  } { { "../../proj/src/fetch/FetchLogic.vhd" "PCMux1" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1d FetchLogic:FetchLog\|mux2t1_N:PCMux1\|mux2t1d:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1d\" for hierarchy \"FetchLogic:FetchLog\|mux2t1_N:PCMux1\|mux2t1d:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/muxes/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleAdder_N FetchLogic:FetchLog\|rippleAdder_N:PCAdder1 " "Elaborating entity \"rippleAdder_N\" for hierarchy \"FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\"" {  } { { "../../proj/src/fetch/FetchLogic.vhd" "PCAdder1" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0 " "Elaborating entity \"fullAdder\" for hierarchy \"FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\"" {  } { { "../../proj/src/datapath/alu/rippleAdder_N.vhd" "rAdder_0" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\|xorg2:axob " "Elaborating entity \"xorg2\" for hierarchy \"FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\|xorg2:axob\"" {  } { { "../../proj/src/datapath/alu/fullAdder.vhd" "axob" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\|andg2:ab " "Elaborating entity \"andg2\" for hierarchy \"FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\|andg2:ab\"" {  } { { "../../proj/src/datapath/alu/fullAdder.vhd" "ab" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\|org2:cout " "Elaborating entity \"org2\" for hierarchy \"FetchLogic:FetchLog\|rippleAdder_N:PCAdder1\|fullAdder:rAdder_0\|org2:cout\"" {  } { { "../../proj/src/datapath/alu/fullAdder.vhd" "cout" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PCounter " "Elaborating entity \"PC\" for hierarchy \"PC:PCounter\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PCounter" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_NEWVAL PC.vhd(26) " "VHDL Process Statement warning at PC.vhd(26): signal \"s_NEWVAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/fetch/PC.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729698103419 "|MIPS_Processor|PC:PCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:rdmux " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:rdmux\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "rdmux" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:REGFILE\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "REGFILE" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 registerFile:REGFILE\|decoder5t32:DECWRITE " "Elaborating entity \"decoder5t32\" for hierarchy \"registerFile:REGFILE\|decoder5t32:DECWRITE\"" {  } { { "../../proj/src/datapath/registerFile.vhd" "DECWRITE" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nRegister registerFile:REGFILE\|nRegister:REG0 " "Elaborating entity \"nRegister\" for hierarchy \"registerFile:REGFILE\|nRegister:REG0\"" {  } { { "../../proj/src/datapath/registerFile.vhd" "REG0" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg registerFile:REGFILE\|nRegister:REG0\|dffg:\\G_NBit_REG:0:REGI " "Elaborating entity \"dffg\" for hierarchy \"registerFile:REGFILE\|nRegister:REG0\|dffg:\\G_NBit_REG:0:REGI\"" {  } { { "../../proj/src/datapath/nRegister.vhd" "\\G_NBit_REG:0:REGI" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 registerFile:REGFILE\|mux32t1:RSMUX " "Elaborating entity \"mux32t1\" for hierarchy \"registerFile:REGFILE\|mux32t1:RSMUX\"" {  } { { "../../proj/src/datapath/registerFile.vhd" "RSMUX" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signZeroExt signZeroExt:SIGNEXT " "Elaborating entity \"signZeroExt\" for hierarchy \"signZeroExt:SIGNEXT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SIGNEXT" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU32b " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU32b\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU32b" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgN ALU:ALU32b\|andgN:ANDG " "Elaborating entity \"andgN\" for hierarchy \"ALU:ALU32b\|andgN:ANDG\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "ANDG" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nAdd_Sub ALU:ALU32b\|nAdd_Sub:ADDER " "Elaborating entity \"nAdd_Sub\" for hierarchy \"ALU:ALU32b\|nAdd_Sub:ADDER\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "ADDER" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp ALU:ALU32b\|nAdd_Sub:ADDER\|onesComp:invertA " "Elaborating entity \"onesComp\" for hierarchy \"ALU:ALU32b\|nAdd_Sub:ADDER\|onesComp:invertA\"" {  } { { "../../proj/src/datapath/alu/nAdd_Sub.vhd" "invertA" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg ALU:ALU32b\|nAdd_Sub:ADDER\|onesComp:invertA\|invg:\\G_NBit_ONESCOMP:0:ONESI " "Elaborating entity \"invg\" for hierarchy \"ALU:ALU32b\|nAdd_Sub:ADDER\|onesComp:invertA\|invg:\\G_NBit_ONESCOMP:0:ONESI\"" {  } { { "../../proj/src/datapath/alu/onesComp.vhd" "\\G_NBit_ONESCOMP:0:ONESI" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroDetect ALU:ALU32b\|zeroDetect:ZERO " "Elaborating entity \"zeroDetect\" for hierarchy \"ALU:ALU32b\|zeroDetect:ZERO\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "ZERO" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgN ALU:ALU32b\|orgN:ORG " "Elaborating entity \"orgN\" for hierarchy \"ALU:ALU32b\|orgN:ORG\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "ORG" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgN ALU:ALU32b\|xorgN:XORG " "Elaborating entity \"xorgN\" for hierarchy \"ALU:ALU32b\|xorgN:XORG\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "XORG" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelshifter ALU:ALU32b\|barrelshifter:BARREL " "Elaborating entity \"barrelshifter\" for hierarchy \"ALU:ALU32b\|barrelshifter:BARREL\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "BARREL" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D1_ext barrelshifter.vhd(46) " "Verilog HDL or VHDL warning at barrelshifter.vhd(46): object \"D1_ext\" assigned a value but never read" {  } { { "../../proj/src/shifter/barrelshifter.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729698103826 "|MIPS_Processor|ALU:ALU32b|barrelshifter:BARREL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT ALU:ALU32b\|SLT:SLTFILL " "Elaborating entity \"SLT\" for hierarchy \"ALU:ALU32b\|SLT:SLTFILL\"" {  } { { "../../proj/src/datapath/alu/ALU.vhd" "SLTFILL" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698103884 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1729698104773 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1729698104773 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1729698104773 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1729698104964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729698275095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729698315664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729698315664 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729698318875 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729698318875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114546 " "Implemented 114546 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729698318877 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729698318877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114447 " "Implemented 114447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729698318877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729698318877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1263 " "Peak virtual memory: 1263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729698318951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 10:45:18 2024 " "Processing ended: Wed Oct 23 10:45:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729698318951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:45 " "Elapsed time: 00:03:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729698318951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729698318951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729698318951 ""}
