[
  {
    "name": "\n  高得畬",
    "email": "kao_deyu@yahoo.com",
    "latestUpdate": "2022-05-31 10:11:02",
    "objective": "==============================================\n課程大綱：  307618\n==============================================\n* Introduction \n      -Moore’s rule\n      -Cost and TW's IC design \n* Production\n      -Mask, Ingot/Wafer\n      -Processing\n      -Cross-section , latch up\n      -Layout, Reverse Engineering\n      -Electro-Migration &amp; RC\n      -CMP &amp; Design Rules\n* Gate Level Design\n      -Logic Gates, Noise Margin\n      -Power, Fan-out and loading\n      -Timing of Logic Networks\n* Logic Networks\n      -Simulation, Cross Talk\n      -Test Patent Generation &amp; DFT\n* Introduction to Fin-FET",
    "schedule": "==============================================\n課程進度：\n==============================================\nweek /date/topics\n01. 09/16/22 Chapter 1 Introduction (Moore’s rule)\n02. 09/23/22 Chapter 1 Introduction (Cost and TW)\n03. 09/30/22 Chapter 2 (Mask)\n04. 10/07/22 Chapter 2 (Processing)\n05. 10/14/22 Chapter 2 (Transistors)\n06. 10/21/22 Quiz 1, Chapter 2 (Cross-section , latch up)\n07. 10/28/22 Chapter 2 (Layout, Reverse Engineering)\n08. 11/04/22 Midterm Examination \n09. 11/11/22 Review; Chapter 2 (Electro-Migration &amp; RC)\n10. 11/18/22 Chapter 2 (CMP &amp; Design Rule)\n11. 11/25/22 Chapter 3 (Logic Gates, Noise Margin)\n12. 12/02/22 Chapter 3 (Power, Fan-out and loading )\n13. 12/09/22 Chapter 3 (Timing of Logic Networks)\n14. 12/16/22 Chapter 4 (Sim, Cross Talk)\n15. 12/23/22 Quiz 2, Chapter 4 (Test Patent Generation &amp; DFT)\n16. 12/30/23 Chapter 5 (Memory types, Set-up &amp; hold time)\n17. 01/06/23 Final Examination\n18. 01/13/23 Exam review and “Fin-FET”",
    "scorePolicy": "==============================================\n評量標準：\n==============================================\nTwo quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%",
    "materials": "Class Notes:\nhttps://myweb.ntut.edu.tw/~dkao/\n\nTextbook: \nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReference:\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\n\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje",
    "foreignLanguageTextbooks": true,
    "remarks": "dkao@ntut.edu.tw\nkao_deyu@yahoo.com"
  }
]
