/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Tue May 30 23:22:01 KST 2017
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_e4e_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_e4e_data_0_dummy2_1;
  MOD_Wire<tUInt64> INST_e4e_data_0_dummy_0_0;
  MOD_Wire<tUInt64> INST_e4e_data_0_dummy_0_1;
  MOD_Wire<tUInt64> INST_e4e_data_0_dummy_1_0;
  MOD_Wire<tUInt64> INST_e4e_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_e4e_data_0_lat_0;
  MOD_Wire<tUInt64> INST_e4e_data_0_lat_1;
  MOD_Reg<tUInt64> INST_e4e_data_0_rl;
  MOD_Reg<tUInt8> INST_e4e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e4e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e4e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e4e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e4e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e4e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e4e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e4e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e4e_deqP_rl;
  MOD_Reg<tUInt8> INST_e4e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e4e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e4e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e4e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e4e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e4e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e4e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e4e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e4e_enqP_rl;
  MOD_Reg<tUInt8> INST_e4m_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_e4m_data_0_dummy2_1;
  MOD_Wire<tUInt64> INST_e4m_data_0_dummy_0_0;
  MOD_Wire<tUInt64> INST_e4m_data_0_dummy_0_1;
  MOD_Wire<tUInt64> INST_e4m_data_0_dummy_1_0;
  MOD_Wire<tUInt64> INST_e4m_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_e4m_data_0_lat_0;
  MOD_Wire<tUInt64> INST_e4m_data_0_lat_1;
  MOD_Reg<tUInt64> INST_e4m_data_0_rl;
  MOD_Reg<tUInt8> INST_e4m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e4m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e4m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e4m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e4m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e4m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e4m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e4m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e4m_deqP_rl;
  MOD_Reg<tUInt8> INST_e4m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e4m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e4m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e4m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e4m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e4m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e4m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e4m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e4m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt8> INST_m4m_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_m4m_data_0_dummy2_1;
  MOD_Wire<tUInt64> INST_m4m_data_0_dummy_0_0;
  MOD_Wire<tUInt64> INST_m4m_data_0_dummy_0_1;
  MOD_Wire<tUInt64> INST_m4m_data_0_dummy_1_0;
  MOD_Wire<tUInt64> INST_m4m_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_m4m_data_0_lat_0;
  MOD_Wire<tUInt64> INST_m4m_data_0_lat_1;
  MOD_Reg<tUInt64> INST_m4m_data_0_rl;
  MOD_Reg<tUInt8> INST_m4m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m4m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m4m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m4m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m4m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m4m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m4m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m4m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m4m_deqP_rl;
  MOD_Reg<tUInt8> INST_m4m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m4m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m4m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m4m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m4m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m4m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m4m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m4m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m4m_enqP_rl;
  MOD_Reg<tUInt8> INST_memRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt64> INST_memRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt32> INST_memRedirect_data_0_lat_0;
  MOD_Wire<tUInt32> INST_memRedirect_data_0_lat_1;
  MOD_Reg<tUInt32> INST_memRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_memRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_memRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_memRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_memRedirect_enqP_rl;
  MOD_Reg<tUInt8> INST_mmm_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_mmm_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_mmm_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_mmm_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_mmm_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_mmm_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_mmm_data_0_lat_0;
  MOD_Wire<tUWide> INST_mmm_data_0_lat_1;
  MOD_Reg<tUWide> INST_mmm_data_0_rl;
  MOD_Reg<tUInt8> INST_mmm_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_mmm_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_mmm_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_mmm_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_mmm_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_mmm_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_mmm_deqP_lat_0;
  MOD_Wire<tUInt8> INST_mmm_deqP_lat_1;
  MOD_Reg<tUInt8> INST_mmm_deqP_rl;
  MOD_Reg<tUInt8> INST_mmm_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_mmm_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_mmm_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_mmm_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_mmm_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_mmm_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_mmm_enqP_lat_0;
  MOD_Wire<tUInt8> INST_mmm_enqP_lat_1;
  MOD_Reg<tUInt8> INST_mmm_enqP_rl;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d495;
  tUInt8 DEF_d2e_data_0_325_BIT_0_326_EQ_eEpoch_327___d1328;
  tUInt8 DEF_d2e_data_0_325_BITS_230_TO_227___d1344;
  tUInt8 DEF_d2e_data_0_325_BITS_223_TO_221___d1348;
  tUInt8 DEF_cnt1__h18410;
  tUInt8 DEF_d2e_data_0_325_BIT_98___d1346;
  tUInt8 DEF_IF_d2e_data_0_325_BITS_230_TO_227_344_EQ_9_345_ETC___d1394;
  tUInt8 DEF_cnt1__h26656;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98_OR__ETC___d792;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98_ETC___d802;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98_OR__ETC___d728;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_NOT_mmm_data_ETC___d233;
  tUInt8 DEF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_lat_0_ETC___d688;
  tUWide DEF_m2w_data_0___d1781;
  tUWide DEF_e2m_data_0___d1592;
  tUWide DEF_mmm_data_0_rl___d226;
  tUWide DEF_mmm_data_0_lat_0_wget____d224;
  tUWide DEF_d2e_data_0___d1325;
  tUWide DEF_f2d_data_0___d696;
  tUInt8 DEF_condFlag___d1352;
  tUInt8 DEF_upd__h64111;
  tUInt8 DEF_upd__h62734;
  tUInt8 DEF_upd__h62420;
  tUInt8 DEF_upd__h59542;
  tUInt8 DEF_upd__h54974;
  tUInt8 DEF_upd__h54660;
  tUInt8 DEF_upd__h55392;
  tUInt8 DEF_upd__h44960;
  tUInt8 DEF_upd__h44646;
  tUInt8 DEF_upd__h38764;
  tUInt8 DEF_upd__h38295;
  tUInt8 DEF_upd__h37981;
  tUInt8 DEF_upd__h44199;
  tUInt8 DEF_upd__h57046;
  tUInt8 DEF_upd__h44132;
  tUInt8 DEF_upd__h64575;
  tUInt8 DEF_upd__h66339;
  tUInt8 DEF_upd__h66397;
  tUInt8 DEF_upd__h53402;
  tUInt8 DEF_upd__h60148;
  tUInt8 DEF_upd__h53335;
  tUInt8 DEF_upd__h36403;
  tUInt8 DEF_upd__h53872;
  tUInt8 DEF_upd__h41796;
  tUInt8 DEF_upd__h61724;
  tUInt8 DEF_upd__h39868;
  tUInt8 DEF_upd__h61059;
  tUInt8 DEF_upd__h43000;
  tUInt8 DEF_upd__h57992;
  tUInt8 DEF_m2w_deqP_dummy2_1__h62702;
  tUInt8 DEF_m2w_deqP_dummy2_0__h64147;
  tUInt8 DEF_m2w_enqP_dummy2_1__h62540;
  tUInt8 DEF_m2w_enqP_dummy2_0__h62527;
  tUInt8 DEF_e2m_deqP_dummy2_1__h54942;
  tUInt8 DEF_e2m_deqP_dummy2_0__h59578;
  tUInt8 DEF_e2m_enqP_dummy2_1__h54780;
  tUInt8 DEF_e2m_enqP_dummy2_0__h54767;
  tUInt8 DEF_d2e_deqP_dummy2_1__h44928;
  tUInt8 DEF_d2e_deqP_dummy2_0__h55428;
  tUInt8 DEF_d2e_enqP_dummy2_1__h44766;
  tUInt8 DEF_d2e_enqP_dummy2_0__h44753;
  tUInt8 DEF_f2d_deqP_dummy2_1__h38263;
  tUInt8 DEF_f2d_deqP_dummy2_0__h38800;
  tUInt8 DEF_f2d_enqP_dummy2_1__h38101;
  tUInt8 DEF_f2d_enqP_dummy2_0__h38088;
  tUInt8 DEF_mmm_deqP_dummy2_1__h44319;
  tUInt8 DEF_mmm_deqP_dummy2_0__h44306;
  tUInt8 DEF_mmm_enqP_dummy2_1__h44100;
  tUInt8 DEF_mmm_enqP_dummy2_0__h57082;
  tUInt8 DEF_mmm_data_0_dummy2_1__h49611;
  tUInt8 DEF_mmm_data_0_lat_0_whas____d223;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h64695;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h64682;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h66365;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h64501;
  tUInt8 DEF_memRedirect_deqP_dummy2_1__h53522;
  tUInt8 DEF_memRedirect_deqP_dummy2_0__h53509;
  tUInt8 DEF_memRedirect_enqP_dummy2_1__h53303;
  tUInt8 DEF_memRedirect_enqP_dummy2_0__h60184;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h36523;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h36510;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h36304;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h53908;
  tUInt8 DEF_m4m_deqP_dummy2_1__h41916;
  tUInt8 DEF_m4m_deqP_dummy2_0__h41903;
  tUInt8 DEF_m4m_enqP_dummy2_1__h41697;
  tUInt8 DEF_m4m_enqP_dummy2_0__h61760;
  tUInt8 DEF_e4m_deqP_dummy2_1__h39988;
  tUInt8 DEF_e4m_deqP_dummy2_0__h39975;
  tUInt8 DEF_e4m_enqP_dummy2_1__h39769;
  tUInt8 DEF_e4m_enqP_dummy2_0__h61095;
  tUInt8 DEF_e4e_deqP_dummy2_1__h43120;
  tUInt8 DEF_e4e_deqP_dummy2_0__h43107;
  tUInt8 DEF_e4e_enqP_dummy2_1__h42901;
  tUInt8 DEF_e4e_enqP_dummy2_0__h58028;
  tUInt8 DEF_eEpoch__h53834;
  tUInt32 DEF_valP__h55625;
  tUInt32 DEF_d2e_data_0_325_BITS_97_TO_66___d1395;
  tUInt8 DEF_e2m_data_0_592_BITS_282_TO_279___d1609;
  tUInt8 DEF_iCode__h38942;
  tUInt8 DEF_fCode__h38943;
  tUInt8 DEF_regA__h38944;
  tUInt8 DEF_regB__h38945;
  tUInt8 DEF_m2w_data_0_781_BIT_283___d1782;
  tUInt8 DEF_e2m_data_0_592_BIT_283___d1593;
  tUInt8 DEF_mmm_data_0_rl_26_BIT_283___d227;
  tUInt8 DEF_mmm_data_0_rl_26_BIT_272___d259;
  tUInt8 DEF_mmm_data_0_rl_26_BIT_271___d750;
  tUInt8 DEF_mmm_data_0_lat_0_wget__24_BIT_283___d225;
  tUInt8 DEF_mmm_data_0_lat_0_wget__24_BIT_272___d258;
  tUInt8 DEF_mmm_data_0_lat_0_wget__24_BIT_271___d749;
  tUInt8 DEF_condFlag_352_BIT_2___d1354;
  tUInt8 DEF_condFlag_352_BIT_1___d1359;
  tUInt8 DEF_condFlag_352_BIT_0___d1353;
  tUInt8 DEF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_me_ETC___d1324;
  tUInt8 DEF_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_data_0__ETC___d1611;
  tUInt32 DEF_IF_IF_d2e_data_0_325_BITS_230_TO_227_344_EQ_9__ETC___d1399;
  tUInt32 DEF_IF_d2e_data_0_325_BITS_230_TO_227_344_EQ_9_345_ETC___d1398;
  tUInt8 DEF_d2e_data_0_325_BITS_223_TO_221_348_EQ_0_349_OR_ETC___d1391;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98_OR__ETC___d700;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b111___d709;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1000_14__ETC___d716;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1001___d715;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1100___d717;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1000___d714;
  tUInt8 DEF_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_data_0__ETC___d1610;
  tUInt8 DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b100_0_ETC___d812;
  tUInt8 DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b100_0_ETC___d779;
  tUInt8 DEF_f2d_data_0_96_BITS_108_TO_105_57_EQ_0b0___d758;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b11___d701;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b101___d704;
  tUInt8 DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1001__ETC___d776;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1011___d712;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1010___d710;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b110___d707;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b10___d705;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b100___d702;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0___d698;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d771;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_THEN_IF_mmm_data_0_l_ETC___d770;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d690;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_THEN_IF_mmm_data_0_l_ETC___d689;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_mmm_data_0_l_ETC___d769;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_mmm_data_0_l_ETC___d238;
  tUInt8 DEF_y__h64728;
  tUInt8 DEF_x__h64727;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__08_THEN_statR_ETC___d211;
  tUInt8 DEF_n__read__h64110;
  tUInt8 DEF_n__read__h60147;
  tUInt8 DEF_n__read__h61723;
  tUInt8 DEF_n__read__h61058;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__80_THEN_m2w_deqP_lat_0_ETC___d483;
  tUInt8 DEF_x__h62772;
  tUInt8 DEF_n__read__h59541;
  tUInt8 DEF_n__read__h53871;
  tUInt8 DEF_n__read__h57991;
  tUInt8 DEF_n__read__h57045;
  tUInt8 DEF_y__h53555;
  tUInt8 DEF_n__read__h53201;
  tUInt8 DEF_IF_memRedirect_enqP_lat_0_whas__87_THEN_memRed_ETC___d190;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__66_THEN_e2m_deqP_lat_0_ETC___d469;
  tUInt8 DEF_x__h55012;
  tUInt8 DEF_n__read__h55391;
  tUInt8 DEF_y__h43153;
  tUInt8 DEF_y__h41949;
  tUInt8 DEF_y__h40021;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__52_THEN_d2e_deqP_lat_0_ETC___d455;
  tUInt8 DEF_x__h44998;
  tUInt8 DEF_y__h44352;
  tUInt8 DEF_n__read__h43998;
  tUInt8 DEF_IF_mmm_enqP_lat_0_whas__17_THEN_mmm_enqP_lat_0_ETC___d420;
  tUInt8 DEF_n__read__h38763;
  tUInt8 DEF_y__h36556;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__38_THEN_f2d_deqP_lat_0_ETC___d441;
  tUInt8 DEF_x__h38333;
  tUInt8 DEF_NOT_d2e_data_0_325_BIT_98_346___d1379;
  tUInt8 DEF_IF_d2e_data_0_325_BITS_230_TO_227_344_EQ_9_345_ETC___d1377;
  tUInt8 DEF_d2e_data_0_325_BITS_230_TO_227_344_EQ_10___d1374;
  tUInt8 DEF_IF_d2e_data_0_325_BITS_223_TO_221_348_EQ_1_351_ETC___d1390;
  tUInt8 DEF_NOT_condFlag_352_BIT_0_353_380_AND_condFlag_35_ETC___d1381;
  tUInt8 DEF_IF_d2e_data_0_325_BITS_223_TO_221_348_EQ_1_351_ETC___d1371;
  tUInt8 DEF_condFlag_352_BIT_0_353_OR_NOT_condFlag_352_BIT_ETC___d1356;
  tUInt8 DEF_NOT_condFlag_352_BIT_2_354___d1355;
  tUInt8 DEF_condFlag_352_BIT_1_359_AND_NOT_condFlag_352_BI_ETC___d1382;
  tUInt8 DEF_NOT_condFlag_352_BIT_1_359_360_OR_condFlag_352_ETC___d1361;
  tUInt8 DEF_NOT_condFlag_352_BIT_1_359_360_AND_NOT_condFla_ETC___d1384;
  tUInt8 DEF_condFlag_352_BIT_1_359_OR_condFlag_352_BIT_2_354___d1365;
  tUInt8 DEF_IF_IF_mmm_enqP_dummy2_1_67_THEN_IF_mmm_enqP_la_ETC___d676;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1001_15___d755;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1100_17___d718;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1000_14___d754;
  tUInt8 DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1000__ETC___d738;
  tUInt8 DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1000__ETC___d719;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_THEN_IF_mmm_data_0_l_ETC___d752;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_mmm_data_0_l_ETC___d751;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_NOT_mmm_data_ETC___d265;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_mmm_data_0_l_ETC___d260;
  tUInt8 DEF_IF_mmm_data_0_lat_0_whas__23_THEN_mmm_data_0_l_ETC___d228;
  tUInt8 DEF_d2e_data_0_325_BITS_220_TO_189_378_EQ_IF_IF_d2_ETC___d1400;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d780;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d813;
  tUInt8 DEF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1___d699;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d692;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d691;
  tUInt8 DEF_d2e_data_0_325_BITS_223_TO_221_348_EQ_0___d1349;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b100__ETC___d765;
  tUInt8 DEF_IF_mmm_data_0_dummy2_1_87_AND_IF_mmm_data_0_la_ETC___d766;
  tUInt8 DEF_NOT_m2w_data_0_781_BIT_283_782___d1783;
  tUInt8 DEF_NOT_e2m_data_0_592_BIT_283_593___d1594;
  tUInt8 DEF_NOT_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_dat_ETC___d1612;
  tUInt8 DEF_NOT_d2e_data_0_325_BITS_223_TO_221_348_EQ_0_34_ETC___d1372;
  tUInt8 DEF_NOT_condFlag_352_BIT_1_359___d1360;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98_ETC___d747;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_108_TO_105_57_EQ_0b0_58___d759;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1000_ETC___d756;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98_ETC___d734;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1_99___d733;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b11_01___d735;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b100_02___d703;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b101_04___d736;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b10_05___d706;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1011_12___d713;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b111_09___d737;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98___d732;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b110_07___d708;
  tUInt8 DEF_NOT_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b1010_10___d711;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_e4e_data_0_lat_0_whas_THEN_NOT_e4e_data_0_l_ETC___d14;
  tUInt8 DEF_IF_e4e_data_0_lat_0_whas_THEN_NOT_e4e_data_0_l_ETC___d30;
  tUInt8 DEF_IF_m4m_data_0_lat_0_whas__08_THEN_NOT_m4m_data_ETC___d118;
  tUInt8 DEF_IF_m4m_data_0_lat_0_whas__08_THEN_NOT_m4m_data_ETC___d134;
  tUInt8 DEF_IF_e4m_data_0_lat_0_whas__6_THEN_NOT_e4m_data__ETC___d66;
  tUInt8 DEF_IF_e4m_data_0_lat_0_whas__6_THEN_NOT_e4m_data__ETC___d82;
  tUInt8 DEF_IF_e4e_data_0_lat_0_whas_THEN_e4e_data_0_lat_0_ETC___d9;
  tUInt8 DEF_IF_m4m_data_0_lat_0_whas__08_THEN_m4m_data_0_l_ETC___d113;
  tUInt8 DEF_IF_e4m_data_0_lat_0_whas__6_THEN_e4m_data_0_la_ETC___d61;
  tUWide DEF_mmm_data_0_lat_1_wget____d221;
  tUInt64 DEF_m4m_data_0_rl___d111;
  tUInt64 DEF_m4m_data_0_lat_0_wget____d109;
  tUInt64 DEF_e4m_data_0_rl___d59;
  tUInt64 DEF_e4m_data_0_lat_0_wget____d57;
  tUInt64 DEF_e4e_data_0_rl___d7;
  tUInt64 DEF_e4e_data_0_lat_0_wget____d5;
  tUInt32 DEF_upd__h54377;
  tUInt32 DEF_upd__h54510;
  tUInt32 DEF_upd__h36989;
  tUInt32 DEF_upd__h37122;
  tUInt8 DEF_statRedirect_data_0_rl__h19576;
  tUInt8 DEF_upd__h36336;
  tUInt8 DEF_upd__h41729;
  tUInt8 DEF_upd__h39801;
  tUInt8 DEF_upd__h42933;
  tUInt8 DEF_m4m_data_0_lat_0_whas____d108;
  tUInt8 DEF_e4m_data_0_lat_0_whas____d56;
  tUInt8 DEF_e4e_data_0_lat_0_whas____d4;
  tUInt32 DEF_x__h9391;
  tUInt32 DEF_x__h9388;
  tUInt32 DEF_x__h5665;
  tUInt32 DEF_x__h5662;
  tUInt32 DEF_x__h1939;
  tUInt32 DEF_x__h1936;
  tUInt8 DEF_m4m_data_0_rl_11_BIT_38___d112;
  tUInt8 DEF_m4m_data_0_rl_11_BIT_32___d128;
  tUInt8 DEF_m4m_data_0_lat_0_wget__09_BIT_38___d110;
  tUInt8 DEF_m4m_data_0_lat_0_wget__09_BIT_32___d127;
  tUInt8 DEF_e4m_data_0_rl_9_BIT_38___d60;
  tUInt8 DEF_e4m_data_0_rl_9_BIT_32___d76;
  tUInt8 DEF_e4m_data_0_lat_0_wget__7_BIT_38___d58;
  tUInt8 DEF_e4m_data_0_lat_0_wget__7_BIT_32___d75;
  tUInt8 DEF_e4e_data_0_rl_BIT_38___d8;
  tUInt8 DEF_e4e_data_0_rl_BIT_32___d24;
  tUInt8 DEF_e4e_data_0_lat_0_wget_BIT_38___d6;
  tUInt8 DEF_e4e_data_0_lat_0_wget_BIT_32___d23;
  tUWide DEF_IF_IF_mmm_data_0_lat_1_whas__20_THEN_NOT_mmm_d_ETC___d413;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_56_CO_ETC___d402;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d412;
  tUWide DEF_IF_e2m_data_0_592_BIT_283_593_THEN_IF_e2m_data_ETC___d1715;
  tUWide DEF_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_data_0__ETC___d1705;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_706_C_ETC___d1714;
  tUInt32 DEF_IF_memRedirect_data_0_lat_0_whas__80_THEN_memR_ETC___d183;
  tUInt32 DEF_IF_e4e_data_0_lat_0_whas_THEN_e4e_data_0_lat_0_ETC___d35;
  tUInt32 DEF_IF_m4m_data_0_lat_0_whas__08_THEN_m4m_data_0_l_ETC___d139;
  tUInt32 DEF_IF_e4m_data_0_lat_0_whas__6_THEN_e4m_data_0_la_ETC___d87;
  tUInt32 DEF_IF_execRedirect_data_0_lat_0_whas__59_THEN_exe_ETC___d162;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__01_THEN_sta_ETC___d204;
  tUInt8 DEF_IF_e4e_enqP_lat_0_whas__1_THEN_e4e_enqP_lat_0__ETC___d44;
  tUInt8 DEF_IF_m4m_enqP_lat_0_whas__45_THEN_m4m_enqP_lat_0_ETC___d148;
  tUInt8 DEF_IF_e4m_enqP_lat_0_whas__3_THEN_e4m_enqP_lat_0__ETC___d96;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__66_THEN_execR_ETC___d169;
  tUInt8 DEF_IF_m4m_data_0_lat_0_whas__08_THEN_m4m_data_0_l_ETC___d129;
  tUInt8 DEF_IF_e4m_data_0_lat_0_whas__6_THEN_e4m_data_0_la_ETC___d77;
  tUInt8 DEF_IF_e4e_data_0_lat_0_whas_THEN_e4e_data_0_lat_0_ETC___d25;
  tUWide DEF__1_CONCAT_d2e_data_0_325_BITS_230_TO_227_344_CO_ETC___d1563;
  tUWide DEF_NOT_d2e_data_0_325_BITS_230_TO_227_344_EQ_5_42_ETC___d1562;
  tUWide DEF_e2m_data_0_592_BIT_283_593_CONCAT_IF_e2m_data__ETC___d1716;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d414;
  tUWide DEF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_me_ETC___d1542;
  tUWide DEF_IF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_ETC___d1541;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d401;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1713;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d411;
  tUWide DEF__0_OR_e2m_data_0_592_BIT_272_636_637_CONCAT_IF__ETC___d1704;
  tUWide DEF_IF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_ETC___d1540;
  tUWide DEF_NOT_d2e_data_0_325_BITS_226_TO_224_444_EQ_0_44_ETC___d1561;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1712;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d400;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d410;
  tUWide DEF__0_OR_e2m_data_0_592_BIT_233_647_648_CONCAT_IF__ETC___d1703;
  tUWide DEF_IF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_ETC___d1539;
  tUWide DEF_d2e_data_0_325_BIT_98_346_CONCAT_IF_d2e_data_0_ETC___d1560;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d399;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1711;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d409;
  tUWide DEF_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_data_0__ETC___d1702;
  tUWide DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98__ETC___d1289;
  tUWide DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98__ETC___d1287;
  tUWide DEF_IF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_ETC___d1538;
  tUWide DEF_d2e_data_0_325_BITS_220_TO_189_378_CONCAT_IF_d_ETC___d1559;
  tUWide DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98__ETC___d1286;
  tUWide DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98__ETC___d1285;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1710;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d398;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d408;
  tUWide DEF_e2m_data_0_592_BITS_102_TO_98_682_CONCAT_IF_e2_ETC___d1701;
  tUWide DEF_IF_f2d_data_0_96_BITS_112_TO_109_97_EQ_0b0_98__ETC___d1284;
  tUWide DEF_IF_IF_IF_e4e_enqP_dummy2_1_39_THEN_IF_e4e_enqP_ETC___d1283;
  tUWide DEF_IF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_ETC___d1537;
  tUWide DEF_d2e_data_0_325_BITS_223_TO_221_348_EQ_0_349_OR_ETC___d1558;
  tUWide DEF_iMem_req_IF_IF_IF_execRedirect_enqP_dummy2_1_0_ETC___d658;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d1709;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d397;
  tUWide DEF_IF_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_data_ETC___d1700;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d407;
  tUWide DEF_IF_IF_IF_memRedirect_enqP_dummy2_1_315_THEN_IF_ETC___d1536;
  tUWide DEF_IF_d2e_data_0_325_BITS_230_TO_227_344_EQ_4_460_ETC___d1557;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d396;
  tUWide DEF_IF_mmm_data_0_lat_1_whas__20_THEN_mmm_data_0_l_ETC___d406;
  tUWide DEF_NOT_IF_e2m_data_0_592_BIT_283_593_THEN_e2m_dat_ETC___d1737;
 
 /* Rules */
 public:
  void RL_e4e_data_0_canon();
  void RL_e4e_enqP_canon();
  void RL_e4e_deqP_canon();
  void RL_e4m_data_0_canon();
  void RL_e4m_enqP_canon();
  void RL_e4m_deqP_canon();
  void RL_m4m_data_0_canon();
  void RL_m4m_enqP_canon();
  void RL_m4m_deqP_canon();
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_memRedirect_data_0_canon();
  void RL_memRedirect_enqP_canon();
  void RL_memRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_mmm_data_0_canon();
  void RL_mmm_enqP_canon();
  void RL_mmm_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
