git clone --depth 1 --no-tags https://github.com/Snehadeep-Gayen/CS2610_Computer_Architecture_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/597834780
git clone --depth 1 --no-tags https://github.com/chihyeong-an/AI_accelerator_2022.git f:/verilog_sva_gh_scraper/data/full_repos/597963649
git clone --depth 1 --no-tags https://github.com/madanikhah/Power_calculation_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/599215098
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/verilog-regfile.git f:/verilog_sva_gh_scraper/data/full_repos/599323867
git clone --depth 1 --no-tags https://github.com/KereMath/Lab-Entrance-System.git f:/verilog_sva_gh_scraper/data/full_repos/599725550
git clone --depth 1 --no-tags https://github.com/Emekaony/Verilog-Stuff.git f:/verilog_sva_gh_scraper/data/full_repos/601381312
git clone --depth 1 --no-tags https://github.com/connor1048/Hamming_Test.git f:/verilog_sva_gh_scraper/data/full_repos/601762055
git clone --depth 1 --no-tags https://github.com/sicajc/image_conv_area_optimized.git f:/verilog_sva_gh_scraper/data/full_repos/598545239
git clone --depth 1 --no-tags https://github.com/wu1564/IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/599060261
git clone --depth 1 --no-tags https://github.com/Rachit-0107/CompArch-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/599952868
git clone --depth 1 --no-tags https://github.com/alikhm0/exp-codes.git f:/verilog_sva_gh_scraper/data/full_repos/601171199
git clone --depth 1 --no-tags https://github.com/JessikaSalinas/ECE3700.git f:/verilog_sva_gh_scraper/data/full_repos/602347297
git clone --depth 1 --no-tags https://github.com/Winxkin/source_Noc_prj.git f:/verilog_sva_gh_scraper/data/full_repos/600352049
git clone --depth 1 --no-tags https://github.com/HHuive/Seven-segment-nixie-tube.git f:/verilog_sva_gh_scraper/data/full_repos/603967020
git clone --depth 1 --no-tags https://github.com/eq81004653/NSYSU_lab_cutting.git f:/verilog_sva_gh_scraper/data/full_repos/603332356
git clone --depth 1 --no-tags https://github.com/kirolossedra/DMA-Model.git f:/verilog_sva_gh_scraper/data/full_repos/603763937
git clone --depth 1 --no-tags https://github.com/Engeneros/RingsS.git f:/verilog_sva_gh_scraper/data/full_repos/603720764
git clone --depth 1 --no-tags https://github.com/xyMerlinxy/Noekeon_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604144444
git clone --depth 1 --no-tags https://github.com/AviralK98/SequenceDetectorLock.git f:/verilog_sva_gh_scraper/data/full_repos/604142920
git clone --depth 1 --no-tags https://github.com/Neriman-4234/FPA.git f:/verilog_sva_gh_scraper/data/full_repos/604127930
git clone --depth 1 --no-tags https://github.com/tunabaris/FPGA-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/603441092
git clone --depth 1 --no-tags https://github.com/imoghul/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/600905218
git clone --depth 1 --no-tags https://github.com/cheee123/mini-game-on-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/603279183
git clone --depth 1 --no-tags https://github.com/InfinitIC123/e203_7010.git f:/verilog_sva_gh_scraper/data/full_repos/598660668
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/UberDDR3.git f:/verilog_sva_gh_scraper/data/full_repos/608616106
git clone --depth 1 --no-tags https://github.com/MiSTeX-devel/MiSTeX-ports.git f:/verilog_sva_gh_scraper/data/full_repos/609452923
git clone --depth 1 --no-tags https://github.com/M17-Project/OpenHT-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/605049065
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-soc.git f:/verilog_sva_gh_scraper/data/full_repos/605338337
git clone --depth 1 --no-tags https://github.com/JAYRAM711/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/605229391
git clone --depth 1 --no-tags https://github.com/Mecrisp/Nandland-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/605259950
git clone --depth 1 --no-tags https://github.com/rooinasuit/AXI_to_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/605158414
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Digital-Logic-Design-Lab-Experiments-S2023.git f:/verilog_sva_gh_scraper/data/full_repos/608322799
git clone --depth 1 --no-tags https://github.com/lvzhengde/tsn-soc.git f:/verilog_sva_gh_scraper/data/full_repos/606709804
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Computer-Architecture-Course-Projects-S2023.git f:/verilog_sva_gh_scraper/data/full_repos/605057026
git clone --depth 1 --no-tags https://github.com/ChayCai/HierCGRA.git f:/verilog_sva_gh_scraper/data/full_repos/610145134
git clone --depth 1 --no-tags https://github.com/lightside-instruments/gpib4pi.git f:/verilog_sva_gh_scraper/data/full_repos/611954038
git clone --depth 1 --no-tags https://github.com/ZAHEER-11/100-DAYS-OF-RTL-CHALLENGE.git f:/verilog_sva_gh_scraper/data/full_repos/605628530
git clone --depth 1 --no-tags https://github.com/peacekeeper228/multi-core-processor.git f:/verilog_sva_gh_scraper/data/full_repos/610480344
git clone --depth 1 --no-tags https://github.com/rahulk29/sram22_sky130_macros.git f:/verilog_sva_gh_scraper/data/full_repos/605239956
git clone --depth 1 --no-tags https://github.com/chenwei0129/Systolic_Array_Based_on_Matrix_Multiplication_for_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/611357286
git clone --depth 1 --no-tags https://github.com/govardhnn/RISC_V_Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/609971844
git clone --depth 1 --no-tags https://github.com/cyberchrime/farts.git f:/verilog_sva_gh_scraper/data/full_repos/607402714
git clone --depth 1 --no-tags https://github.com/hdl-eda/digital-ic-design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/609781133
git clone --depth 1 --no-tags https://github.com/ashok8367/verilog-mini_projects.git f:/verilog_sva_gh_scraper/data/full_repos/611858307
git clone --depth 1 --no-tags https://github.com/pontarelli/Basys3simulator.git f:/verilog_sva_gh_scraper/data/full_repos/607297930
git clone --depth 1 --no-tags https://github.com/mateuseap/ihs-project.git f:/verilog_sva_gh_scraper/data/full_repos/607840012
git clone --depth 1 --no-tags https://github.com/Jefferyy-Peng/AXI_DMA_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/607053021
git clone --depth 1 --no-tags https://github.com/DemonS9/CNN-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/607154204
git clone --depth 1 --no-tags https://github.com/zhaohaisun/Circuits-and-Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/607770118
git clone --depth 1 --no-tags https://github.com/zhaojiagong/juanjiDemo.git f:/verilog_sva_gh_scraper/data/full_repos/607515036
git clone --depth 1 --no-tags https://github.com/yyc001/xrg.git f:/verilog_sva_gh_scraper/data/full_repos/605530977
git clone --depth 1 --no-tags https://github.com/whensungoesdown/axi_sram_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/606711275
git clone --depth 1 --no-tags https://github.com/FrenzyExists/Computer-Architecture-Project-SPARC.git f:/verilog_sva_gh_scraper/data/full_repos/607061441
git clone --depth 1 --no-tags https://github.com/at-sudipta/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/608980478
git clone --depth 1 --no-tags https://github.com/HaoLiuuu/ldpc_gf257_4x24_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/605160230
git clone --depth 1 --no-tags https://github.com/thewonderidiot/lvdc_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/606510531
git clone --depth 1 --no-tags https://github.com/MongooseOrion/FPGA-Image-Recognition.git f:/verilog_sva_gh_scraper/data/full_repos/608630715
git clone --depth 1 --no-tags https://github.com/geekboi777/5_Stage_Pipeline_RISCV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/609857740
git clone --depth 1 --no-tags https://github.com/cmy76/verilog_fft.git f:/verilog_sva_gh_scraper/data/full_repos/610362363
git clone --depth 1 --no-tags https://github.com/ZPilot/Agat-9.git f:/verilog_sva_gh_scraper/data/full_repos/607405111
git clone --depth 1 --no-tags https://github.com/kulya97/FPGA_ETH_UDP.git f:/verilog_sva_gh_scraper/data/full_repos/604748787
git clone --depth 1 --no-tags https://github.com/Hari545543/RISC-V-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/608213797
git clone --depth 1 --no-tags https://github.com/rafikghaly/ATM-based-Bank-System.git f:/verilog_sva_gh_scraper/data/full_repos/610303062
git clone --depth 1 --no-tags https://github.com/cicero884/DIC_2023.git f:/verilog_sva_gh_scraper/data/full_repos/610583582
git clone --depth 1 --no-tags https://github.com/weichang12345/LZ77-Compression-Algorithm-ELA-Interpolation.git f:/verilog_sva_gh_scraper/data/full_repos/608664247
git clone --depth 1 --no-tags https://github.com/alanreyes28/INEL4215_SPARC8.git f:/verilog_sva_gh_scraper/data/full_repos/607924620
git clone --depth 1 --no-tags https://github.com/tdiep213/552Project.git f:/verilog_sva_gh_scraper/data/full_repos/604418793
git clone --depth 1 --no-tags https://github.com/OccupyMars2025/Computer-Organization-and-Design-The-Hardware-Software-Interface-RISC-V-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/611631067
git clone --depth 1 --no-tags https://github.com/mxwlc/infoproc-2023-group-2.git f:/verilog_sva_gh_scraper/data/full_repos/607677320
git clone --depth 1 --no-tags https://github.com/mzsqr/emulation.git f:/verilog_sva_gh_scraper/data/full_repos/609483969
git clone --depth 1 --no-tags https://github.com/krishnakumarbhat/RoundRobinArbiter.git f:/verilog_sva_gh_scraper/data/full_repos/606297445
git clone --depth 1 --no-tags https://github.com/Mahmoud8Saied/AXI-protocol-Interconnect-Design-and-Implementation-.git f:/verilog_sva_gh_scraper/data/full_repos/611201272
git clone --depth 1 --no-tags https://github.com/weidingliu/ProjectCPU.git f:/verilog_sva_gh_scraper/data/full_repos/609883248
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Scripting-for-vivado-Automation.git f:/verilog_sva_gh_scraper/data/full_repos/606085187
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Adaptive-Thresholding-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/608541126
git clone --depth 1 --no-tags https://github.com/ajtadeo/FPGA-Electric-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/608817038
git clone --depth 1 --no-tags https://github.com/DDDSSSTTT/ECE260B_project.git f:/verilog_sva_gh_scraper/data/full_repos/611111204
git clone --depth 1 --no-tags https://github.com/Navneetjr/VLSIVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/607108569
git clone --depth 1 --no-tags https://github.com/zongqing0068/Principles-of-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/607144136
git clone --depth 1 --no-tags https://github.com/saadulkh/microprocessor-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/609499507
git clone --depth 1 --no-tags https://github.com/DouyaBula/SimpleMIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/611032572
git clone --depth 1 --no-tags https://github.com/Smith-xuan/UCAS-CA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/604619982
git clone --depth 1 --no-tags https://github.com/pplulee/UoM_stump.git f:/verilog_sva_gh_scraper/data/full_repos/610402337
git clone --depth 1 --no-tags https://github.com/hiremathpriyag/UART_Project.git f:/verilog_sva_gh_scraper/data/full_repos/609065092
git clone --depth 1 --no-tags https://github.com/AKhaled47/Asynchronus-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/609276450
git clone --depth 1 --no-tags https://github.com/noorgme/AWS-FPGA-PyGame-Cloud-Embedded-System-Project.git f:/verilog_sva_gh_scraper/data/full_repos/609635162
git clone --depth 1 --no-tags https://github.com/zznjupt/ECC.git f:/verilog_sva_gh_scraper/data/full_repos/608027181
git clone --depth 1 --no-tags https://github.com/Ineso1/VerilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/606176857
git clone --depth 1 --no-tags https://github.com/mortazavian/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/605938705
git clone --depth 1 --no-tags https://github.com/Cambrian34/Cs-385-Semester-Project.git f:/verilog_sva_gh_scraper/data/full_repos/606153783
git clone --depth 1 --no-tags https://github.com/oriod-malo/My-Custom-CPU-ISA-Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/611373236
git clone --depth 1 --no-tags https://github.com/Raluca14/Hiding-secrets.git f:/verilog_sva_gh_scraper/data/full_repos/610393224
git clone --depth 1 --no-tags https://github.com/ishwo0/Microwave-Project.git f:/verilog_sva_gh_scraper/data/full_repos/609351719
git clone --depth 1 --no-tags https://github.com/wilso822/HDLBits-Building-Larger-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/608884132
git clone --depth 1 --no-tags https://github.com/ProxyPlayerHD/65816_SBC_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/611394230
git clone --depth 1 --no-tags https://github.com/xiaotianbc/tang-nano-9K-oss-example.git f:/verilog_sva_gh_scraper/data/full_repos/605714910
git clone --depth 1 --no-tags https://github.com/nikitasigh/ripple_carry_adder.git f:/verilog_sva_gh_scraper/data/full_repos/606487991
git clone --depth 1 --no-tags https://github.com/waseemnabi08/16-bit-processor-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/607697995
git clone --depth 1 --no-tags https://github.com/agentdavidjoseph/caravel-PDK-template.git f:/verilog_sva_gh_scraper/data/full_repos/609195298
git clone --depth 1 --no-tags https://github.com/nikitasigh/8_bit_mac.git f:/verilog_sva_gh_scraper/data/full_repos/606496792
