static int F_1 ( int * V_1 )\r\n{\r\nT_1 V_2 ;\r\nif ( V_3 . V_4 || V_3 . V_5 )\r\nreturn 0 ;\r\nif ( V_6 . V_7 != V_8 )\r\nreturn 0 ;\r\nif ( ! F_2 ( V_9 ) || F_3 () < 6 )\r\nreturn 0 ;\r\nF_4 ( V_10 , V_2 ) ;\r\n* V_1 = F_5 ( unsigned , V_11 , V_2 & 0xff ) ;\r\nreturn ! ! ( V_2 & V_12 ) ;\r\n}\r\nstatic bool F_6 ( void )\r\n{\r\nT_1 V_13 ;\r\nif ( V_3 . V_14 )\r\nreturn false ;\r\nF_4 ( V_10 , V_13 ) ;\r\nif ( ( V_13 & ( V_15 | V_16 ) ) !=\r\n( V_15 | V_16 ) )\r\nreturn false ;\r\nF_4 ( V_17 , V_13 ) ;\r\nif ( ( V_13 & ( V_18 | V_19 ) ) ==\r\n( V_18 | V_19 ) )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nbool F_7 ( void )\r\n{\r\nif ( F_8 ( V_20 ) == V_21 )\r\nreturn false ;\r\nif ( F_9 ( 0 , F_10 ( & V_22 ) ) )\r\nF_11 ( V_23 , V_24 ) ;\r\nelse\r\nF_12 ( V_23 ) ;\r\nreturn true ;\r\n}\r\nvoid F_13 ( unsigned long V_25 )\r\n{\r\nif ( F_14 ( V_20 , V_25 ) == V_26 )\r\nF_15 ( & V_27 ) ;\r\nF_14 ( V_20 , V_25 ) = V_21 ;\r\n}\r\nstatic void F_16 ( bool V_28 )\r\n{\r\nunsigned long V_29 , * V_30 ;\r\nint V_31 ;\r\nT_1 V_32 ;\r\nF_17 ( & V_33 , V_29 ) ;\r\nV_30 = F_10 ( V_22 ) ;\r\nF_18 (bank, owned, MAX_NR_BANKS) {\r\nF_4 ( F_19 ( V_31 ) , V_32 ) ;\r\nif ( V_28 )\r\nV_32 |= V_34 ;\r\nelse\r\nV_32 &= ~ V_34 ;\r\nF_20 ( F_19 ( V_31 ) , V_32 ) ;\r\n}\r\nF_21 ( & V_33 , V_29 ) ;\r\n}\r\nunsigned long F_22 ( unsigned long V_35 )\r\n{\r\nif ( ( F_23 ( V_23 ) > 0 ) &&\r\n( F_8 ( V_20 ) == V_26 ) ) {\r\nF_24 () ;\r\nreturn V_36 ;\r\n}\r\nswitch ( F_8 ( V_20 ) ) {\r\ncase V_26 :\r\nF_25 ( V_20 , V_37 ) ;\r\nif ( ! F_26 ( 1 , & V_27 ) )\r\nF_27 ( L_1 ) ;\r\ncase V_37 :\r\nif ( ! F_28 ( & V_27 ) ) {\r\nF_25 ( V_20 , V_21 ) ;\r\nF_16 ( true ) ;\r\nF_29 () ;\r\n}\r\nreturn V_38 ;\r\ndefault:\r\nreturn V_35 ;\r\n}\r\n}\r\nstatic bool F_30 ( void )\r\n{\r\nunsigned int V_39 = F_8 ( V_40 ) ;\r\nunsigned long V_41 = F_8 ( V_42 ) ;\r\nunsigned long V_43 = V_44 ;\r\nint V_45 ;\r\nif ( F_8 ( V_20 ) != V_21 )\r\nreturn true ;\r\nif ( F_31 ( V_43 , V_41 + V_36 ) ) {\r\nV_39 ++ ;\r\n} else {\r\nV_39 = 1 ;\r\nF_25 ( V_42 , V_43 ) ;\r\n}\r\nF_25 ( V_40 , V_39 ) ;\r\nif ( V_39 <= V_46 )\r\nreturn false ;\r\nF_16 ( false ) ;\r\nF_25 ( V_20 , V_26 ) ;\r\nV_45 = F_32 ( 1 , & V_27 ) ;\r\nF_33 ( V_36 ) ;\r\nF_11 ( V_23 , V_24 ) ;\r\nif ( V_45 == 1 )\r\nF_27 ( L_2 ) ;\r\nreturn true ;\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nif ( F_30 () )\r\nreturn;\r\nF_9 ( V_47 , F_10 ( & V_22 ) ) ;\r\n}\r\nstatic void F_35 ( int V_1 )\r\n{\r\nunsigned long * V_30 = ( void * ) F_10 ( & V_22 ) ;\r\nunsigned long V_29 ;\r\nint V_48 ;\r\nint V_49 = 0 ;\r\nF_17 ( & V_33 , V_29 ) ;\r\nfor ( V_48 = 0 ; V_48 < V_1 ; V_48 ++ ) {\r\nT_1 V_32 ;\r\nint V_50 = 0 ;\r\nif ( F_36 ( V_48 , V_30 ) )\r\ncontinue;\r\nif ( F_36 ( V_48 , V_51 ) )\r\ncontinue;\r\nF_4 ( F_19 ( V_48 ) , V_32 ) ;\r\nif ( V_32 & V_34 ) {\r\nF_37 ( V_48 , V_30 ) ;\r\nF_38 ( V_48 , F_10 ( V_52 ) ) ;\r\ncontinue;\r\n}\r\nif ( ! V_3 . V_53 ) {\r\nV_32 &= ~ V_54 ;\r\nV_32 |= V_55 ;\r\n} else if ( ! ( V_32 & V_54 ) ) {\r\nV_50 = 1 ;\r\nV_32 |= V_55 ;\r\n}\r\nV_32 |= V_34 ;\r\nF_20 ( F_19 ( V_48 ) , V_32 ) ;\r\nF_4 ( F_19 ( V_48 ) , V_32 ) ;\r\nif ( V_32 & V_34 ) {\r\nF_39 ( V_48 , V_30 ) ;\r\nF_38 ( V_48 , F_10 ( V_52 ) ) ;\r\nif ( V_3 . V_53 && V_50 &&\r\n( V_32 & V_54 ) )\r\nV_49 = 1 ;\r\n} else {\r\nF_40 ( ! F_36 ( V_48 , F_10 ( V_52 ) ) ) ;\r\n}\r\n}\r\nF_21 ( & V_33 , V_29 ) ;\r\nif ( V_3 . V_53 && V_49 ) {\r\nF_41 (\r\nL_3 ) ;\r\nF_41 (\r\nL_4 ) ;\r\n}\r\n}\r\nvoid F_29 ( void )\r\n{\r\nunsigned long V_29 ;\r\nint V_1 ;\r\nif ( ! F_42 ( F_43 ( & V_56 ) ) || ! F_1 ( & V_1 ) )\r\nreturn;\r\nF_44 ( V_29 ) ;\r\nF_9 ( 0 , F_10 ( & V_22 ) ) ;\r\nF_45 ( V_29 ) ;\r\n}\r\nstatic void F_46 ( int V_31 )\r\n{\r\nT_1 V_32 ;\r\nif ( ! F_36 ( V_31 , F_10 ( V_22 ) ) )\r\nreturn;\r\nF_4 ( F_19 ( V_31 ) , V_32 ) ;\r\nV_32 &= ~ V_34 ;\r\nF_20 ( F_19 ( V_31 ) , V_32 ) ;\r\nF_38 ( V_31 , F_10 ( V_22 ) ) ;\r\n}\r\nvoid F_47 ( void )\r\n{\r\nunsigned long V_29 ;\r\nint V_48 ;\r\nint V_1 ;\r\nif ( ! F_1 ( & V_1 ) )\r\nreturn;\r\nF_17 ( & V_33 , V_29 ) ;\r\nfor ( V_48 = 0 ; V_48 < V_1 ; V_48 ++ )\r\nF_46 ( V_48 ) ;\r\nF_21 ( & V_33 , V_29 ) ;\r\n}\r\nstatic void F_48 ( void * V_57 )\r\n{\r\nint V_1 ;\r\nif ( F_1 ( & V_1 ) )\r\nF_35 ( V_1 ) ;\r\n}\r\nvoid F_49 ( void )\r\n{\r\nint V_1 ;\r\nif ( ! F_1 ( & V_1 ) )\r\nreturn;\r\nF_50 ( F_48 , NULL , 1 ) ;\r\n}\r\nvoid F_51 ( void )\r\n{\r\nint V_1 ;\r\nif ( F_1 ( & V_1 ) )\r\nF_35 ( V_1 ) ;\r\n}\r\nvoid F_52 ( int V_31 )\r\n{\r\nint V_1 ;\r\nunsigned long V_29 ;\r\nif ( ! F_1 ( & V_1 ) )\r\nreturn;\r\nF_17 ( & V_33 , V_29 ) ;\r\nF_46 ( V_31 ) ;\r\nF_21 ( & V_33 , V_29 ) ;\r\n}\r\nstatic void F_53 ( void )\r\n{\r\nint V_1 ;\r\nif ( ! F_1 ( & V_1 ) )\r\nreturn;\r\nV_58 = F_34 ;\r\nF_35 ( V_1 ) ;\r\nF_54 ( V_59 , V_60 | V_61 ) ;\r\nF_29 () ;\r\n}\r\nstatic void F_55 ( void )\r\n{\r\nT_1 V_32 ;\r\nif ( ! F_6 () )\r\nreturn;\r\nF_4 ( V_62 , V_32 ) ;\r\nif ( ! ( V_32 & V_63 ) )\r\nF_20 ( V_62 , V_32 | V_63 ) ;\r\n}\r\nstatic void F_56 ( void )\r\n{\r\nT_1 V_32 ;\r\nif ( ! F_6 () )\r\nreturn;\r\nF_4 ( V_62 , V_32 ) ;\r\nV_32 &= ~ V_63 ;\r\nF_20 ( V_62 , V_32 ) ;\r\n}\r\nstatic void F_57 ( struct V_64 * V_65 )\r\n{\r\nunsigned long long V_32 ;\r\nswitch ( V_65 -> V_66 ) {\r\ncase V_67 :\r\ncase V_68 :\r\ncase V_69 :\r\ncase V_70 :\r\ncase V_71 :\r\nif ( F_58 ( V_72 , & V_32 ) )\r\nreturn;\r\nif ( ( V_32 & 3UL ) == 1UL ) {\r\nreturn;\r\n}\r\nif ( ! ( V_32 & 3UL ) ) {\r\nF_59 ( V_72 , V_32 | 2UL ) ;\r\nF_58 ( V_72 , & V_32 ) ;\r\n}\r\nif ( ( V_32 & 3UL ) == 2UL )\r\nF_60 ( V_65 , V_73 ) ;\r\n}\r\n}\r\nvoid F_61 ( struct V_64 * V_65 )\r\n{\r\nF_62 ( V_65 ) ;\r\nF_53 () ;\r\nF_55 () ;\r\nF_57 ( V_65 ) ;\r\n}\r\nvoid F_63 ( struct V_64 * V_65 )\r\n{\r\nF_56 () ;\r\n}
