$date
	Wed Nov 11 20:45:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority_arbiter_tb $end
$var wire 1 ! GNT_2 $end
$var wire 1 " GNT_1 $end
$var wire 1 # GNT_0 $end
$var reg 1 $ CLK $end
$var reg 1 % REQ_0 $end
$var reg 1 & REQ_1 $end
$var reg 1 ' REQ_2 $end
$var reg 1 ( RST $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % req_0 $end
$var wire 1 & req_1 $end
$var wire 1 ' req_2 $end
$var wire 1 ( rst $end
$var reg 1 # gnt_0 $end
$var reg 1 " gnt_1 $end
$var reg 1 ! gnt_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
x#
x"
x!
$end
#10
0!
0"
0#
1$
#15
1%
#20
0$
#30
1#
1$
#35
1&
0%
#40
0$
#50
1"
0#
1$
#55
1%
#60
0$
#70
0"
1#
1$
#75
1'
0&
0%
#80
0$
#90
1!
0#
1$
#95
1%
#100
0$
#110
0!
1#
1$
#115
1&
0%
#120
0$
#130
1"
0#
1$
#135
1%
#140
0$
#150
0"
1#
1$
#155
0#
1(
#160
0$
#170
1$
#175
