<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>meow_core</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">interface_aximm</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>interface_aximm</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="interface_aximm"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>interface_aximm</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>mycpu_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11c52273</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>mycpu_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11c52273</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_int</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>blk_mem_gen_cache_32/blk_mem_gen_cache_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>div_gen_0/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mult_gen_0/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>definitions.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>mmu/addr_trans.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>alu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_bridge.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pred/btb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>core.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>csr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>dcache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>decoder.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>div.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ibuf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>icache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ifu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lsu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mmu/mmu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mul.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pred/pred.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>regfile.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mmu/tlb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mycpu_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f221f383</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>blk_mem_gen_cache_32/blk_mem_gen_cache_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>div_gen_0/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mult_gen_0/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>definitions.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>mmu/addr_trans.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>alu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_bridge.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pred/btb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>core.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>csr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>dcache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>decoder.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>div.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ibuf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>icache.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ifu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lsu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mmu/mmu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mul.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pred/pred.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>regfile.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mmu/tlb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>mycpu_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/meow_core_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>meow_core_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mycpu_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>meow_core_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-08-16T18:56:34Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216ea2f2_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40382fec_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2438815a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419f6719_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13698694_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9e2e00_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbd45cd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df3f2ef_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3421ed1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719fb3b7_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b5e778_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f2cd80_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d283faf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a9078d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed9ad34_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ade5c39_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e27d441_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afe1e9f_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bd9fb5_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b2404e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f299e0_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a843fc1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f3b34_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42107448_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dfb50e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7e7549_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e4f6f1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dce6c8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129622fb_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4525e485_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e82a11_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5da5f2_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a10bd9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a22753_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce23d94_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b68b67d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1ec66b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4b1fd4_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b9ec83_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200d18cc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a2a2fd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d8d7b8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce62cba_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f1a892_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78492e7f_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ea8666_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b629e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eacefcc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc5b016_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3869d619_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f64b661_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7c270d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e83f16_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26070427_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5f3f5a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e1b0c3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4188c305_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea3ae84_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af48c44_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d792796_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bfc2b4_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2395f2e1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a378466_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28783025_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb9999d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365775d4_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abfd24e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac43f02_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cee7029_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33977ce8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f978c64_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb7b722_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b54aedc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d43af8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca35ad_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d19d02_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf67891_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aadc8dd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440df811_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44660835_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757569a9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42de83ca_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1bd013_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ce8276_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a515dd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6556fed3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab01513_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62545990_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485d68c9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19506933_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1581333a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c12283e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339871dd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0ba1f8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393ad38b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fd2607_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376b0e7f_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f306a3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b79cd2d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7adcfc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddefa98_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f90403f_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22632635_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca1f64f_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86c01b8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f3e3a7_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6779eea_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6772d3e3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d7e477_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47613357_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3617b316_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e34b5a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ceb5560_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441e9f25_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3539a809_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7586a2fa_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1a9b95_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d59f62_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf3a010_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf6e182_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4f87cf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c9b27f_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198dec4d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79afed0c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e0ff56_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df2e826_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d64c558_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7210f57c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1215b0d9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2937b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6974d957_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4570ff36_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8d90d8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb58048_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3456624a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6789cf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa1ed0d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650e9f46_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64721751_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c835f8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785b76bf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2c4547_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76abbfa2_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1c081d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a811f12_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a622d9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4610bec9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403ed2a2_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb23c90_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebdcf5d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7decf93e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732245f1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bad6518_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4523bba3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dcb65d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a850997_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7d0463_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32529f37_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639defe7_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f25c867_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55517914_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40644464_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550d64df_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af8e4aa_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1a16cd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527581cc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218d593c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e2fccf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b339048_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f05bae8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c195330_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4d6580_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347e20da_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72daf926_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd2bc9a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b85e455_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f1c2b8_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c291230_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6c5a61_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e495ec_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578b16f0_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e51e177_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7fa9a6_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48325a79_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac726fa_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334d095b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5b75bd_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdd427d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f562b34_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6990ebad_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbcb163_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b5997c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432d446a_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d337921_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b152bb_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa75ed9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5a11e5_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd91ae1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321165c2_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff1e640_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6cef3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec76e92_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4564d615_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4ac46_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d90b418_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc5f3a4_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd1a470_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426e001_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8cee00_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf5988d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cad771_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14074fb2_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6208a4a3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b25794e_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240c8986_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d19d7a1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ec3a1_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254ed8a0_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee73c83_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdf5a9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceaae1b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9887cf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff9b828_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd46484_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445ef44c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a28b6f3_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ede0771_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1ba353_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5922ccba_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c844e30_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f7cc0_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ced6bdf_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3886dac7_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1090ae2c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638917af_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c01c649_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f300bb_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7040f6_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9016a7_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad22152_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2598b7c9_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251098a0_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6a8b5b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22031153_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429ee5ff_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb26e77_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44aff159_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecf0173_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3057dccc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55490050_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467a0501_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c044ce_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5372ac16_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8bdd8b_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b7c1be_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d27f29d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a927770_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d707d85_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30108203_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b5e7d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afc855c_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41237c7d_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cad792_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c9c72_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b34302_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1438af_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef13922_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411c9dc_ARCHIVE_LOCATION">/home/lc/git/nscscc2023/myCPU</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2905ebcf"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="3b42acec"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f04bde19"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="692077c6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9f5c280b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
