#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 13 17:47:38 2019
# Process ID: 7348
# Current directory: C:/Users/alber/Desktop/Verilog-FPGA-Experiments/SevenSegmentDisplay/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1
# Command line: vivado.exe -log FA_SS_Output.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FA_SS_Output.tcl
# Log file: C:/Users/alber/Desktop/Verilog-FPGA-Experiments/SevenSegmentDisplay/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1/FA_SS_Output.vds
# Journal file: C:/Users/alber/Desktop/Verilog-FPGA-Experiments/SevenSegmentDisplay/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FA_SS_Output.tcl -notrace
