--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 433 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.193ns.
--------------------------------------------------------------------------------
Slack:                  15.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.711 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y36.SR      net (fanout=9)        3.115   M_reset_cond_out
    SLICE_X10Y36.CLK     Tsrck                 0.423   fulladder_FSM/M_state_q_FSM_FFd4
                                                       fulladder_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (0.941ns logic, 3.115ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.711 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y36.SR      net (fanout=9)        3.115   M_reset_cond_out
    SLICE_X10Y36.CLK     Tsrck                 0.418   fulladder_FSM/M_state_q_FSM_FFd4
                                                       fulladder_FSM/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (0.936ns logic, 3.115ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  16.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.713 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y35.SR      net (fanout=9)        2.928   M_reset_cond_out
    SLICE_X10Y35.CLK     Tsrck                 0.418   fulladder_FSM/M_state_q_FSM_FFd2
                                                       fulladder_FSM/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (0.936ns logic, 2.928ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  16.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.713 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y35.SR      net (fanout=9)        2.928   M_reset_cond_out
    SLICE_X10Y35.CLK     Tsrck                 0.395   fulladder_FSM/M_state_q_FSM_FFd2
                                                       fulladder_FSM/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (0.913ns logic, 2.928ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  16.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.627 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y29.SR      net (fanout=9)        2.782   M_reset_cond_out
    SLICE_X10Y29.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[19]
                                                       fulladder_FSM/M_count_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.947ns logic, 2.782ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  16.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.627 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y29.SR      net (fanout=9)        2.782   M_reset_cond_out
    SLICE_X10Y29.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[19]
                                                       fulladder_FSM/M_count_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.936ns logic, 2.782ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  16.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.627 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y29.SR      net (fanout=9)        2.782   M_reset_cond_out
    SLICE_X10Y29.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[19]
                                                       fulladder_FSM/M_count_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (0.913ns logic, 2.782ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.627 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y29.SR      net (fanout=9)        2.782   M_reset_cond_out
    SLICE_X10Y29.CLK     Tsrck                 0.381   fulladder_FSM/M_count_q[19]
                                                       fulladder_FSM/M_count_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.899ns logic, 2.782ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y31.SR      net (fanout=9)        2.656   M_reset_cond_out
    SLICE_X10Y31.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[26]
                                                       fulladder_FSM/M_count_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (0.947ns logic, 2.656ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y31.SR      net (fanout=9)        2.656   M_reset_cond_out
    SLICE_X10Y31.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[26]
                                                       fulladder_FSM/M_count_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (0.936ns logic, 2.656ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y31.SR      net (fanout=9)        2.656   M_reset_cond_out
    SLICE_X10Y31.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[26]
                                                       fulladder_FSM/M_count_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (0.913ns logic, 2.656ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.626 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y28.SR      net (fanout=9)        2.595   M_reset_cond_out
    SLICE_X10Y28.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[15]
                                                       fulladder_FSM/M_count_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (0.947ns logic, 2.595ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.626 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y28.SR      net (fanout=9)        2.595   M_reset_cond_out
    SLICE_X10Y28.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[15]
                                                       fulladder_FSM/M_count_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (0.936ns logic, 2.595ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.626 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y28.SR      net (fanout=9)        2.595   M_reset_cond_out
    SLICE_X10Y28.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[15]
                                                       fulladder_FSM/M_count_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.913ns logic, 2.595ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.626 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y28.SR      net (fanout=9)        2.595   M_reset_cond_out
    SLICE_X10Y28.CLK     Tsrck                 0.381   fulladder_FSM/M_count_q[15]
                                                       fulladder_FSM/M_count_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (0.899ns logic, 2.595ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y30.SR      net (fanout=9)        2.469   M_reset_cond_out
    SLICE_X10Y30.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[23]
                                                       fulladder_FSM/M_count_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (0.947ns logic, 2.469ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y30.SR      net (fanout=9)        2.469   M_reset_cond_out
    SLICE_X10Y30.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[23]
                                                       fulladder_FSM/M_count_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (0.936ns logic, 2.469ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y30.SR      net (fanout=9)        2.469   M_reset_cond_out
    SLICE_X10Y30.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[23]
                                                       fulladder_FSM/M_count_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.913ns logic, 2.469ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.629 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y30.SR      net (fanout=9)        2.469   M_reset_cond_out
    SLICE_X10Y30.CLK     Tsrck                 0.381   fulladder_FSM/M_count_q[23]
                                                       fulladder_FSM/M_count_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (0.899ns logic, 2.469ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.624 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y27.SR      net (fanout=9)        2.401   M_reset_cond_out
    SLICE_X10Y27.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[11]
                                                       fulladder_FSM/M_count_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (0.947ns logic, 2.401ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.624 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y27.SR      net (fanout=9)        2.401   M_reset_cond_out
    SLICE_X10Y27.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[11]
                                                       fulladder_FSM/M_count_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.936ns logic, 2.401ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.624 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y27.SR      net (fanout=9)        2.401   M_reset_cond_out
    SLICE_X10Y27.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[11]
                                                       fulladder_FSM/M_count_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.913ns logic, 2.401ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.624 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y27.SR      net (fanout=9)        2.401   M_reset_cond_out
    SLICE_X10Y27.CLK     Tsrck                 0.381   fulladder_FSM/M_count_q[11]
                                                       fulladder_FSM/M_count_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.899ns logic, 2.401ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.618 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y25.SR      net (fanout=9)        2.244   M_reset_cond_out
    SLICE_X10Y25.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[3]
                                                       fulladder_FSM/M_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (0.947ns logic, 2.244ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  16.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.618 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y25.SR      net (fanout=9)        2.244   M_reset_cond_out
    SLICE_X10Y25.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[3]
                                                       fulladder_FSM/M_count_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (0.936ns logic, 2.244ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.618 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y25.SR      net (fanout=9)        2.244   M_reset_cond_out
    SLICE_X10Y25.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[3]
                                                       fulladder_FSM/M_count_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.913ns logic, 2.244ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.621 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y26.SR      net (fanout=9)        2.208   M_reset_cond_out
    SLICE_X10Y26.CLK     Tsrck                 0.429   fulladder_FSM/M_count_q[7]
                                                       fulladder_FSM/M_count_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.947ns logic, 2.208ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.618 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y25.SR      net (fanout=9)        2.244   M_reset_cond_out
    SLICE_X10Y25.CLK     Tsrck                 0.381   fulladder_FSM/M_count_q[3]
                                                       fulladder_FSM/M_count_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.899ns logic, 2.244ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.621 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y26.SR      net (fanout=9)        2.208   M_reset_cond_out
    SLICE_X10Y26.CLK     Tsrck                 0.418   fulladder_FSM/M_count_q[7]
                                                       fulladder_FSM/M_count_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.936ns logic, 2.208ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fulladder_FSM/M_count_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.621 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fulladder_FSM/M_count_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y26.SR      net (fanout=9)        2.208   M_reset_cond_out
    SLICE_X10Y26.CLK     Tsrck                 0.395   fulladder_FSM/M_count_q[7]
                                                       fulladder_FSM/M_count_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.913ns logic, 2.208ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: fulladder_FSM/M_state_q_FSM_FFd4/SR
  Logical resource: fulladder_FSM/M_state_q_FSM_FFd1/SR
  Location pin: SLICE_X10Y36.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[3]/CLK
  Logical resource: fulladder_FSM/M_count_q_0/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[3]/CLK
  Logical resource: fulladder_FSM/M_count_q_1/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[3]/CLK
  Logical resource: fulladder_FSM/M_count_q_2/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[3]/CLK
  Logical resource: fulladder_FSM/M_count_q_3/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[7]/CLK
  Logical resource: fulladder_FSM/M_count_q_4/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[7]/CLK
  Logical resource: fulladder_FSM/M_count_q_5/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[7]/CLK
  Logical resource: fulladder_FSM/M_count_q_6/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[7]/CLK
  Logical resource: fulladder_FSM/M_count_q_7/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[11]/CLK
  Logical resource: fulladder_FSM/M_count_q_8/CK
  Location pin: SLICE_X10Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[11]/CLK
  Logical resource: fulladder_FSM/M_count_q_9/CK
  Location pin: SLICE_X10Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[11]/CLK
  Logical resource: fulladder_FSM/M_count_q_10/CK
  Location pin: SLICE_X10Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[11]/CLK
  Logical resource: fulladder_FSM/M_count_q_11/CK
  Location pin: SLICE_X10Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[15]/CLK
  Logical resource: fulladder_FSM/M_count_q_12/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[15]/CLK
  Logical resource: fulladder_FSM/M_count_q_13/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[15]/CLK
  Logical resource: fulladder_FSM/M_count_q_14/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[15]/CLK
  Logical resource: fulladder_FSM/M_count_q_15/CK
  Location pin: SLICE_X10Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[19]/CLK
  Logical resource: fulladder_FSM/M_count_q_16/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[19]/CLK
  Logical resource: fulladder_FSM/M_count_q_17/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[19]/CLK
  Logical resource: fulladder_FSM/M_count_q_18/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[19]/CLK
  Logical resource: fulladder_FSM/M_count_q_19/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[23]/CLK
  Logical resource: fulladder_FSM/M_count_q_20/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[23]/CLK
  Logical resource: fulladder_FSM/M_count_q_21/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[23]/CLK
  Logical resource: fulladder_FSM/M_count_q_22/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[23]/CLK
  Logical resource: fulladder_FSM/M_count_q_23/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[26]/CLK
  Logical resource: fulladder_FSM/M_count_q_24/CK
  Location pin: SLICE_X10Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[26]/CLK
  Logical resource: fulladder_FSM/M_count_q_25/CK
  Location pin: SLICE_X10Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_count_q[26]/CLK
  Logical resource: fulladder_FSM/M_count_q_26/CK
  Location pin: SLICE_X10Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: fulladder_FSM/M_state_q_FSM_FFd2/CLK
  Logical resource: fulladder_FSM/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.193|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 433 paths, 0 nets, and 80 connections

Design statistics:
   Minimum period:   4.193ns{1}   (Maximum frequency: 238.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 05 16:40:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



