

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10004|    10004|  50.020 us|  50.020 us|  10004|  10004|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_2  |    10002|    10002|         4|          1|          1|  10000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_94_p2    |         +|   0|  0|  17|          14|           1|
    |count_1_fu_121_p2    |         +|   0|  0|  17|          14|          14|
    |icmp_ln32_fu_88_p2   |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln33_fu_111_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  92|          75|          63|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   14|         28|
    |count_fu_34              |   9|          2|   14|         28|
    |i_fu_38                  |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |count_fu_34                       |  14|   0|   14|          0|
    |data_load_reg_165                 |  32|   0|   32|          0|
    |gold_load_reg_170                 |  32|   0|   32|          0|
    |i_fu_38                           |  14|   0|   14|          0|
    |icmp_ln32_reg_151                 |   1|   0|    1|          0|
    |icmp_ln32_reg_151_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln33_reg_175                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 102|   0|  102|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|data_address0     |  out|   14|   ap_memory|                           data|         array|
|data_ce0          |  out|    1|   ap_memory|                           data|         array|
|data_q0           |   in|   32|   ap_memory|                           data|         array|
|gold_address0     |  out|   14|   ap_memory|                           gold|         array|
|gold_ce0          |  out|    1|   ap_memory|                           gold|         array|
|gold_q0           |   in|   32|   ap_memory|                           gold|         array|
|count_out         |  out|   14|      ap_vld|                      count_out|       pointer|
|count_out_ap_vld  |  out|    1|      ap_vld|                      count_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:31]   --->   Operation 7 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln32 = store i14 0, i14 %i" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 9 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln31 = store i14 0, i14 %count" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:31]   --->   Operation 10 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "%icmp_ln32 = icmp_eq  i14 %i_1, i14 10000" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 13 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.81ns)   --->   "%add_ln32 = add i14 %i_1, i14 1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 14 'add' 'add_ln32' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc34.split, void %for.end36.exitStub" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 15 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i14 %i_1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 16 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln32" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 17 'getelementptr' 'data_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 18 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln32" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 19 'getelementptr' 'gold_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%gold_load = load i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 20 'load' 'gold_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln32 = store i14 %add_ln32, i14 %i" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 22 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%gold_load = load i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 23 'load' 'gold_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln33 = icmp_eq  i32 %data_load, i32 %gold_load" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 24 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%count_load_1 = load i14 %count"   --->   Operation 33 'load' 'count_load_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %count_out, i14 %count_load_1"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%count_load = load i14 %count" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 25 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 26 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 28 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i1 %icmp_ln33" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 29 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.81ns)   --->   "%count_1 = add i14 %zext_ln33, i14 %count_load" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:33]   --->   Operation 30 'add' 'count_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln31 = store i14 %count_1, i14 %count" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:31]   --->   Operation 31 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc34" [benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:32]   --->   Operation 32 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count                  (alloca           ) [ 01111]
i                      (alloca           ) [ 01000]
store_ln32             (store            ) [ 00000]
store_ln31             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i_1                    (load             ) [ 00000]
icmp_ln32              (icmp             ) [ 01110]
add_ln32               (add              ) [ 00000]
br_ln32                (br               ) [ 00000]
zext_ln32              (zext             ) [ 00000]
data_addr              (getelementptr    ) [ 01100]
gold_addr              (getelementptr    ) [ 01100]
store_ln32             (store            ) [ 00000]
data_load              (load             ) [ 01010]
gold_load              (load             ) [ 01010]
icmp_ln33              (icmp             ) [ 01001]
count_load             (load             ) [ 00000]
specpipeline_ln32      (specpipeline     ) [ 00000]
speclooptripcount_ln32 (speclooptripcount) [ 00000]
specloopname_ln32      (specloopname     ) [ 00000]
zext_ln33              (zext             ) [ 00000]
count_1                (add              ) [ 00000]
store_ln31             (store            ) [ 00000]
br_ln32                (br               ) [ 00000]
count_load_1           (load             ) [ 00000]
write_ln0              (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="count_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln0_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="14" slack="0"/>
<pin id="45" dir="0" index="2" bw="14" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="data_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="14" slack="0"/>
<pin id="53" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="gold_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="14" slack="0"/>
<pin id="66" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="14" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gold_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln32_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="14" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln31_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="14" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_1_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln32_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="14" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln32_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln32_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln32_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="14" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln33_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="count_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="3"/>
<pin id="117" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln33_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="count_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="14" slack="0"/>
<pin id="124" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln31_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="14" slack="3"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="count_load_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="2"/>
<pin id="134" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load_1/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="count_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln32_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="2"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="155" class="1005" name="data_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="1"/>
<pin id="157" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="gold_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="1"/>
<pin id="162" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="gold_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="data_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="170" class="1005" name="gold_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gold_load "/>
</bind>
</comp>

<comp id="175" class="1005" name="icmp_ln33_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="85" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="110"><net_src comp="94" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="115" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="139"><net_src comp="34" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="38" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="154"><net_src comp="88" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="49" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="163"><net_src comp="62" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="168"><net_src comp="56" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="173"><net_src comp="69" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="178"><net_src comp="111" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count_out | {3 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_32_2 : data | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_32_2 : gold | {1 2 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln31 : 1
		i_1 : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		zext_ln32 : 2
		data_addr : 3
		data_load : 4
		gold_addr : 3
		gold_load : 4
		store_ln32 : 3
	State 2
	State 3
		write_ln0 : 1
	State 4
		count_1 : 1
		store_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln32_fu_88    |    0    |    17   |
|          |    icmp_ln33_fu_111   |    0    |    39   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln32_fu_94    |    0    |    17   |
|          |     count_1_fu_121    |    0    |    17   |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_42 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln32_fu_100   |    0    |    0    |
|          |    zext_ln33_fu_118   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    90   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  count_reg_136  |   14   |
|data_addr_reg_155|   14   |
|data_load_reg_165|   32   |
|gold_addr_reg_160|   14   |
|gold_load_reg_170|   32   |
|    i_reg_144    |   14   |
|icmp_ln32_reg_151|    1   |
|icmp_ln33_reg_175|    1   |
+-----------------+--------+
|      Total      |   122  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_69 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   122  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   122  |   108  |
+-----------+--------+--------+--------+
