verilog xil_defaultlib --include "../../../../project_v2.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_v2.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../project_v2.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../project_v2.srcs/sources_1/bd/system/ipshared/a10f/hdl" --include "../../../../project_v2.srcs/sources_1/bd/system/ipshared/4903" \
"../../../bd/system/ip/system_fifo_mm2s_0/sim/system_fifo_mm2s_0.v" \
"../../../bd/system/ip/system_fifo_s2mm_0/sim/system_fifo_s2mm_0.v" \
"../../../../project_v2.srcs/sources_1/bd/system/ipshared/63fc/hdl/ov7670_stream_v1_0_S00_AXI.v" \
"../../../../project_v2.srcs/sources_1/bd/system/ipshared/63fc/src/ov7670_capture.v" \
"../../../../project_v2.srcs/sources_1/bd/system/ipshared/63fc/hdl/ov7670_stream_v1_0.v" \
"../../../bd/system/ip/system_ov7670_decode_stream_0_0/sim/system_ov7670_decode_stream_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../project_v2.srcs/sources_1/bd/system/ipshared/0fb7/vga640x480.v" \
"../../../bd/system/ip/system_stream_to_vga_0_0/sim/system_stream_to_vga_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_ov7670_controller_0_0/sim/system_ov7670_controller_0_0.v" \
"../../../bd/system/ip/system_debounce_0_0/sim/system_debounce_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ipshared/954c/hdl/overlay_circles_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/954c/hdl/overlay_circles_v1_0.v" \
"../../../bd/system/ip/system_overlay_circles_0_5/sim/system_overlay_circles_0_5.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \
"../../../bd/system/ipshared/7a84/hdl/color_detector_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/7a84/hdl/color_detector_v1_0.v" \
"../../../bd/system/ip/system_color_detector_0_2/sim/system_color_detector_0_2.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
