Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 26 22:48:04 2019
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bd_wrapper
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 104 register/latch pins with no clock driven by root clock pin: jtag_tck_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                49601        0.053        0.000                      0                49601        7.000        0.000                       0                 22062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                            ------------       ----------      --------------
clk_fpga_0                                                                                       {0.000 10.000}     20.000          50.000          
top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_and_rst_clk_wiz_0                                                                 {0.000 10.000}     20.000          50.000          
  clkfbout_clk_and_rst_clk_wiz_0                                                                 {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                            10.908        0.000                      0                 8271        0.054        0.000                      0                 8271        9.232        0.000                       0                  3189  
top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_and_rst_clk_wiz_0                                                                       0.000        0.000                      0                27173        0.053        0.000                      0                27173        9.232        0.000                       0                 18869  
  clkfbout_clk_and_rst_clk_wiz_0                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_0                      clk_fpga_0                           15.129        0.000                      0                   66        1.882        0.000                      0                   66  
**async_default**               clk_out1_clk_and_rst_clk_wiz_0  clk_out1_clk_and_rst_clk_wiz_0       11.619        0.000                      0                14091        0.077        0.000                      0                14091  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 0.352ns (4.239%)  route 7.953ns (95.761%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 22.983 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.924    11.575    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y250        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.606    22.983    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y250        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[23]/C
                         clock pessimism              0.182    23.165    
                         clock uncertainty           -0.302    22.863    
    OLOGIC_X1Y250        FDRE (Setup_fdre_C_R)       -0.380    22.483    top_bd_i/axi_emc_0/U0/mem_a_int_reg[23]
  -------------------------------------------------------------------
                         required time                         22.483    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/FSM_sequential_emc_addr_ps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 0.622ns (7.719%)  route 7.436ns (92.281%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 22.974 - 20.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.786     3.272    top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X51Y303        FDRE                                         r  top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/FSM_sequential_emc_addr_ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y303        FDRE (Prop_fdre_C_Q)         0.223     3.495 r  top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/FSM_sequential_emc_addr_ps_reg[0]/Q
                         net (fo=30, routed)          0.757     4.252    top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rnw_reg_reg[0]
    SLICE_X51Y300        LUT4 (Prop_lut4_I0_O)        0.052     4.304 r  top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/Bus2IP_RdReq_d1_i_5/O
                         net (fo=1, routed)           0.336     4.641    top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3
    SLICE_X52Y300        LUT6 (Prop_lut6_I5_O)        0.132     4.773 r  top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/Bus2IP_RdReq_d1_i_2/O
                         net (fo=6, routed)           0.592     5.365    top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_reg
    SLICE_X54Y301        LUT4 (Prop_lut4_I3_O)        0.043     5.408 f  top_bd_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_i_1/O
                         net (fo=25, routed)          0.547     5.955    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2Mem_RdReq
    SLICE_X59Y303        LUT4 (Prop_lut4_I3_O)        0.043     5.998 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_4/O
                         net (fo=3, routed)           0.193     6.192    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_4_n_0
    SLICE_X60Y303        LUT6 (Prop_lut6_I3_O)        0.043     6.235 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_2/O
                         net (fo=5, routed)           0.298     6.533    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg
    SLICE_X60Y302        LUT6 (Prop_lut6_I3_O)        0.043     6.576 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_2/O
                         net (fo=1, routed)           0.164     6.739    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_2_n_0
    SLICE_X60Y302        LUT6 (Prop_lut6_I0_O)        0.043     6.782 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_1/O
                         net (fo=1, routed)           4.548    11.330    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_OEN_cmb
    OLOGIC_X1Y269        FDSE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.597    22.974    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/s_axi_aclk
    OLOGIC_X1Y269        FDSE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]/C
                         clock pessimism              0.182    23.156    
                         clock uncertainty           -0.302    22.854    
    OLOGIC_X1Y269        FDSE (Setup_fdse_C_D)       -0.500    22.354    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.354    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.137ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.352ns (4.360%)  route 7.722ns (95.640%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.693    11.344    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y257        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.604    22.981    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y257        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[24]/C
                         clock pessimism              0.182    23.163    
                         clock uncertainty           -0.302    22.861    
    OLOGIC_X1Y257        FDRE (Setup_fdre_C_R)       -0.380    22.481    top_bd_i/axi_emc_0/U0/mem_a_int_reg[24]
  -------------------------------------------------------------------
                         required time                         22.481    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                 11.137    

Slack (MET) :             11.215ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 0.352ns (4.405%)  route 7.639ns (95.595%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 22.976 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.610    11.261    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y267        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.599    22.976    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y267        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[4]/C
                         clock pessimism              0.182    23.158    
                         clock uncertainty           -0.302    22.856    
    OLOGIC_X1Y267        FDRE (Setup_fdre_C_R)       -0.380    22.476    top_bd_i/axi_emc_0/U0/mem_a_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                 11.215    

Slack (MET) :             11.239ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 0.352ns (4.418%)  route 7.615ns (95.582%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 22.976 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.586    11.237    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y268        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.599    22.976    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y268        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[5]/C
                         clock pessimism              0.182    23.158    
                         clock uncertainty           -0.302    22.856    
    OLOGIC_X1Y268        FDRE (Setup_fdre_C_R)       -0.380    22.476    top_bd_i/axi_emc_0/U0/mem_a_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 11.239    

Slack (MET) :             11.373ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 0.352ns (4.492%)  route 7.484ns (95.508%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 22.979 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.455    11.106    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y265        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.602    22.979    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y265        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[3]/C
                         clock pessimism              0.182    23.161    
                         clock uncertainty           -0.302    22.859    
    OLOGIC_X1Y265        FDRE (Setup_fdre_C_R)       -0.380    22.479    top_bd_i/axi_emc_0/U0/mem_a_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.479    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                 11.373    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 0.352ns (4.527%)  route 7.424ns (95.473%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 22.973 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.395    11.046    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y272        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.596    22.973    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y272        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[11]/C
                         clock pessimism              0.182    23.155    
                         clock uncertainty           -0.302    22.853    
    OLOGIC_X1Y272        FDRE (Setup_fdre_C_R)       -0.380    22.473    top_bd_i/axi_emc_0/U0/mem_a_int_reg[11]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.478ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.352ns (4.558%)  route 7.371ns (95.442%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 22.971 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.342    10.993    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y275        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.594    22.971    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y275        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[15]/C
                         clock pessimism              0.182    23.153    
                         clock uncertainty           -0.302    22.851    
    OLOGIC_X1Y275        FDRE (Setup_fdre_C_R)       -0.380    22.471    top_bd_i/axi_emc_0/U0/mem_a_int_reg[15]
  -------------------------------------------------------------------
                         required time                         22.471    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                 11.478    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.352ns (4.572%)  route 7.347ns (95.428%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 22.971 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.318    10.969    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y276        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.594    22.971    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y276        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[21]/C
                         clock pessimism              0.182    23.153    
                         clock uncertainty           -0.302    22.851    
    OLOGIC_X1Y276        FDRE (Setup_fdre_C_R)       -0.380    22.471    top_bd_i/axi_emc_0/U0/mem_a_int_reg[21]
  -------------------------------------------------------------------
                         required time                         22.471    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.512ns  (required time - arrival time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/mem_a_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 0.352ns (4.577%)  route 7.339ns (95.423%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 22.973 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.784     3.270    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/s_axi_aclk
    SLICE_X51Y309        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=6, routed)           0.548     4.041    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/thz_cnt[4]
    SLICE_X51Y310        LUT5 (Prop_lut5_I1_O)        0.043     4.084 f  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/PERBIT_GEN[4].MULT_AND_i1_i_1__3/O
                         net (fo=10, routed)          0.718     4.802    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X54Y304        LUT3 (Prop_lut3_I2_O)        0.043     4.845 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/mem_a_int[31]_i_2/O
                         net (fo=14, routed)          0.763     5.608    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1
    SLICE_X60Y300        LUT6 (Prop_lut6_I4_O)        0.043     5.651 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[31]_i_1/O
                         net (fo=26, routed)          5.310    10.961    top_bd_i/axi_emc_0/U0/EMC_CTRL_I_n_58
    OLOGIC_X1Y271        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.596    22.973    top_bd_i/axi_emc_0/U0/rdclk
    OLOGIC_X1Y271        FDRE                                         r  top_bd_i/axi_emc_0/U0/mem_a_int_reg[16]/C
                         clock pessimism              0.182    23.155    
                         clock uncertainty           -0.302    22.853    
    OLOGIC_X1Y271        FDRE (Setup_fdre_C_R)       -0.380    22.473    top_bd_i/axi_emc_0/U0/mem_a_int_reg[16]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 11.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.323%)  route 0.099ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X40Y299        FDRE                                         r  top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y299        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.099     1.737    top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X42Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.281     1.552    
    SLICE_X42Y298        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.683    top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.247ns (55.536%)  route 0.198ns (44.464%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.743     1.532    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/s_axi_aclk
    SLICE_X52Y299        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y299        FDRE (Prop_fdre_C_Q)         0.118     1.650 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1/Q
                         net (fo=3, routed)           0.197     1.847    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_2[1]
    SLICE_X52Y299        LUT2 (Prop_lut2_I1_O)        0.026     1.873 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[2].MUXCY_i1_i_2/O
                         net (fo=1, routed)           0.000     1.873    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0
    SLICE_X52Y299        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.062     1.935 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[4].MUXCY_i1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.936    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/cry[4]
    SLICE_X52Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.977 r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[0].XORCY_i1_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.977    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/xorcy_out_4
    SLICE_X52Y300        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.090     1.928    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/s_axi_aclk
    SLICE_X52Y300        FDRE                                         r  top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1/C
                         clock pessimism             -0.097     1.831    
    SLICE_X52Y300        FDRE (Hold_fdre_C_D)         0.092     1.923    top_bd_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWPHCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMD32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMS32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMS32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.254%)  route 0.147ns (61.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.749     1.538    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y298        FDRE                                         r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=59, routed)          0.147     1.776    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD4
    SLICE_X44Y298        RAMS32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.995     1.833    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X44Y298        RAMS32                                       r  top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.262     1.571    
    SLICE_X44Y298        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.718    top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         20.000      18.592     BUFGCTRL_X0Y16  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y261   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y262   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y264   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y258   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y253   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y285   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y278   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y260   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.070         20.000      18.930     ILOGIC_X1Y255   top_bd_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y292   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y290   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X46Y290   top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y297   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y298   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         10.000      9.232      SLICE_X42Y298   top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
  To Clock:  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_and_rst_clk_wiz_0
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib3ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 1.104ns (8.791%)  route 11.454ns (91.209%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.009ns
    Computed max time borrow:         10.009ns
    Time borrowed from endpoint:      3.555ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         3.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.655    12.253    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.043    12.296 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_1__11/O
                         net (fo=18, routed)          0.978    13.274    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[4]_2[6]
    SLICE_X74Y22         LUT3 (Prop_lut3_I0_O)        0.043    13.317 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_5__2/O
                         net (fo=135, routed)         0.286    13.602    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/shift_ib3_ib2
    SLICE_X73Y21         LUT6 (Prop_lut6_I5_O)        0.043    13.645 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_2__134/O
                         net (fo=4, routed)           0.363    14.009    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/p_12_in
    SLICE_X72Y21         LUT5 (Prop_lut5_I0_O)        0.043    14.052 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/en_ff_reg_i_1__255/O
                         net (fo=1, routed)           0.926    14.978    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib3ff/genblock.clkhdr/rvclkhdr/ibwrite[0]
    SLICE_X45Y14         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib3ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.523    11.525    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib3ff/genblock.clkhdr/rvclkhdr/dout_reg[0]
    SLICE_X45Y14         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib3ff/genblock.clkhdr/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.102    11.423    
                         time borrowed                3.555    14.978    
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_store_c1dc1_cgc/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 1.104ns (8.954%)  route 11.225ns (91.046%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -1.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 11.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.028ns
    Computed max time borrow:         10.028ns
    Time borrowed from endpoint:      3.491ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         3.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.872    12.470    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.043    12.513 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[0]_i_3__61/O
                         net (fo=7, routed)           0.782    13.295    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/lsu_p[valid]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.043    13.338 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout[10]_i_2__64/O
                         net (fo=2, routed)           0.254    13.592    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/RdPtr_dff/dffs/dccm_ready
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.043    13.635 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/RdPtr_dff/dffs/dout[10]_i_1__165/O
                         net (fo=147, routed)         0.850    14.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dma_dccm_req
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.043    14.529 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/en_ff_reg_i_1__151/O
                         net (fo=1, routed)           0.220    14.749    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_store_c1dc1_cgc/rvclkhdr/lsu_store_c1_dc1_clken
    SLICE_X44Y51         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_store_c1dc1_cgc/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.358    11.360    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_store_c1dc1_cgc/rvclkhdr/dout_reg[0]
    SLICE_X44Y51         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_store_c1dc1_cgc/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.360    
                         clock uncertainty           -0.102    11.258    
                         time borrowed                3.491    14.749    
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc2ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.140ns  (logic 1.104ns (9.094%)  route 11.036ns (90.906%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.026ns
    Computed max time borrow:         10.026ns
    Time borrowed from endpoint:      3.215ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         3.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.655    12.253    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.043    12.296 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_1__11/O
                         net (fo=18, routed)          0.953    13.249    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[4]_2[6]
    SLICE_X74Y25         LUT3 (Prop_lut3_I0_O)        0.043    13.292 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_6__1/O
                         net (fo=135, routed)         0.586    13.878    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/shift_ib2_ib1
    SLICE_X73Y22         LUT6 (Prop_lut6_I0_O)        0.043    13.921 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_4__1/O
                         net (fo=134, routed)         0.360    14.281    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/write_i1_ib2
    SLICE_X74Y20         LUT6 (Prop_lut6_I4_O)        0.043    14.324 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_1__256/O
                         net (fo=1, routed)           0.236    14.559    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc2ff/genblock.clkhdr/rvclkhdr/ibwrite[0]
    SLICE_X74Y19         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc2ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.445    11.447    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc2ff/genblock.clkhdr/rvclkhdr/dout_reg[33]
    SLICE_X74Y19         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc2ff/genblock.clkhdr/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.102    11.345    
                         time borrowed                3.215    14.559    
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1dc1_cgc/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.919ns  (logic 1.104ns (9.262%)  route 10.815ns (90.738%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 11.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.030ns
    Computed max time borrow:         10.030ns
    Time borrowed from endpoint:      3.100ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.998ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.872    12.470    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.043    12.513 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[0]_i_3__61/O
                         net (fo=7, routed)           0.782    13.295    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/lsu_p[valid]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.043    13.338 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout[10]_i_2__64/O
                         net (fo=2, routed)           0.254    13.592    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/RdPtr_dff/dffs/dccm_ready
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.043    13.635 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/RdPtr_dff/dffs/dout[10]_i_1__165/O
                         net (fo=147, routed)         0.362    13.997    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dma_dccm_req
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.043    14.040 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/en_ff_reg_i_1__154/O
                         net (fo=2, routed)           0.299    14.339    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1dc1_cgc/rvclkhdr/lsu_freeze_c1_dc1_clken
    SLICE_X62Y64         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1dc1_cgc/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.339    11.341    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1dc1_cgc/rvclkhdr/dout_reg[0]
    SLICE_X62Y64         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1dc1_cgc/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.341    
                         clock uncertainty           -0.102    11.239    
                         time borrowed                3.100    14.339    
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.790ns  (logic 1.104ns (9.364%)  route 10.686ns (90.636%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.065ns
    Computed max time borrow:         10.065ns
    Time borrowed from endpoint:      2.867ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.655    12.253    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.043    12.296 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_1__11/O
                         net (fo=18, routed)          0.953    13.249    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[4]_2[6]
    SLICE_X74Y25         LUT3 (Prop_lut3_I0_O)        0.043    13.292 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_6__1/O
                         net (fo=135, routed)         0.514    13.806    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/shift_ib2_ib1
    SLICE_X73Y22         LUT6 (Prop_lut6_I0_O)        0.043    13.849 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_4__2/O
                         net (fo=134, routed)         0.318    14.166    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/write_i0_ib1
    SLICE_X66Y21         LUT6 (Prop_lut6_I4_O)        0.043    14.209 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_1__257/O
                         net (fo=1, routed)           0.000    14.209    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.clkhdr/rvclkhdr/ibwrite[0]
    SLICE_X66Y21         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.443    11.445    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.clkhdr/rvclkhdr/dout_reg[0]
    SLICE_X66Y21         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.clkhdr/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.102    11.343    
                         time borrowed                2.867    14.209    
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc0ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.781ns  (logic 1.104ns (9.371%)  route 10.677ns (90.629%))
  Logic Levels:           17  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.064ns
    Computed max time borrow:         10.064ns
    Time borrowed from endpoint:      2.858ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.756ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.655    12.253    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.043    12.296 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_1__11/O
                         net (fo=18, routed)          0.953    13.249    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[4]_2[6]
    SLICE_X74Y25         LUT3 (Prop_lut3_I0_O)        0.043    13.292 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[33]_i_5__4/O
                         net (fo=134, routed)         0.397    13.690    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/shift_ib2_ib0
    SLICE_X71Y23         LUT6 (Prop_lut6_I4_O)        0.043    13.733 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[33]_i_3/O
                         net (fo=134, routed)         0.425    14.158    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[0]_16
    SLICE_X66Y21         LUT5 (Prop_lut5_I4_O)        0.043    14.201 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_1__258/O
                         net (fo=1, routed)           0.000    14.201    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc0ff/genblock.clkhdr/rvclkhdr/ibwrite[0]
    SLICE_X66Y21         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc0ff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.443    11.445    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc0ff/genblock.clkhdr/rvclkhdr/dout_reg[33]
    SLICE_X66Y21         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/pc0ff/genblock.clkhdr/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.102    11.343    
                         time borrowed                2.858    14.201    
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 1.104ns (9.456%)  route 10.571ns (90.544%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 11.342 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.020ns
    Computed max time borrow:         10.020ns
    Time borrowed from endpoint:      2.855ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.872    12.470    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.043    12.513 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[0]_i_3__61/O
                         net (fo=7, routed)           0.782    13.295    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/lsu_p[valid]
    SLICE_X58Y65         LUT4 (Prop_lut4_I1_O)        0.043    13.338 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/dout[10]_i_2__64/O
                         net (fo=2, routed)           0.254    13.592    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/RdPtr_dff/dffs/dccm_ready
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.043    13.635 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/RdPtr_dff/dffs/dout[10]_i_1__165/O
                         net (fo=147, routed)         0.223    13.858    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/dma_dccm_req
    SLICE_X60Y65         LUT5 (Prop_lut5_I3_O)        0.043    13.901 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mcgc_ff/genblock.dff/en_ff_reg_i_1__150/O
                         net (fo=1, routed)           0.193    14.094    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/rvclkhdr/lsu_freeze_c2_dc1_clken
    SLICE_X60Y66         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.340    11.342    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/rvclkhdr/dout_reg[0]
    SLICE_X60Y66         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.342    
                         clock uncertainty           -0.102    11.240    
                         time borrowed                2.855    14.094    
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_free_cgc/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 1.061ns (9.319%)  route 10.324ns (90.681%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 11.342 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.030ns
    Computed max time borrow:         10.030ns
    Time borrowed from endpoint:      2.565ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.872    12.470    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.043    12.513 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout[0]_i_3__61/O
                         net (fo=7, routed)           0.901    13.414    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/lsu_p[valid]
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.043    13.457 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/en_ff_reg_i_2__94/O
                         net (fo=2, routed)           0.114    13.570    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/en_ff_reg_i_2__94_n_0
    SLICE_X56Y68         LUT5 (Prop_lut5_I1_O)        0.043    13.613 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/en_ff_reg_i_1__251/O
                         net (fo=1, routed)           0.191    13.805    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_free_cgc/rvclkhdr/lsu_free_c2_clken
    SLICE_X54Y68         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_free_cgc/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.340    11.342    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_free_cgc/rvclkhdr/dout_reg[0]
    SLICE_X54Y68         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_free_cgc/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.342    
                         clock uncertainty           -0.102    11.240    
                         time borrowed                2.565    13.805    
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 1.061ns (9.407%)  route 10.218ns (90.593%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 11.341 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.095ns
    Computed max time borrow:         10.095ns
    Time borrowed from endpoint:      2.460ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.876    12.474    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.043    12.517 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_1__40/O
                         net (fo=9, routed)           0.733    13.250    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/div_p[valid]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.043    13.293 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_4__12/O
                         net (fo=1, routed)           0.363    13.655    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/en_ff_reg_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.043    13.698 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/en_ff_reg_i_1__119/O
                         net (fo=1, routed)           0.000    13.698    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.clkhdr/rvclkhdr/aff_enable
    SLICE_X64Y62         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.339    11.341    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.clkhdr/rvclkhdr/dout_reg[32]
    SLICE_X64Y62         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/aff/genblock.clkhdr/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.341    
                         clock uncertainty           -0.102    11.239    
                         time borrowed                2.460    13.698    
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_and_rst_clk_wiz_0 fall@10.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 1.018ns (9.210%)  route 10.035ns (90.790%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 11.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.009ns
    Computed max time borrow:         10.009ns
    Time borrowed from endpoint:      2.232ns
    Open edge uncertainty:           -0.102ns
    Time given to startpoint:         2.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.944     1.946    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.989 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4/O
                         net (fo=133, routed)         0.431     2.420    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/l1clk_288
    SLICE_X68Y22         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y22         FDCE (Prop_fdce_C_Q)         0.223     2.643 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[15]/Q
                         net (fo=58, routed)          1.408     4.051    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dec_i1_instr_d[15]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.043     4.094 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/dout[17]_i_22/O
                         net (fo=4, routed)           0.453     4.547    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[16]_6
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.043     4.590 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_2__1/O
                         net (fo=9, routed)           1.144     5.733    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[12]_0
    SLICE_X74Y33         LUT5 (Prop_lut5_I0_O)        0.043     5.776 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[66]_i_1__13/O
                         net (fo=4, routed)           0.457     6.233    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[6]_4
    SLICE_X74Y29         LUT6 (Prop_lut6_I4_O)        0.043     6.276 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4/O
                         net (fo=1, routed)           0.000     6.276    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[2]_i_9__4_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.469 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_i_8/CO[3]
                         net (fo=2, routed)           0.486     6.955    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/CO[0]
    SLICE_X75Y29         LUT3 (Prop_lut3_I2_O)        0.043     6.998 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/genblock.dff/dout[2]_i_6__10/O
                         net (fo=3, routed)           0.912     7.910    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout_reg[2]_12
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.043     7.953 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[6]_i_3__16/O
                         net (fo=57, routed)          0.776     8.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[1]_i_3__155_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.043     8.772 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/wbff/genblock.dff/dout[15]_i_7__3/O
                         net (fo=5, routed)           0.689     9.461    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[1]_i_2__167
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.043     9.504 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_4__10/O
                         net (fo=10, routed)          0.559    10.064    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[15]_i_11__3_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043    10.107 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e3ff/genblock.dff/dout[18]_i_5__21/O
                         net (fo=4, routed)           0.380    10.486    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_12__15
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.043    10.529 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_37__0/O
                         net (fo=2, routed)           0.355    10.885    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.043    10.928 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15/O
                         net (fo=1, routed)           0.627    11.555    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_12__15_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.043    11.598 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/genblock.dff/dout[15]_i_5__8/O
                         net (fo=18, routed)          0.876    12.474    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/dout_reg[34]_15
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.043    12.517 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/genblock.dff/en_ff_reg_i_1__40/O
                         net (fo=9, routed)           0.717    13.234    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/div_p[valid]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.043    13.277 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/mff/genblock.dff/en_ff_reg_i_1__120/O
                         net (fo=1, routed)           0.196    13.473    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.clkhdr/rvclkhdr/qff_enable
    SLICE_X65Y59         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.clkhdr/rvclkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    11.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863     7.826 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093     9.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.341    11.343    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.clkhdr/rvclkhdr/dout_reg[32]
    SLICE_X65Y59         LDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/div_e1/qff/genblock.clkhdr/rvclkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    11.343    
                         clock uncertainty           -0.102    11.241    
                         time borrowed                2.232    13.473    
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.128ns (17.499%)  route 0.603ns (82.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.761     0.763    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X112Y29        LUT2 (Prop_lut2_I0_O)        0.028     0.791 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28/O
                         net (fo=26, routed)          0.235     1.026    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[25]_5
    SLICE_X105Y29        FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y29        FDCE (Prop_fdce_C_Q)         0.100     1.126 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[1]/Q
                         net (fo=1, routed)           0.603     1.729    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg_n_0_[1]
    SLICE_X105Y26        LUT6 (Prop_lut6_I0_O)        0.028     1.757 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout[1]_i_1__147/O
                         net (fo=1, routed)           0.000     1.757    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/D[1]
    SLICE_X105Y26        FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.108     1.110    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X96Y25         LUT2 (Prop_lut2_I0_O)        0.035     1.145 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1/O
                         net (fo=224, routed)         0.500     1.645    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/l1clk_270
    SLICE_X105Y26        FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dout_reg[1]/C
                         clock pessimism              0.000     1.645    
    SLICE_X105Y26        FDCE (Hold_fdce_C_D)         0.060     1.705    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/flushff/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.157ns (14.141%)  route 0.953ns (85.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.657     0.659    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/flushff/dffs/clk_out1_0
    SLICE_X73Y33         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/flushff/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDCE (Prop_fdce_C_Q)         0.091     0.750 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/flushff/dffs/dout_reg[1]/Q
                         net (fo=47, routed)          0.953     1.703    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/flushff/dffs/dout_reg[1]_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.066     1.769 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/flushff/dffs/dout[0]_i_1__1000/O
                         net (fo=1, routed)           0.000     1.769    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/lsu_pkt_dc1_in[valid]
    SLICE_X60Y54         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.096     1.098    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.032     1.130 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289/O
                         net (fo=3, routed)           0.446     1.576    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/lsu_freeze_c2_dc1_clk
    SLICE_X60Y54         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]/C
                         clock pessimism              0.000     1.576    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.137     1.713    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.639     0.641    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X107Y19        FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y19        FDRE (Prop_fdre_C_Q)         0.100     0.741 r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[2]/Q
                         net (fo=1, routed)           0.097     0.838    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X106Y20        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.877     0.879    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X106Y20        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.227     0.652    
    SLICE_X106Y20        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.781    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dout_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.133ns (8.780%)  route 1.382ns (91.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.689     0.691    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/leak1_i1_stall_ff/clk_out1_0
    SLICE_X63Y18         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.100     0.791 f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]/Q
                         net (fo=16, routed)          1.382     2.173    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/leak1_i1_stall
    SLICE_X74Y35         LUT3 (Prop_lut3_I1_O)        0.033     2.206 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/genblock.dff/dout[51]_i_1__5/O
                         net (fo=1, routed)           0.000     2.206    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dout_reg[70]_1[51]
    SLICE_X74Y35         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dout_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.165     1.167    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/clk_out1_0
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.035     1.202 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2__0/O
                         net (fo=213, routed)         0.871     2.073    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/l1clk_14
    SLICE_X74Y35         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dout_reg[51]/C
                         clock pessimism              0.000     2.073    
    SLICE_X74Y35         FDCE (Hold_fdce_C_D)         0.075     2.148    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i0_alu_e1/predictpacketff/genblock.dff/dout_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.657     0.659    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X89Y7          FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y7          FDRE (Prop_fdre_C_Q)         0.100     0.759 r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]/Q
                         net (fo=1, routed)           0.102     0.861    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X88Y9          RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.898     0.900    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X88Y9          RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.227     0.673    
    SLICE_X88Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.804    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.146ns (13.505%)  route 0.935ns (86.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.889     0.891    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.028     0.919 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0/O
                         net (fo=34, routed)          0.305     1.224    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[0]_0
    SLICE_X38Y7          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.118     1.342 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_debug_data_ff/dout_reg[21]/Q
                         net (fo=1, routed)           0.935     2.277    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbff/dout_reg[1]_0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.028     2.305 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divwbff/dout[21]_i_1__52/O
                         net (fo=1, routed)           0.000     2.305    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[31]_0[21]
    SLICE_X38Y18         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.119     1.121    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X89Y42         LUT2 (Prop_lut2_I0_O)        0.035     1.156 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__26/O
                         net (fo=32, routed)          1.004     2.159    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[31]_1
    SLICE_X38Y18         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[21]/C
                         clock pessimism              0.000     2.159    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.087     2.246    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad0_ff/genblock.dff/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.146ns (17.403%)  route 0.693ns (82.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.699     0.701    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/tag_v_we_ff/clk_out1_0
    SLICE_X58Y4          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.118     0.819 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/tag_v_we_ff/dout_reg[3]/Q
                         net (fo=66, routed)          0.693     1.512    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_74[3]
    SLICE_X81Y7          LUT5 (Prop_lut5_I1_O)        0.028     1.540 r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout[0]_i_1__402/O
                         net (fo=1, routed)           0.000     1.540    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/dout_reg[0]_0
    SLICE_X81Y7          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.037     1.039    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X71Y8          LUT2 (Prop_lut2_I0_O)        0.035     1.074 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155/O
                         net (fo=32, routed)          0.347     1.421    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/p_138_in
    SLICE_X81Y7          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/dout_reg[0]/C
                         clock pessimism              0.000     1.421    
    SLICE_X81Y7          FDCE (Hold_fdce_C_D)         0.060     1.481    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.064%)  route 0.284ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.652     0.654    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X121Y15        FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y15        FDCE (Prop_fdce_C_Q)         0.100     0.754 r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=42, routed)          0.284     1.038    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X118Y14        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.889     0.891    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X118Y14        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.208     0.683    
    SLICE_X118Y14        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.977    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.064%)  route 0.284ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.652     0.654    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X121Y15        FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y15        FDCE (Prop_fdce_C_Q)         0.100     0.754 r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=42, routed)          0.284     1.038    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X118Y14        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.889     0.891    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X118Y14        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.208     0.683    
    SLICE_X118Y14        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.977    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.064%)  route 0.284ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.652     0.654    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X121Y15        FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y15        FDCE (Prop_fdce_C_Q)         0.100     0.754 r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=42, routed)          0.284     1.038    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD1
    SLICE_X118Y14        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.889     0.891    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X118Y14        RAMD32                                       r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.208     0.683    
    SLICE_X118Y14        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.977    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_and_rst_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB18_X2Y4      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB18_X2Y4      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB18_X1Y2      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB18_X1Y2      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB18_X3Y5      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB18_X3Y5      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB18_X3Y3      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB18_X3Y3      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB18_X2Y2      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB18_X2Y2      top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y19    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X110Y18    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_and_rst_clk_wiz_0
  To Clock:  clkfbout_clk_and_rst_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_and_rst_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y1    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.223ns (5.306%)  route 3.980ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.980     7.309    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y82          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.466    22.843    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y82          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[1]/C
                         clock pessimism              0.109    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.212    22.438    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[1]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.223ns (5.306%)  route 3.980ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.980     7.309    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y82          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.466    22.843    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y82          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[2]/C
                         clock pessimism              0.109    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.212    22.438    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[2]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.223ns (5.306%)  route 3.980ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.980     7.309    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y82          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.466    22.843    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y82          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[3]/C
                         clock pessimism              0.109    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.212    22.438    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[3]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.223ns (5.306%)  route 3.980ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.980     7.309    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y82          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.466    22.843    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y82          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[4]/C
                         clock pessimism              0.109    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.212    22.438    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[4]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.223ns (5.336%)  route 3.956ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 22.844 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.956     7.285    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y83          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.467    22.844    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y83          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[5]/C
                         clock pessimism              0.109    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X5Y83          FDCE (Recov_fdce_C_CLR)     -0.212    22.439    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[5]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.223ns (5.336%)  route 3.956ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 22.844 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.956     7.285    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y83          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.467    22.844    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y83          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[6]/C
                         clock pessimism              0.109    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X5Y83          FDCE (Recov_fdce_C_CLR)     -0.212    22.439    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[6]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.223ns (5.336%)  route 3.956ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 22.844 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.956     7.285    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y83          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.467    22.844    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y83          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[7]/C
                         clock pessimism              0.109    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X5Y83          FDCE (Recov_fdce_C_CLR)     -0.212    22.439    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[7]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.223ns (5.336%)  route 3.956ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 22.844 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.956     7.285    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X5Y83          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.467    22.844    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X5Y83          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[8]/C
                         clock pessimism              0.109    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X5Y83          FDCE (Recov_fdce_C_CLR)     -0.212    22.439    top_bd_i/swerv_eh1_reference_0/inst/counter_3_reg[8]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.213ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.223ns (5.368%)  route 3.931ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 22.853 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.931     7.260    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y95          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.476    22.853    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y95          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[2]/C
                         clock pessimism              0.109    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X2Y95          FDCE (Recov_fdce_C_CLR)     -0.187    22.473    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[2]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                 15.213    

Slack (MET) :             15.213ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.223ns (5.368%)  route 3.931ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 22.853 - 20.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.620     3.106    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          3.931     7.260    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y95          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.476    22.853    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y95          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[4]/C
                         clock pessimism              0.109    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X2Y95          FDCE (Recov_fdce_C_CLR)     -0.187    22.473    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[4]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                 15.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.100ns (5.074%)  route 1.871ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.871     3.500    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X4Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.879     1.717    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X4Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[18]/C
                         clock pessimism             -0.049     1.668    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.618    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.100ns (5.074%)  route 1.871ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.871     3.500    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X4Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.879     1.717    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X4Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[23]/C
                         clock pessimism             -0.049     1.668    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.618    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.100ns (5.074%)  route 1.871ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.871     3.500    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X4Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.879     1.717    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X4Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[28]/C
                         clock pessimism             -0.049     1.668    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.618    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.100ns (5.074%)  route 1.871ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.871     3.500    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X4Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.879     1.717    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X4Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[29]/C
                         clock pessimism             -0.049     1.668    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.618    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.100ns (5.053%)  route 1.879ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.879     3.508    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.880     1.718    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[21]/C
                         clock pessimism             -0.049     1.669    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.619    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.100ns (5.053%)  route 1.879ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.879     3.508    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.880     1.718    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[22]/C
                         clock pessimism             -0.049     1.669    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.619    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.100ns (5.053%)  route 1.879ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.879     3.508    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.880     1.718    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[24]/C
                         clock pessimism             -0.049     1.669    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.619    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.100ns (5.053%)  route 1.879ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.879     3.508    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y100         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.880     1.718    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y100         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[31]/C
                         clock pessimism             -0.049     1.669    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.050     1.619    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.100ns (4.838%)  route 1.967ns (95.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.967     3.596    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y99          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.952     1.790    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y99          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[17]/C
                         clock pessimism             -0.049     1.741    
    SLICE_X2Y99          FDCE (Remov_fdce_C_CLR)     -0.050     1.691    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.100ns (4.838%)  route 1.967ns (95.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.740     1.529    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y269        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDRE (Prop_fdre_C_Q)         0.100     1.629 f  top_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=68, routed)          1.967     3.596    top_bd_i/swerv_eh1_reference_0/inst/reset
    SLICE_X2Y99          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.952     1.790    top_bd_i/swerv_eh1_reference_0/inst/sys_clock
    SLICE_X2Y99          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[19]/C
                         clock pessimism             -0.049     1.741    
    SLICE_X2Y99          FDCE (Remov_fdce_C_CLR)     -0.050     1.691    top_bd_i/swerv_eh1_reference_0/inst/counter_4_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  1.905    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_and_rst_clk_wiz_0
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.266ns (3.265%)  route 7.882ns (96.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.996     9.730    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[3]_0
    SLICE_X24Y21         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.571    21.573    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/clk_out1_0
    SLICE_X24Y21         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[2]/C
                         clock pessimism              0.090    21.663    
                         clock uncertainty           -0.102    21.561    
    SLICE_X24Y21         FDCE (Recov_fdce_C_CLR)     -0.212    21.349    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.266ns (3.265%)  route 7.882ns (96.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.996     9.730    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[3]_0
    SLICE_X24Y21         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.571    21.573    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/clk_out1_0
    SLICE_X24Y21         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[3]/C
                         clock pessimism              0.090    21.663    
                         clock uncertainty           -0.102    21.561    
    SLICE_X24Y21         FDCE (Recov_fdce_C_CLR)     -0.212    21.349    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/claimid_ff/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.266ns (3.318%)  route 7.752ns (96.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.865     9.600    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]_0
    SLICE_X9Y27          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.576    21.578    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/clk_out1_0
    SLICE_X9Y27          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/C
                         clock pessimism              0.090    21.668    
                         clock uncertainty           -0.102    21.566    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.212    21.354    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         21.354    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.266ns (3.318%)  route 7.752ns (96.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.865     9.600    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]_0
    SLICE_X9Y27          FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.576    21.578    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/clk_out1_0
    SLICE_X9Y27          FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/C
                         clock pessimism              0.090    21.668    
                         clock uncertainty           -0.102    21.566    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.212    21.354    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         21.354    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.266ns (3.309%)  route 7.772ns (96.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.885     9.620    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]_0
    SLICE_X14Y24         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.574    21.576    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/clk_out1_0
    SLICE_X14Y24         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/C
                         clock pessimism              0.090    21.666    
                         clock uncertainty           -0.102    21.564    
    SLICE_X14Y24         FDCE (Recov_fdce_C_CLR)     -0.154    21.410    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         21.410    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.266ns (3.309%)  route 7.772ns (96.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.885     9.620    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]_0
    SLICE_X14Y24         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.574    21.576    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/clk_out1_0
    SLICE_X14Y24         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/C
                         clock pessimism              0.090    21.666    
                         clock uncertainty           -0.102    21.564    
    SLICE_X14Y24         FDCE (Recov_fdce_C_CLR)     -0.154    21.410    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         21.410    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.851ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 0.266ns (3.334%)  route 7.712ns (96.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.826     9.560    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]_0
    SLICE_X14Y27         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.576    21.578    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/clk_out1_0
    SLICE_X14Y27         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]/C
                         clock pessimism              0.090    21.668    
                         clock uncertainty           -0.102    21.566    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.154    21.412    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.config_gw_inst/int_pend_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         21.412    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 11.851    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.266ns (3.453%)  route 7.438ns (96.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.551     9.286    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]_0
    SLICE_X33Y20         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.519    21.521    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/clk_out1_0
    SLICE_X33Y20         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]/C
                         clock pessimism              0.090    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X33Y20         FDCE (Recov_fdce_C_CLR)     -0.212    21.297    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.266ns (3.453%)  route 7.438ns (96.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.551     9.286    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]_0
    SLICE_X33Y20         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.519    21.521    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/clk_out1_0
    SLICE_X33Y20         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[1]/C
                         clock pessimism              0.090    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X33Y20         FDCE (Recov_fdce_C_CLR)     -0.212    21.297    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@20.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.266ns (3.453%)  route 7.438ns (96.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.851     1.851    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.580     1.582    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.223     1.805 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         3.887     5.692    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/mb_reset_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.735 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383/O
                         net (fo=12388, routed)       3.551     9.286    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[0]_0
    SLICE_X33Y20         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.689    21.689    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    17.826 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    19.919    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.519    21.521    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/clk_out1_0
    SLICE_X33Y20         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[2]/C
                         clock pessimism              0.090    21.611    
                         clock uncertainty           -0.102    21.509    
    SLICE_X33Y20         FDCE (Recov_fdce_C_CLR)     -0.212    21.297    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/pl_ff/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 12.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[51]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.100ns (8.044%)  route 1.143ns (91.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.654     0.656    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y19         FDRE                                         r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.100     0.756 f  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=279, routed)         1.143     1.899    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/mb_reset_0
    SLICE_X75Y91         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        1.090     1.092    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_out1_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.038     1.130 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19/O
                         net (fo=64, routed)          0.712     1.841    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[0]_0
    SLICE_X75Y91         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[51]/C
                         clock pessimism              0.000     1.841    
    SLICE_X75Y91         FDCE (Remov_fdce_C_CLR)     -0.019     1.822    top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.890%)  route 0.157ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.646     0.648    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDPE (Prop_fdpe_C_Q)         0.100     0.748 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     0.905    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.885     0.887    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X102Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.050     0.789    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.890%)  route 0.157ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.646     0.648    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDPE (Prop_fdpe_C_Q)         0.100     0.748 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     0.905    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.885     0.887    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X102Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.050     0.789    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.890%)  route 0.157ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.646     0.648    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDPE (Prop_fdpe_C_Q)         0.100     0.748 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     0.905    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.885     0.887    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X102Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.050     0.789    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.890%)  route 0.157ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.646     0.648    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDPE (Prop_fdpe_C_Q)         0.100     0.748 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     0.905    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.885     0.887    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X102Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.050     0.789    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.890%)  route 0.157ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.646     0.648    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDPE (Prop_fdpe_C_Q)         0.100     0.748 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     0.905    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.885     0.887    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X102Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.050     0.789    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.890%)  route 0.157ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.646     0.648    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDPE (Prop_fdpe_C_Q)         0.100     0.748 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     0.905    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y8         FDPE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.885     0.887    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X102Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.048     0.839    
    SLICE_X102Y8         FDPE (Remov_fdpe_C_PRE)     -0.052     0.787    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.172%)  route 0.141ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.644     0.646    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y8         FDPE (Prop_fdpe_C_Q)         0.091     0.737 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     0.878    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.887     0.889    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.048     0.841    
    SLICE_X104Y8         FDCE (Remov_fdce_C_CLR)     -0.107     0.734    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.172%)  route 0.141ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.644     0.646    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y8         FDPE (Prop_fdpe_C_Q)         0.091     0.737 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     0.878    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.887     0.889    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.048     0.841    
    SLICE_X104Y8         FDCE (Remov_fdce_C_CLR)     -0.107     0.734    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.172%)  route 0.141ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        0.761     0.761    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.644     0.646    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y8         FDPE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y8         FDPE (Prop_fdpe_C_Q)         0.091     0.737 f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     0.878    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y8         FDCE                                         f  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3190, routed)        1.013     1.013    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_out1_clk_and_rst_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6371, routed)        0.887     0.889    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X104Y8         FDCE                                         r  top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.048     0.841    
    SLICE_X104Y8         FDCE (Remov_fdce_C_CLR)     -0.107     0.734    top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.144    





