
*** Running vivado
    with args -log votechain_1_votechain1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source votechain_1_votechain1_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source votechain_1_votechain1_0_0.tcl -notrace
Command: synth_design -top votechain_1_votechain1_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22236 
WARNING: [Synth 8-2507] parameter declaration becomes local in controller with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/controller.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in BRAM with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/BRAM.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in update_h with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in w_ram with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/w_ram.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_mining with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_mining with formal parameter declaration list [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:111]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 459.652 ; gain = 101.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'votechain_1_votechain1_0_0' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ip/votechain_1_votechain1_0_0/synth/votechain_1_votechain1_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'votechain1' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1.v:13]
INFO: [Synth 8-6157] synthesizing module 'votechain1_BRAM_0_0' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_BRAM_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/BRAM.v:23]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter CONFIG bound to: 1 - type: integer 
	Parameter NORMAL bound to: 2 - type: integer 
	Parameter SEND bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sram' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/blk_mem_gen_1.v:23]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 12800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram' (1#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/blk_mem_gen_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (2#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/BRAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'votechain1_BRAM_0_0' (3#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_BRAM_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'votechain1_button_debounce_0_0' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_button_debounce_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/button_debounce.v:22]
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (4#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/button_debounce.v:22]
INFO: [Synth 8-6155] done synthesizing module 'votechain1_button_debounce_0_0' (5#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_button_debounce_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'votechain1_controller_0_0' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_controller_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'controller' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/controller.v:23]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLK_PERIOD bound to: 33.330000 - type: float 
	Parameter SETUP bound to: 0 - type: integer 
	Parameter STOP bound to: 1 - type: integer 
	Parameter IDLE bound to: 2 - type: integer 
	Parameter MINING bound to: 3 - type: integer 
	Parameter RECEIVE bound to: 4 - type: integer 
	Parameter SEND bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (6#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'votechain1_controller_0_0' (7#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_controller_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'votechain1_data_mining_0_0' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_data_mining_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'data_mining' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 16 - type: integer 
	Parameter difficulty bound to: 8 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CHECK bound to: 1 - type: integer 
	Parameter SHA bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256_top' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/sha256_top.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_timing_ctrl' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/addr_timing_ctrl.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_timing_ctrl' (8#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/addr_timing_ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'w_ram' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/w_ram.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 16 - type: integer 
	Parameter ram_size bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'w_ram' (9#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/w_ram.v:22]
INFO: [Synth 8-6157] synthesizing module 'extend' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/extend.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'extend' (10#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/extend.v:22]
INFO: [Synth 8-6157] synthesizing module 'update_h' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 16 - type: integer 
	Parameter h0_ini bound to: 1779033703 - type: integer 
	Parameter h1_ini bound to: -1150833019 - type: integer 
	Parameter h2_ini bound to: 1013904242 - type: integer 
	Parameter h3_ini bound to: -1521486534 - type: integer 
	Parameter h4_ini bound to: 1359893119 - type: integer 
	Parameter h5_ini bound to: -1694144372 - type: integer 
	Parameter h6_ini bound to: 528734635 - type: integer 
	Parameter h7_ini bound to: 1541459225 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'k_rom' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/k_rom.v:22]
	Parameter BW bound to: 31 - type: integer 
	Parameter wAddr_BW bound to: 5 - type: integer 
	Parameter nAddr_BW bound to: 5 - type: integer 
	Parameter msgAddr_BW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'k_rom' (11#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/k_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'update_h' (12#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sha256_top' (13#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/sha256_top.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'msg_ram_read_addr' does not match port width (17) of module 'sha256_top' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:131]
INFO: [Synth 8-6155] done synthesizing module 'data_mining' (14#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:22]
INFO: [Synth 8-6155] done synthesizing module 'votechain1_data_mining_0_0' (15#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_data_mining_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'votechain1_data_validation_0_0' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_data_validation_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'data_validation' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_validation.v:23]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter STOP bound to: 1 - type: integer 
	Parameter COLLECT bound to: 2 - type: integer 
	Parameter RESULT bound to: 3 - type: integer 
	Parameter STORE bound to: 4 - type: integer 
	Parameter CHECK bound to: 5 - type: integer 
	Parameter CONF bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_validation' (16#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_validation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'votechain1_data_validation_0_0' (17#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1_data_validation_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'votechain1' (18#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/votechain1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'votechain_1_votechain1_0_0' (19#1) [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ip/votechain_1_votechain1_0_0/synth/votechain_1_votechain1_0_0.v:57]
WARNING: [Synth 8-3331] design data_mining has unconnected port configQ
WARNING: [Synth 8-3331] design controller has unconnected port receiving
WARNING: [Synth 8-3331] design button_debounce has unconnected port rst
WARNING: [Synth 8-3331] design sram has unconnected port we_addr[15]
WARNING: [Synth 8-3331] design sram has unconnected port we_addr[14]
WARNING: [Synth 8-3331] design BRAM has unconnected port dm_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 520.781 ; gain = 162.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 520.781 ; gain = 162.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 520.781 ; gain = 162.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ip/votechain_1_votechain1_0_0/src/votechain1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ip/votechain_1_votechain1_0_0/src/votechain1_ooc.xdc] for cell 'inst'
Parsing XDC File [H:/ESE498_Capstone/final_votechain/final_votechain.runs/votechain_1_votechain1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/ESE498_Capstone/final_votechain/final_votechain.runs/votechain_1_votechain1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 896.496 ; gain = 3.211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 896.496 ; gain = 538.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 896.496 ; gain = 538.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  H:/ESE498_Capstone/final_votechain/final_votechain.runs/votechain_1_votechain1_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 896.496 ; gain = 538.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_R_reg_reg' and it is trimmed from '16' to '14' bits. [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/blk_mem_gen_1.v:41]
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'BRAM'
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'write_header_doneQ_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "configD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "configD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "indexD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_ena" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_processing_counter_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/update_h.v:178]
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dm_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dm_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chunkCountD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'data_validation'
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[74]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[74]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[73]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[73]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[72]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[72]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[71]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[71]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[70]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[70]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[69]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[69]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[68]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[68]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[67]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[67]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[66]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[66]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[65]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[65]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ID_arrayD_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "current_voteD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_voteD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numResultD" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-6430] The Block RAM memory_array_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                             0000
                  CONFIG |                               01 |                             0001
                  NORMAL |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'BRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                             0000
                 iSTATE2 |                             0010 |                             0001
                 iSTATE0 |                             0100 |                             0010
*
                  iSTATE |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_header_doneQ_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SETUP |                               00 |                             0000
                    STOP |                               01 |                             0001
                    IDLE |                               10 |                             0010
                  MINING |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'controller'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'bram_addr_reg' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:154]
WARNING: [Synth 8-327] inferring latch for variable 'bram_data_reg' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:153]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                          0000001 |                             0000
                    CONF |                          0000010 |                             0110
                    STOP |                          0000100 |                             0001
                 COLLECT |                          0001000 |                             0010
                   CHECK |                          0010000 |                             0101
                   STORE |                          0100000 |                             0100
                  RESULT |                          1000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'data_validation'
WARNING: [Synth 8-327] inferring latch for variable 'bram_data_reg' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_validation.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'bram_addr_reg' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_validation.v:203]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 896.496 ; gain = 538.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 116   
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	             400K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 14    
	   7 Input     32 Bit        Muxes := 12    
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 197   
	   4 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 101   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             400K Bit         RAMs := 1     
Module BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module button_debounce 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 12    
Module addr_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module w_ram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module extend 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module k_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module update_h 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 3     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module data_mining 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module data_validation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 91    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 12    
	   5 Input     20 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 164   
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 100   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'current_addr_Q_reg[15:0]' into 'current_addr_Q_reg[15:0]' [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:220]
WARNING: [Synth 8-6014] Unused sequential element current_addr_Q_reg was removed.  [h:/ESE498_Capstone/final_votechain/final_votechain.srcs/sources_1/bd/votechain_1/ipshared/b3f2/src/data_mining.v:220]
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm_ena" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design data_mining has unconnected port configQ
WARNING: [Synth 8-3331] design votechain1 has unconnected port receiving_0
INFO: [Synth 8-6430] The Block RAM BRAM_0/inst/blockchain_memory/memory_array_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM BRAM_0/inst/blockchain_memory/memory_array_reg to conserve power
INFO: [Synth 8-3971] The signal data_mining_0/inst/sha256_top1/w_ram1/ram_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_0/inst/blockchain_memory/memory_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mining_0/inst/sha256_top1/w_ram1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[16]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][16]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[17]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][17]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[18]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][18]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[19]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][19]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[20]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][20]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[21]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][21]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[22]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][22]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[23]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][23]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[24]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][24]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[25]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][25]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[26]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][26]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[27]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][27]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[28]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][28]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[29]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][29]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[30]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][30]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[31]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[8]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[9]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[10]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][10]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[11]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[12]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[13]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][13]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[14]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashCheck_Q_reg[15]' (FDRE) to 'inst/data_mining_0/inst/hashQ_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][6]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][7]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][4]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][5]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][2]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][3]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/hashQ_reg[7][1]' (FDRE) to 'inst/data_mining_0/inst/hashCheck_Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[16]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[17]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[18]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[19]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[20]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[21]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[22]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[23]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[24]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[25]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[26]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[27]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[28]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[29]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[30]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[31]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[8]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[9]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[10]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[11]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[12]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[13]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[14]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[15]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[6]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[7]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[4]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[5]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[2]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/controller_0/inst/difficultQ_reg[0]' (FDRE) to 'inst/controller_0/inst/difficultQ_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\controller_0/inst/difficultQ_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/data_mining_0/inst/currentState_reg[3]' (FDRE) to 'inst/data_mining_0/inst/currentState_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_mining_0/inst/currentState_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[79][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[79][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[78][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[78][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[77][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[77][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[76][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[76][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[75][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[75][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[74][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[74][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[73][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[73][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[72][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[72][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[71][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[71][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[70][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[70][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[69][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[69][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[68][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[68][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[67][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[67][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[66][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[66][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[65][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[65][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[64][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[64][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[63][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[63][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[62][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[62][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[61][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[61][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[60][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[60][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[59][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[59][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[58][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[58][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[57][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[57][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[56][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[56][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[55][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[55][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[54][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[54][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[53][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[53][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[52][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[52][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[51][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[51][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[50][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[50][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[49][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[49][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[48][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[48][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[47][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[47][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[46][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[46][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[45][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[45][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[44][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[44][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[43][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[43][31]'
INFO: [Synth 8-3886] merging instance 'inst/data_validation_0/inst/ID_arrayQ_reg[42][8]' (FDRE) to 'inst/data_validation_0/inst/ID_arrayQ_reg[42][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[79][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[78][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[77][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[76][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[75][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[74][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[73][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[72][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[71][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[70][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[69][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[68][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[67][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[66][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[65][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[64][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[63][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[62][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[61][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[60][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[59][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[58][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[57][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[56][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[55][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[54][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[53][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[52][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[51][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[50][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[49][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[48][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[47][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[46][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[45][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[44][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[43][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[42][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[41][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[40][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[39][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[38][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[37][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[36][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[35][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[34][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[33][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[31][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[30][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[29][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[28][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[27][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[26][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[25][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[24][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[19][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_validation_0/inst /\ID_arrayQ_reg[0][31] )
WARNING: [Synth 8-3332] Sequential element (data_mining_0/inst/sha256_top1/update_h1/w_finish_reg) is unused and will be removed from module votechain1.
WARNING: [Synth 8-3332] Sequential element (data_mining_0/inst/bram_addr_reg[15]) is unused and will be removed from module votechain1.
WARNING: [Synth 8-3332] Sequential element (data_mining_0/inst/bram_addr_reg[14]) is unused and will be removed from module votechain1.
WARNING: [Synth 8-3332] Sequential element (data_mining_0/inst/currentState_reg[2]) is unused and will be removed from module votechain1.
WARNING: [Synth 8-3332] Sequential element (bram_addr_reg[15]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (bram_addr_reg[14]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[30]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[29]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[28]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[27]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[26]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[25]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[24]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[23]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[22]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[21]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[20]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[19]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[18]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[17]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[16]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[15]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[14]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[13]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[12]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[11]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[10]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[9]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[8]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[7]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[6]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (current_voteQ_reg[5]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[79][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[78][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[77][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[76][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[75][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[74][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[73][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[72][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[71][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[70][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[69][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[68][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[67][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[66][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[65][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[64][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[63][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[62][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[61][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[60][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[59][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[58][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[57][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[56][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[55][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[54][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[53][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[52][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[51][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[50][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[49][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[48][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[47][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[46][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[45][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[44][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[43][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[42][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[41][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[40][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[39][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[38][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[37][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[36][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[35][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[34][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[33][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[32][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[31][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[30][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[29][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[28][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[27][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[26][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[25][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[24][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[23][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[22][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[21][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[20][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[19][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[18][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[17][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[16][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[15][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[14][31]) is unused and will be removed from module data_validation.
WARNING: [Synth 8-3332] Sequential element (ID_arrayQ_reg[13][31]) is unused and will be removed from module data_validation.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 896.496 ; gain = 538.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|k_rom       | p_0_out    | 64x32         | LUT            | 
|sha256_top  | p_0_out    | 64x32         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram:       | memory_array_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/BRAM_0/inst/blockchain_memory/memory_array_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/data_mining_0/inst/i___13/data_mining_0/inst/sha256_top1/w_ram1/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/data_mining_0/inst/i___13/data_mining_0/inst/sha256_top1/w_ram1/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/data_mining_0/inst/i___13/data_mining_0/inst/sha256_top1/w_ram1/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/data_mining_0/inst/i___13/data_mining_0/inst/sha256_top1/w_ram1/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 907.602 ; gain = 549.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal data_mining_0/inst/sha256_top1/w_ram1/ram_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal data_mining_0/inst/sha256_top1/w_ram1/ram_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:27 . Memory (MB): peak = 1035.715 ; gain = 677.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram:       | memory_array_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/BRAM_0/inst/blockchain_memory/memory_array_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop button_debounce_0/inst/newVote_reg is being inverted and renamed to button_debounce_0/inst/newVote_reg_inv.
INFO: [Synth 8-6064] Net \BRAM_0/inst/write_ena  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i_ ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___0 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___1 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___2 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___3 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___4 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___5 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___6 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___7 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___8 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___9 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___10 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___11 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\data_mining_0/inst/i___12 ' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   326|
|2     |LUT1     |    18|
|3     |LUT2     |   884|
|4     |LUT3     |   383|
|5     |LUT4     |   719|
|6     |LUT5     |   239|
|7     |LUT6     |   938|
|8     |MUXF7    |    80|
|9     |MUXF8    |    20|
|10    |RAM64M   |    44|
|11    |RAMB36E1 |    16|
|12    |FDRE     |  1833|
|13    |FDSE     |   275|
|14    |LD       |    92|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------------+------+
|      |Instance                    |Module                         |Cells |
+------+----------------------------+-------------------------------+------+
|1     |top                         |                               |  5867|
|2     |  inst                      |votechain1                     |  5867|
|3     |    BRAM_0                  |votechain1_BRAM_0_0            |    93|
|4     |      inst                  |BRAM                           |    93|
|5     |        blockchain_memory   |sram                           |    54|
|6     |    button_debounce_0       |votechain1_button_debounce_0_0 |    70|
|7     |      inst                  |button_debounce                |    70|
|8     |    controller_0            |votechain1_controller_0_0      |   305|
|9     |      inst                  |controller                     |   305|
|10    |    data_mining_0           |votechain1_data_mining_0_0     |  2595|
|11    |      inst                  |data_mining                    |  2595|
|12    |        sha256_top1         |sha256_top                     |  1763|
|13    |          addr_timing_ctrl1 |addr_timing_ctrl               |   212|
|14    |          extend1           |extend                         |     8|
|15    |          update_h1         |update_h                       |  1324|
|16    |          w_ram1            |w_ram                          |   219|
|17    |    data_validation_0       |votechain1_data_validation_0_0 |  2795|
|18    |      inst                  |data_validation                |  2791|
+------+----------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 1036.727 ; gain = 678.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 142 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:21 . Memory (MB): peak = 1036.727 ; gain = 302.586
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1036.727 ; gain = 678.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 46 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  LD => LDCE: 46 instances
  LD => LDCE (inverted pins: G): 46 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
430 Infos, 128 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1036.727 ; gain = 689.766
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/ESE498_Capstone/final_votechain/final_votechain.runs/votechain_1_votechain1_0_0_synth_1/votechain_1_votechain1_0_0.dcp' has been generated.
