Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,307
design__inferred_latch__count,0
design__instance__count,3605
design__instance__area,78258.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.01729731634259224
power__switching__total,0.013842426240444183
power__leakage__total,3.3233018825740146E-7
power__total,0.031140074133872986
clock__skew__worst_hold__corner:nom_tt_025C_3v30,3.741234983261722
clock__skew__worst_setup__corner:nom_tt_025C_3v30,4.241235038772875
timing__hold__ws__corner:nom_tt_025C_3v30,1.00889832677173
timing__setup__ws__corner:nom_tt_025C_3v30,1.8014497070620956
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.008898
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.801450
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,79
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,3.7329913550261296
clock__skew__worst_setup__corner:nom_ss_125C_3v00,4.232991410537283
timing__hold__ws__corner:nom_ss_125C_3v00,1.2257870621044344
timing__setup__ws__corner:nom_ss_125C_3v00,-16.430247849525696
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-463.4201633604409
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-16.430247849525696
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.296209
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,32
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-16.430248
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,32
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,3.7449537864101816
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,4.244953841921334
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4588231036085691
timing__setup__ws__corner:nom_ff_n40C_3v60,9.50671213104096
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.458823
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.506712
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,116
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,3.747688487841781
clock__skew__worst_setup,4.222390556709139
timing__hold__ws,0.45661453688321973
timing__setup__ws,-17.069675933661507
timing__hold__tns,0.0
timing__setup__tns,-480.5995808463874
timing__hold__wns,0
timing__setup__wns,-17.069675933661507
timing__hold_vio__count,0
timing__hold_r2r__ws,0.456615
timing__hold_r2r_vio__count,0
timing__setup_vio__count,96
timing__setup_r2r__ws,-17.069675
timing__setup_r2r_vio__count,96
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3605
design__instance__area__stdcell,78258.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.72508
design__instance__utilization__stdcell,0.72508
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,10
design__instance__count__class:inverter,164
design__instance__count__class:sequential_cell,250
design__instance__count__class:multi_input_combinational_cell,1861
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,93540.6
design__violations,0
design__instance__count__class:timing_repair_buffer,362
design__instance__count__class:clock_buffer,68
design__instance__count__class:clock_inverter,8
design__instance__count__setup_buffer,187
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2743
route__net__special,2
route__drc_errors__iter:1,524
route__wirelength__iter:1,101220
route__drc_errors__iter:2,188
route__wirelength__iter:2,100615
route__drc_errors__iter:3,145
route__wirelength__iter:3,100145
route__drc_errors__iter:4,2
route__wirelength__iter:4,99984
route__drc_errors__iter:5,0
route__wirelength__iter:5,99973
route__drc_errors,0
route__wirelength,99973
route__vias,17124
route__vias__singlecut,17124
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,570.23
design__instance__count__class:fill_cell,2520
timing__unannotated_net__count__corner:nom_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,3.745850846639449
clock__skew__worst_setup__corner:min_tt_025C_3v30,4.245850902150602
timing__hold__ws__corner:min_tt_025C_3v30,1.0051808558909379
timing__setup__ws__corner:min_tt_025C_3v30,2.072404528866299
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.005181
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.072405
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,52
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,3.74171371144348
clock__skew__worst_setup__corner:min_ss_125C_3v00,4.241713766954633
timing__hold__ws__corner:min_ss_125C_3v00,1.2267862628548565
timing__setup__ws__corner:min_ss_125C_3v00,-15.902239974935604
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-449.2887469234331
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-15.902239974935604
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.288918
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,32
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-15.902240
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,32
timing__unannotated_net__count__corner:min_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,3.747688487841781
clock__skew__worst_setup__corner:min_ff_n40C_3v60,4.247688543352933
timing__hold__ws__corner:min_ff_n40C_3v60,0.45661453688321973
timing__setup__ws__corner:min_ff_n40C_3v60,9.666692608878742
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.456615
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,9.666693
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,3.735491133259074
clock__skew__worst_setup__corner:max_tt_025C_3v30,4.235491188770227
timing__hold__ws__corner:max_tt_025C_3v30,1.013748225169667
timing__setup__ws__corner:max_tt_025C_3v30,1.4781101205824363
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.013748
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.478110
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,116
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,3.722390501197986
clock__skew__worst_setup__corner:max_ss_125C_3v00,4.222390556709139
timing__hold__ws__corner:max_ss_125C_3v00,1.2235768300445011
timing__setup__ws__corner:max_ss_125C_3v00,-17.069675933661507
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-480.5995808463874
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-17.069675933661507
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.305499
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,32
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-17.069675
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,32
timing__unannotated_net__count__corner:max_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,3.741564053375528
clock__skew__worst_setup__corner:max_ff_n40C_3v60,4.2415641088866805
timing__hold__ws__corner:max_ff_n40C_3v60,0.4616427371039543
timing__setup__ws__corner:max_ff_n40C_3v60,9.310306567002684
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.461643
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.310307
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29925
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000754712
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000613748
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000907591
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000613748
design_powergrid__voltage__worst,0.000613748
design_powergrid__voltage__worst__net:VPWR,3.29925
design_powergrid__drop__worst,0.000754712
design_powergrid__drop__worst__net:VPWR,0.000754712
design_powergrid__voltage__worst__net:VGND,0.000613748
design_powergrid__drop__worst__net:VGND,0.000613748
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000092200000000000004933380093330441695798072032630443572998046875
ir__drop__worst,0.0007550000000000000287270207621759254834614694118499755859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
