strict digraph "" {
	node [label="\N"];
	"3610:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b322d0>",
		fillcolor=turquoise,
		label="3610:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3611:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b32310>",
		fillcolor=springgreen,
		label="3611:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3610:BL" -> "3611:IF"	 [cond="[]",
		lineno=None];
	"3622:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26c90>",
		fillcolor=cadetblue,
		label="3622:BS
tx_bit = r_calculated_crc[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_3594:AL"	 [def_var="['tx_bit']",
		label="Leaf_3594:AL"];
	"3622:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3597:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b32810>",
		fillcolor=turquoise,
		label="3597:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3598:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b32850>",
		fillcolor=springgreen,
		label="3598:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3597:BL" -> "3598:IF"	 [cond="[]",
		lineno=None];
	"3614:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32350>",
		fillcolor=cadetblue,
		label="3614:BS
tx_bit = extended_chain_std[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32350>]",
		style=filled,
		typ=BlockingSubstitution];
	"3614:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3611:IF" -> "3614:BS"	 [cond="['r_tx_data_0']",
		label="!(r_tx_data_0[0])",
		lineno=3611];
	"3612:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32550>",
		fillcolor=cadetblue,
		label="3612:BS
tx_bit = extended_chain_ext[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32550>]",
		style=filled,
		typ=BlockingSubstitution];
	"3611:IF" -> "3612:BS"	 [cond="['r_tx_data_0']",
		label="r_tx_data_0[0]",
		lineno=3611];
	"3619:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b26850>",
		fillcolor=springgreen,
		label="3619:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3620:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26ed0>",
		fillcolor=cadetblue,
		label="3620:BS
tx_bit = basic_chain_data[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3619:IF" -> "3620:BS"	 [cond="['rx_data']",
		label=rx_data,
		lineno=3619];
	"3621:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b26890>",
		fillcolor=springgreen,
		label="3621:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3619:IF" -> "3621:IF"	 [cond="['rx_data']",
		label="!(rx_data)",
		lineno=3619];
	"3599:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b32890>",
		fillcolor=turquoise,
		label="3599:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3600:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b328d0>",
		fillcolor=springgreen,
		label="3600:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3599:BL" -> "3600:IF"	 [cond="[]",
		lineno=None];
	"3623:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b268d0>",
		fillcolor=springgreen,
		label="3623:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3624:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26b10>",
		fillcolor=cadetblue,
		label="3624:BS
tx_bit = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"3623:IF" -> "3624:BS"	 [cond="['finish_msg']",
		label=finish_msg,
		lineno=3623];
	"3626:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26910>",
		fillcolor=cadetblue,
		label="3626:BS
tx_bit = basic_chain[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b26910>]",
		style=filled,
		typ=BlockingSubstitution];
	"3623:IF" -> "3626:BS"	 [cond="['finish_msg']",
		label="!(finish_msg)",
		lineno=3623];
	"3618:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b26810>",
		fillcolor=turquoise,
		label="3618:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3618:BL" -> "3619:IF"	 [cond="[]",
		lineno=None];
	"3605:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b32910>",
		fillcolor=springgreen,
		label="3605:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3606:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b329d0>",
		fillcolor=cadetblue,
		label="3606:BS
tx_bit = r_calculated_crc[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b329d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3605:IF" -> "3606:BS"	 [cond="['rx_crc']",
		label=rx_crc,
		lineno=3605];
	"3607:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b32950>",
		fillcolor=springgreen,
		label="3607:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3605:IF" -> "3607:IF"	 [cond="['rx_crc']",
		label="!(rx_crc)",
		lineno=3605];
	"3624:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3608:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32150>",
		fillcolor=cadetblue,
		label="3608:BS
tx_bit = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32150>]",
		style=filled,
		typ=BlockingSubstitution];
	"3608:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3594:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b3b210>",
		clk_sens=False,
		fillcolor=gold,
		label="3594:AL",
		sens="['extended_mode', 'rx_data', 'tx_pointer', 'extended_chain_data_std', 'extended_chain_data_ext', 'rx_crc', 'r_calculated_crc', '\
r_tx_data_0', 'extended_chain_ext', 'extended_chain_std', 'basic_chain_data', 'basic_chain', 'finish_msg']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['finish_msg', 'r_calculated_crc', 'extended_mode', 'tx_pointer', 'extended_chain_std', 'rx_data', 'extended_chain_ext', 'extended_\
chain_data_std', 'extended_chain_data_ext', 'rx_crc', 'basic_chain', 'r_tx_data_0', 'basic_chain_data']"];
	"3594:AL" -> "3597:BL"	 [cond="[]",
		lineno=None];
	"3604:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32c50>",
		fillcolor=cadetblue,
		label="3604:BS
tx_bit = extended_chain_data_std[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32c50>]",
		style=filled,
		typ=BlockingSubstitution];
	"3604:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3600:IF" -> "3605:IF"	 [cond="['rx_data']",
		label="!(rx_data)",
		lineno=3600];
	"3601:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b32c10>",
		fillcolor=springgreen,
		label="3601:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3600:IF" -> "3601:IF"	 [cond="['rx_data']",
		label=rx_data,
		lineno=3600];
	"3601:IF" -> "3604:BS"	 [cond="['r_tx_data_0']",
		label="!(r_tx_data_0[0])",
		lineno=3601];
	"3602:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32e50>",
		fillcolor=cadetblue,
		label="3602:BS
tx_bit = extended_chain_data_ext[tx_pointer];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6b32e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"3601:IF" -> "3602:BS"	 [cond="['r_tx_data_0']",
		label="r_tx_data_0[0]",
		lineno=3601];
	"3598:IF" -> "3599:BL"	 [cond="['extended_mode']",
		label=extended_mode,
		lineno=3598];
	"3598:IF" -> "3618:BL"	 [cond="['extended_mode']",
		label="!(extended_mode)",
		lineno=3598];
	"3602:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3620:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3626:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3606:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
	"3607:IF" -> "3610:BL"	 [cond="['finish_msg']",
		label="!(finish_msg)",
		lineno=3607];
	"3607:IF" -> "3608:BS"	 [cond="['finish_msg']",
		label=finish_msg,
		lineno=3607];
	"3621:IF" -> "3622:BS"	 [cond="['rx_crc']",
		label=rx_crc,
		lineno=3621];
	"3621:IF" -> "3623:IF"	 [cond="['rx_crc']",
		label="!(rx_crc)",
		lineno=3621];
	"3612:BS" -> "Leaf_3594:AL"	 [cond="[]",
		lineno=None];
}
