  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/workspace/dct/dct_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/dct/dct.cpp' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(5)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/dct/dct.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/dct/dct.h' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/dct/dct.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/dct/dct_coeff_table.txt' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/dct/dct_coeff_table.txt' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/dct/in.dat' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/dct/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/dct/out.golden.dat' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/dct/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/workspace/dct/dct_test.cpp' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/dct/dct_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=dct' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z020clg400-1I' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7z020-clg400-1I'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/dct/dct_hls/hls_config.cfg(11)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-208] Running Code Analyzer
WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/home/hyeon/workspace/dct/dct.cpp:75:1)
WARNING: [HLS 211-200] /home/hyeon/workspace/dct/dct.cpp:21:1: Ignoring pragma 'pipeline' because it conflicts with pragma 'pipeline' (/home/hyeon/workspace/dct/dct.cpp:52:1). Reason: Inner loop cannot be pipelined because at least one outer loop has been pipelined
WARNING: [HLS 211-200] Code Analyzer will not display the impact of 'array_partition' (/home/hyeon/workspace/dct/dct.cpp:16:1) as the variable is unused
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 7.29 seconds. Total CPU system time: 1.19 seconds. Total elapsed time: 10.87 seconds; peak allocated memory: 323.078 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 15s
