// Seed: 1589826061
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign id_3 = 1;
  assign id_1 = id_1;
  assign id_1 = 1'h0;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_5, id_3, id_5
  );
endmodule
