
*** Running vivado
    with args -log ultranet_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultranet_bd_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultranet_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/delta/Descartes/Git/DACSDC2021_my/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ultranet_bd_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 331661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2385.582 ; gain = 0.000 ; free physical = 16324 ; free virtual = 25408
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_wrapper' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/hdl/ultranet_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1090]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_axi_dma_0_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_axi_dma_0_0' (1#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'ultranet_bd_axi_dma_0_0' has 64 connections declared, but only 59 given [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1276]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_axi_smc_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_axi_smc_0' (2#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_ps8_0_axi_periph_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1680]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_F0AZBT' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_F0AZBT' (3#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1B44N9J' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1B44N9J' (4#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OIFL1L' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:269]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_auto_ds_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_auto_ds_0' (5#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_auto_pc_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_auto_pc_0' (6#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OIFL1L' (7#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:269]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_JD7107' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:679]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_auto_ds_1' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_auto_ds_1' (8#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_auto_pc_1' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_auto_pc_1' (9#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_JD7107' (10#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:679]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_xbar_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_xbar_0' (11#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'ultranet_bd_xbar_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:2422]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ultranet_bd_xbar_0' has 40 connections declared, but only 38 given [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_ps8_0_axi_periph_0' (12#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1680]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_rst_ps8_0_100M_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_rst_ps8_0_100M_0' (13#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'ultranet_bd_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1523]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_ultra_net_0_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_ultra_net_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_ultra_net_0_0' (14#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_ultra_net_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ultra_net_0' of module 'ultranet_bd_ultra_net_0_0' has 30 connections declared, but only 29 given [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1530]
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_zynq_ultra_ps_e_0_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_zynq_ultra_ps_e_0_0' (15#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/.Xil/Vivado-331531-aperture-ubuntu/realtime/ultranet_bd_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ultranet_bd_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1560]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd' (16#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v:1090]
INFO: [Synth 8-6155] done synthesizing module 'ultranet_bd_wrapper' (17#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/hdl/ultranet_bd_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_JD7107 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_JD7107 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1OIFL1L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OIFL1L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1B44N9J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1B44N9J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1B44N9J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1B44N9J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_F0AZBT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_F0AZBT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_F0AZBT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_F0AZBT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2439.395 ; gain = 53.812 ; free physical = 16358 ; free virtual = 25444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2442.363 ; gain = 56.781 ; free physical = 16357 ; free virtual = 25442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2442.363 ; gain = 56.781 ; free physical = 16357 ; free virtual = 25442
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2442.363 ; gain = 0.000 ; free physical = 16351 ; free virtual = 25436
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0_in_context.xdc] for cell 'ultranet_bd_i/axi_dma_0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0_in_context.xdc] for cell 'ultranet_bd_i/axi_dma_0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/ultranet_bd_axi_smc_0/ultranet_bd_axi_smc_0_in_context.xdc] for cell 'ultranet_bd_i/axi_smc'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/ultranet_bd_axi_smc_0/ultranet_bd_axi_smc_0_in_context.xdc] for cell 'ultranet_bd_i/axi_smc'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_xbar_0/ultranet_bd_xbar_0/ultranet_bd_xbar_0_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_xbar_0/ultranet_bd_xbar_0/ultranet_bd_xbar_0_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_0/ultranet_bd_auto_pc_0/ultranet_bd_auto_pc_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_0/ultranet_bd_auto_pc_0/ultranet_bd_auto_pc_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_1/ultranet_bd_auto_pc_1/ultranet_bd_auto_pc_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_1/ultranet_bd_auto_pc_1/ultranet_bd_auto_pc_1_in_context.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0_in_context.xdc] for cell 'ultranet_bd_i/rst_ps8_0_100M'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0_in_context.xdc] for cell 'ultranet_bd_i/rst_ps8_0_100M'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_ultra_net_0_0/ultranet_bd_ultra_net_0_0/ultranet_bd_ultra_net_0_0_in_context.xdc] for cell 'ultranet_bd_i/ultra_net_0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_ultra_net_0_0/ultranet_bd_ultra_net_0_0/ultranet_bd_ultra_net_0_0_in_context.xdc] for cell 'ultranet_bd_i/ultra_net_0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultranet_bd_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultranet_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.113 ; gain = 0.000 ; free physical = 16279 ; free virtual = 25363
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.113 ; gain = 0.000 ; free physical = 16279 ; free virtual = 25363
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2566.113 ; gain = 180.531 ; free physical = 16328 ; free virtual = 25413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2566.113 ; gain = 180.531 ; free physical = 16328 ; free virtual = 25413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ultranet_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/ultra_net_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultranet_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2566.113 ; gain = 180.531 ; free physical = 16328 ; free virtual = 25413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2566.113 ; gain = 180.531 ; free physical = 16327 ; free virtual = 25414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design ultranet_bd_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2566.113 ; gain = 180.531 ; free physical = 16316 ; free virtual = 25406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.520 ; gain = 676.938 ; free physical = 15702 ; free virtual = 24778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.520 ; gain = 676.938 ; free physical = 15702 ; free virtual = 24778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 3073.535 ; gain = 687.953 ; free physical = 15696 ; free virtual = 24772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |ultranet_bd_xbar_0              |         1|
|2     |ultranet_bd_auto_ds_0           |         1|
|3     |ultranet_bd_auto_pc_0           |         1|
|4     |ultranet_bd_auto_ds_1           |         1|
|5     |ultranet_bd_auto_pc_1           |         1|
|6     |ultranet_bd_axi_dma_0_0         |         1|
|7     |ultranet_bd_axi_smc_0           |         1|
|8     |ultranet_bd_rst_ps8_0_100M_0    |         1|
|9     |ultranet_bd_ultra_net_0_0       |         1|
|10    |ultranet_bd_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ultranet_bd_auto_ds_0           |     1|
|2     |ultranet_bd_auto_ds_1           |     1|
|3     |ultranet_bd_auto_pc_0           |     1|
|4     |ultranet_bd_auto_pc_1           |     1|
|5     |ultranet_bd_axi_dma_0_0         |     1|
|6     |ultranet_bd_axi_smc_0           |     1|
|7     |ultranet_bd_rst_ps8_0_100M_0    |     1|
|8     |ultranet_bd_ultra_net_0_0       |     1|
|9     |ultranet_bd_xbar_0              |     1|
|10    |ultranet_bd_zynq_ultra_ps_e_0_0 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------------+------+
|      |Instance             |Module                         |Cells |
+------+---------------------+-------------------------------+------+
|1     |top                  |                               |  3042|
|2     |  ultranet_bd_i      |ultranet_bd                    |  3042|
|3     |    ps8_0_axi_periph |ultranet_bd_ps8_0_axi_periph_0 |  1374|
|4     |      s00_couplers   |s00_couplers_imp_1OIFL1L       |   519|
|5     |      s01_couplers   |s01_couplers_imp_JD7107        |   519|
+------+---------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.410 ; gain = 702.828 ; free physical = 15702 ; free virtual = 24779
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3088.410 ; gain = 579.078 ; free physical = 15747 ; free virtual = 24824
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3088.418 ; gain = 702.828 ; free physical = 15747 ; free virtual = 24824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.418 ; gain = 0.000 ; free physical = 15816 ; free virtual = 24893
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.160 ; gain = 0.000 ; free physical = 15746 ; free virtual = 24822
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 3125.129 ; gain = 1573.539 ; free physical = 15865 ; free virtual = 24941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3125.129 ; gain = 0.000 ; free physical = 15865 ; free virtual = 24941
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/ultranet_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ultranet_bd_wrapper_utilization_synth.rpt -pb ultranet_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 10 21:59:03 2022...
