{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552982224196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552982224204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 10:57:04 2019 " "Processing started: Tue Mar 19 10:57:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552982224204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982224204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982224205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552982224974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552982224974 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Controller_Unit Controller_Unit.v(13) " "Verilog Module Declaration warning at Controller_Unit.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Controller_Unit\"" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Unit " "Found entity 1: Controller_Unit" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant_Value_Generator " "Found entity 1: Constant_Value_Generator" {  } { { "Constant_Value_Generator.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Constant_Value_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALP " "Found entity 1: ALP" {  } { { "ALP.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982235602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235602 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Controller_Unit Controller_Unit.v(27) " "Verilog HDL Parameter Declaration warning at Controller_Unit.v(27): Parameter Declaration in module \"Controller_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1552982235602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552982235657 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ERR de0nano_embedding.v(97) " "Output port \"ERR\" at de0nano_embedding.v(97) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552982235659 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Unit Controller_Unit:CONTROL " "Elaborating entity \"Controller_Unit\" for hierarchy \"Controller_Unit:CONTROL\"" {  } { { "de0nano_embedding.v" "CONTROL" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235661 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(69) " "Verilog HDL Always Construct warning at Controller_Unit.v(69): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235661 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(69) " "Verilog HDL Always Construct warning at Controller_Unit.v(69): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1m Controller_Unit.v(82) " "Verilog HDL Always Construct warning at Controller_Unit.v(82): variable \"R1m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(84) " "Verilog HDL Always Construct warning at Controller_Unit.v(84): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(86) " "Verilog HDL Always Construct warning at Controller_Unit.v(86): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(101) " "Verilog HDL Always Construct warning at Controller_Unit.v(101): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(104) " "Verilog HDL Always Construct warning at Controller_Unit.v(104): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(104) " "Verilog HDL Always Construct warning at Controller_Unit.v(104): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235662 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(121) " "Verilog HDL Always Construct warning at Controller_Unit.v(121): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(123) " "Verilog HDL Always Construct warning at Controller_Unit.v(123): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(134) " "Verilog HDL Always Construct warning at Controller_Unit.v(134): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(149) " "Verilog HDL Always Construct warning at Controller_Unit.v(149): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(156) " "Verilog HDL Always Construct warning at Controller_Unit.v(156): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(163) " "Verilog HDL Always Construct warning at Controller_Unit.v(163): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(165) " "Verilog HDL Always Construct warning at Controller_Unit.v(165): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235663 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(171) " "Verilog HDL Always Construct warning at Controller_Unit.v(171): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(178) " "Verilog HDL Always Construct warning at Controller_Unit.v(178): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(180) " "Verilog HDL Always Construct warning at Controller_Unit.v(180): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(186) " "Verilog HDL Always Construct warning at Controller_Unit.v(186): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(197) " "Verilog HDL Always Construct warning at Controller_Unit.v(197): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(199) " "Verilog HDL Always Construct warning at Controller_Unit.v(199): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(210) " "Verilog HDL Always Construct warning at Controller_Unit.v(210): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235664 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller_Unit.v(47) " "Verilog HDL Case Statement warning at Controller_Unit.v(47): incomplete case statement has no default case item" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552982235665 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS Controller_Unit.v(44) " "Verilog HDL Always Construct warning at Controller_Unit.v(44): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235665 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller_Unit.v(291) " "Verilog HDL Case Statement warning at Controller_Unit.v(291): incomplete case statement has no default case item" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552982235665 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Controller_Unit.v(291) " "Verilog HDL Case Statement information at Controller_Unit.v(291): all case item expressions in this case statement are onehot" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552982235665 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(341) " "Verilog HDL Always Construct warning at Controller_Unit.v(341): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235665 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(341) " "Verilog HDL Always Construct warning at Controller_Unit.v(341): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235665 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1m Controller_Unit.v(380) " "Verilog HDL Always Construct warning at Controller_Unit.v(380): variable \"R1m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235666 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(390) " "Verilog HDL Always Construct warning at Controller_Unit.v(390): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 390 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235666 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(432) " "Verilog HDL Always Construct warning at Controller_Unit.v(432): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235666 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(441) " "Verilog HDL Always Construct warning at Controller_Unit.v(441): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235666 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(441) " "Verilog HDL Always Construct warning at Controller_Unit.v(441): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235666 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(489) " "Verilog HDL Always Construct warning at Controller_Unit.v(489): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(567) " "Verilog HDL Always Construct warning at Controller_Unit.v(567): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 567 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(567) " "Verilog HDL Always Construct warning at Controller_Unit.v(567): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 567 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(581) " "Verilog HDL Always Construct warning at Controller_Unit.v(581): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 581 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(581) " "Verilog HDL Always Construct warning at Controller_Unit.v(581): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 581 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(603) " "Verilog HDL Always Construct warning at Controller_Unit.v(603): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 603 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(612) " "Verilog HDL Always Construct warning at Controller_Unit.v(612): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 612 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235667 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(633) " "Verilog HDL Always Construct warning at Controller_Unit.v(633): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982235668 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller_Unit.v(269) " "Verilog HDL Case Statement warning at Controller_Unit.v(269): incomplete case statement has no default case item" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 269 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552982235668 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0WE Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R0WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1WE Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R1WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"ASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Src Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R1Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0Src Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R0Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AccParallel Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"AccParallel\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QSrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QzSrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QzSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QParallel Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QParallel\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AccRight Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"AccRight\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QRight Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QRight\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235669 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235670 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] Controller_Unit.v(265) " "Inferred latch for \"r\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235671 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] Controller_Unit.v(265) " "Inferred latch for \"r\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QRight Controller_Unit.v(265) " "Inferred latch for \"QRight\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccRight Controller_Unit.v(265) " "Inferred latch for \"AccRight\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QParallel Controller_Unit.v(265) " "Inferred latch for \"QParallel\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QzSrc Controller_Unit.v(265) " "Inferred latch for \"QzSrc\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QSrc Controller_Unit.v(265) " "Inferred latch for \"QSrc\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccParallel Controller_Unit.v(265) " "Inferred latch for \"AccParallel\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[0\] Controller_Unit.v(265) " "Inferred latch for \"R0Src\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[1\] Controller_Unit.v(265) " "Inferred latch for \"R0Src\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Src Controller_Unit.v(265) " "Inferred latch for \"R1Src\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235672 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Controller_Unit.v(265) " "Inferred latch for \"ALUCtrl\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235673 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Controller_Unit.v(265) " "Inferred latch for \"ALUCtrl\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235673 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Controller_Unit.v(265) " "Inferred latch for \"ALUCtrl\[2\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235673 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[0\] Controller_Unit.v(265) " "Inferred latch for \"ASrc\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235673 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[1\] Controller_Unit.v(265) " "Inferred latch for \"ASrc\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235673 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[0\] Controller_Unit.v(265) " "Inferred latch for \"BSrc\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235673 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[1\] Controller_Unit.v(265) " "Inferred latch for \"BSrc\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1WE Controller_Unit.v(265) " "Inferred latch for \"R1WE\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0WE Controller_Unit.v(265) " "Inferred latch for \"R0WE\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] Controller_Unit.v(44) " "Inferred latch for \"NS\[0\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] Controller_Unit.v(44) " "Inferred latch for \"NS\[1\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] Controller_Unit.v(44) " "Inferred latch for \"NS\[2\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] Controller_Unit.v(44) " "Inferred latch for \"NS\[3\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235674 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[4\] Controller_Unit.v(44) " "Inferred latch for \"NS\[4\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235675 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP ALP:DATAPATH " "Elaborating entity \"ALP\" for hierarchy \"ALP:DATAPATH\"" {  } { { "de0nano_embedding.v" "DATAPATH" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235690 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "OverF " "Pin \"OverF\" overlaps another pin, block, or symbol" {  } { { "ALP.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 272 960 976 448 "OverF" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1552982235692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ALP:DATAPATH\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"ALP:DATAPATH\|alu:ALU\"" {  } { { "ALP.bdf" "ALU" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 488 696 912 632 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235693 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235694 "|ALP|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982235694 "|ALP|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu.v(47) " "Inferred latch for \"OVF\" at alu.v(47)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235694 "|ALP|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu.v(47) " "Inferred latch for \"CO\" at alu.v(47)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982235694 "|ALP|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ALP:DATAPATH\|mux4:inst6 " "Elaborating entity \"mux4\" for hierarchy \"ALP:DATAPATH\|mux4:inst6\"" {  } { { "ALP.bdf" "inst6" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 680 376 616 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst5 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst5\"" {  } { { "ALP.bdf" "inst5" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 792 64 224 872 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg ALP:DATAPATH\|shift_reg:AccReg " "Elaborating entity \"shift_reg\" for hierarchy \"ALP:DATAPATH\|shift_reg:AccReg\"" {  } { { "ALP.bdf" "AccReg" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 568 1088 1288 744 "AccReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALP:DATAPATH\|mux2:inst13 " "Elaborating entity \"mux2\" for hierarchy \"ALP:DATAPATH\|mux2:inst13\"" {  } { { "ALP.bdf" "inst13" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 296 1480 1592 528 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_B ALP:DATAPATH\|register_B:R1reg " "Elaborating entity \"register_B\" for hierarchy \"ALP:DATAPATH\|register_B:R1reg\"" {  } { { "ALP.bdf" "R1reg" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 456 24 224 568 "R1reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst7 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst7\"" {  } { { "ALP.bdf" "inst7" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 640 64 224 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst9 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst9\"" {  } { { "ALP.bdf" "inst9" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 336 368 528 416 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_A ALP:DATAPATH\|register_A:Qzero " "Elaborating entity \"register_A\" for hierarchy \"ALP:DATAPATH\|register_A:Qzero\"" {  } { { "ALP.bdf" "Qzero" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 744 1600 1800 856 "Qzero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_A ALP:DATAPATH\|register_A:ERR_E " "Elaborating entity \"register_A\" for hierarchy \"ALP:DATAPATH\|register_A:ERR_E\"" {  } { { "ALP.bdf" "ERR_E" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 400 1088 1288 512 "ERR_E" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALP:DATAPATH\|mux2:inst17 " "Elaborating entity \"mux2\" for hierarchy \"ALP:DATAPATH\|mux2:inst17\"" {  } { { "ALP.bdf" "inst17" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 248 1912 2144 360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982235727 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552982236314 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1552982236314 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982236314 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1552982236314 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] VCC pin " "The pin \"GPIO_0\[2\]\" is fed by VCC" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552982236315 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1552982236315 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_Unit:CONTROL\|QRight Controller_Unit:CONTROL\|AccRight " "Duplicate LATCH primitive \"Controller_Unit:CONTROL\|QRight\" merged with LATCH primitive \"Controller_Unit:CONTROL\|AccRight\"" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1552982236316 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1552982236316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R1Src " "Latch Controller_Unit:CONTROL\|R1Src has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R0WE " "Latch Controller_Unit:CONTROL\|R0WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R1WE " "Latch Controller_Unit:CONTROL\|R1WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R0Src\[0\] " "Latch Controller_Unit:CONTROL\|R0Src\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R0Src\[1\] " "Latch Controller_Unit:CONTROL\|R0Src\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ASrc\[0\] " "Latch Controller_Unit:CONTROL\|ASrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ASrc\[1\] " "Latch Controller_Unit:CONTROL\|ASrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|BSrc\[0\] " "Latch Controller_Unit:CONTROL\|BSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|BSrc\[1\] " "Latch Controller_Unit:CONTROL\|BSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236317 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ALUCtrl\[0\] " "Latch Controller_Unit:CONTROL\|ALUCtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ALUCtrl\[1\] " "Latch Controller_Unit:CONTROL\|ALUCtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ALUCtrl\[2\] " "Latch Controller_Unit:CONTROL\|ALUCtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|AccRight " "Latch Controller_Unit:CONTROL\|AccRight has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|AccParallel " "Latch Controller_Unit:CONTROL\|AccParallel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[1\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|QParallel " "Latch Controller_Unit:CONTROL\|QParallel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|QSrc " "Latch Controller_Unit:CONTROL\|QSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|QzSrc " "Latch Controller_Unit:CONTROL\|QzSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[0\] " "Latch Controller_Unit:CONTROL\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[1\] " "Latch Controller_Unit:CONTROL\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236318 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[2\] " "Latch Controller_Unit:CONTROL\|NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[3\] " "Latch Controller_Unit:CONTROL\|NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[4\] " "Latch Controller_Unit:CONTROL\|NS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:DATAPATH\|alu:ALU\|CO " "Latch ALP:DATAPATH\|alu:ALU\|CO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|ALUCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller_Unit:CONTROL\|ALUCtrl\[2\] " "Ports ENA and CLR on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""}  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:DATAPATH\|alu:ALU\|OVF " "Latch ALP:DATAPATH\|alu:ALU\|OVF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|ALUCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller_Unit:CONTROL\|ALUCtrl\[2\] " "Ports ENA and CLR on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""}  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|r\[0\] " "Latch Controller_Unit:CONTROL\|r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALP:DATAPATH\|register_B:R0reg\|A\[3\] " "Ports D and ENA on the latch are fed by the same signal ALP:DATAPATH\|register_B:R0reg\|A\[3\]" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982236319 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982236319 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552982236547 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552982236547 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1552982236547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ERR GND " "Pin \"ERR\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552982236547 "|de0nano_embedding|ERR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552982236547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552982236646 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "RST GPIO_0\[1\] " "Output pin \"RST\" driven by bidirectional pin \"GPIO_0\[1\]\" cannot be tri-stated" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 98 -1 0 } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1552982236770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552982238296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982238296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552982238356 "|de0nano_embedding|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552982238356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552982238356 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552982238356 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552982238356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552982238356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552982238356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552982238377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 10:57:18 2019 " "Processing ended: Tue Mar 19 10:57:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552982238377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552982238377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552982238377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982238377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1552982239838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552982239845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 10:57:19 2019 " "Processing started: Tue Mar 19 10:57:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552982239845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552982239845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552982239846 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552982240049 ""}
{ "Info" "0" "" "Project  = de0nano_embedding" {  } {  } 0 0 "Project  = de0nano_embedding" 0 0 "Fitter" 0 0 1552982240049 ""}
{ "Info" "0" "" "Revision = de0nano_embedding" {  } {  } 0 0 "Revision = de0nano_embedding" 0 0 "Fitter" 0 0 1552982240049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552982240177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552982240178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0nano_embedding EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0nano_embedding\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552982240188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552982240248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552982240248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552982240397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552982240407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552982240773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552982240773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552982240773 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552982240773 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552982240779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552982240779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552982240779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552982240779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552982240779 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552982240779 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552982240782 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 101 " "No exact pin location assignment(s) for 53 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1552982241158 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1552982241468 ""}
{ "Info" "ISTA_SDC_FOUND" "de0nano_embedding.SDC " "Reading SDC File: 'de0nano_embedding.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552982241469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de0nano_embedding.sdc 9 CLOCK_50 port " "Ignored filter at de0nano_embedding.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552982241471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de0nano_embedding.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at de0nano_embedding.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552982241472 ""}  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552982241472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552982241472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1552982241473 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|AccRight~6  from: datab  to: combout " "Cell: CONTROL\|AccRight~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~0  from: datac  to: combout " "Cell: CONTROL\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~1  from: datac  to: combout " "Cell: CONTROL\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux11~7  from: datac  to: combout " "Cell: CONTROL\|Mux11~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~0  from: datac  to: combout " "Cell: CONTROL\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~1  from: datac  to: combout " "Cell: CONTROL\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~0  from: datac  to: combout " "Cell: CONTROL\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~1  from: datac  to: combout " "Cell: CONTROL\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux23~0  from: datac  to: combout " "Cell: CONTROL\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: dataa  to: combout " "Cell: CONTROL\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: datac  to: combout " "Cell: CONTROL\|Mux25~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datab  to: combout " "Cell: CONTROL\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datac  to: combout " "Cell: CONTROL\|Mux25~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: dataa  to: combout " "Cell: CONTROL\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: datac  to: combout " "Cell: CONTROL\|Mux26~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: datab  to: combout " "Cell: CONTROL\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: datac  to: combout " "Cell: CONTROL\|Mux26~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~0  from: datac  to: combout " "Cell: CONTROL\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~1  from: datac  to: combout " "Cell: CONTROL\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~14  from: datac  to: combout " "Cell: CONTROL\|Mux5~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~32  from: datac  to: combout " "Cell: CONTROL\|Mux5~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~4  from: datad  to: combout " "Cell: CONTROL\|Selector0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~6  from: datac  to: combout " "Cell: CONTROL\|Selector0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~7  from: datac  to: combout " "Cell: CONTROL\|Selector0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|r\[0\]~4  from: dataa  to: combout " "Cell: CONTROL\|r\[0\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982241475 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1552982241475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1552982241478 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1552982241479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|Count\[0\] " "Destination node Controller_Unit:CONTROL\|Count\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|Count\[1\] " "Destination node Controller_Unit:CONTROL\|Count\[1\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|Count\[2\] " "Destination node Controller_Unit:CONTROL\|Count\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|CS\[1\] " "Destination node Controller_Unit:CONTROL\|CS\[1\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|CS\[2\] " "Destination node Controller_Unit:CONTROL\|CS\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|CS\[3\] " "Destination node Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller_Unit:CONTROL\|CS\[4\] " "Destination node Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALP:DATAPATH\|register_A:Qzero\|A\[0\] " "Destination node ALP:DATAPATH\|register_A:Qzero\|A\[0\]" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_A.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALP:DATAPATH\|register_B:R0reg\|A\[0\] " "Destination node ALP:DATAPATH\|register_B:R0reg\|A\[0\]" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALP:DATAPATH\|register_B:R0reg\|A\[1\] " "Destination node ALP:DATAPATH\|register_B:R0reg\|A\[1\]" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552982241508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1552982241508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552982241508 ""}  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552982241508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_Unit:CONTROL\|Mux30~1  " "Automatically promoted node Controller_Unit:CONTROL\|Mux30~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552982241509 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552982241509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_Unit:CONTROL\|R0Src\[1\]~0  " "Automatically promoted node Controller_Unit:CONTROL\|R0Src\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552982241509 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552982241509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller_Unit:CONTROL\|R0WE~0  " "Automatically promoted node Controller_Unit:CONTROL\|R0WE~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552982241509 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552982241509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552982241759 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552982241760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552982241760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552982241761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552982241762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552982241762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552982241762 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552982241763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552982241796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1552982241796 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552982241796 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 0 53 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 0 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1552982241807 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1552982241807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1552982241807 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 17 7 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 22 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1552982241808 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1552982241808 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1552982241808 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552982241893 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1552982241893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552982241896 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1552982241901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552982242679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552982242781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552982242797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552982245971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552982245971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552982246269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552982247766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552982247766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552982252244 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552982252244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552982252253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552982252387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552982252399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552982252614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552982252614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552982252791 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552982253248 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1552982253582 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 Cyclone IV E " "40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552982253602 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1552982253602 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552982253605 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1552982253605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.fit.smsg " "Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552982253679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 89 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5570 " "Peak virtual memory: 5570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552982254017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 10:57:34 2019 " "Processing ended: Tue Mar 19 10:57:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552982254017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552982254017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552982254017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552982254017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552982255205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552982255212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 10:57:35 2019 " "Processing started: Tue Mar 19 10:57:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552982255212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552982255212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552982255212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1552982255666 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1552982256284 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552982256311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552982256478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 10:57:36 2019 " "Processing ended: Tue Mar 19 10:57:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552982256478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552982256478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552982256478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552982256478 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1552982257144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552982257880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552982257888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 10:57:37 2019 " "Processing started: Tue Mar 19 10:57:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552982257888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1552982257888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0nano_embedding -c de0nano_embedding " "Command: quartus_sta de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1552982257888 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1552982258088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1552982258543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1552982258544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982258602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982258602 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1552982258825 ""}
{ "Info" "ISTA_SDC_FOUND" "de0nano_embedding.SDC " "Reading SDC File: 'de0nano_embedding.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552982258847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de0nano_embedding.sdc 9 CLOCK_50 port " "Ignored filter at de0nano_embedding.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552982258850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de0nano_embedding.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at de0nano_embedding.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552982258852 ""}  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552982258852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1552982258852 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982258854 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1552982258855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[3\] SW\[3\] " "create_clock -period 1.000 -name SW\[3\] SW\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1552982258855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller_Unit:CONTROL\|CS\[0\] Controller_Unit:CONTROL\|CS\[0\] " "create_clock -period 1.000 -name Controller_Unit:CONTROL\|CS\[0\] Controller_Unit:CONTROL\|CS\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1552982258855 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552982258855 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|AccRight~6  from: datad  to: combout " "Cell: CONTROL\|AccRight~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~0  from: datac  to: combout " "Cell: CONTROL\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~1  from: datac  to: combout " "Cell: CONTROL\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux11~7  from: datac  to: combout " "Cell: CONTROL\|Mux11~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~0  from: datac  to: combout " "Cell: CONTROL\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~1  from: datab  to: combout " "Cell: CONTROL\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~0  from: datac  to: combout " "Cell: CONTROL\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~1  from: dataa  to: combout " "Cell: CONTROL\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux23~0  from: datad  to: combout " "Cell: CONTROL\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: dataa  to: combout " "Cell: CONTROL\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: datad  to: combout " "Cell: CONTROL\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datab  to: combout " "Cell: CONTROL\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datac  to: combout " "Cell: CONTROL\|Mux25~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: dataa  to: combout " "Cell: CONTROL\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: datad  to: combout " "Cell: CONTROL\|Mux26~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: dataa  to: combout " "Cell: CONTROL\|Mux26~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: datab  to: combout " "Cell: CONTROL\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~0  from: datad  to: combout " "Cell: CONTROL\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~1  from: datac  to: combout " "Cell: CONTROL\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~14  from: datab  to: combout " "Cell: CONTROL\|Mux5~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~32  from: datac  to: combout " "Cell: CONTROL\|Mux5~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~4  from: datac  to: combout " "Cell: CONTROL\|Selector0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~6  from: datad  to: combout " "Cell: CONTROL\|Selector0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~7  from: datad  to: combout " "Cell: CONTROL\|Selector0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|r\[0\]~4  from: datac  to: combout " "Cell: CONTROL\|r\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982258857 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552982258857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552982258859 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1552982258860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1552982258870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552982258913 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552982258913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.205 " "Worst-case setup slack is -9.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.205            -128.045 Controller_Unit:CONTROL\|CS\[0\]  " "   -9.205            -128.045 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.476            -137.170 KEY\[1\]  " "   -7.476            -137.170 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.632             -32.391 SW\[3\]  " "   -5.632             -32.391 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982258916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.459 " "Worst-case hold slack is -1.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459              -2.823 SW\[3\]  " "   -1.459              -2.823 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -0.944 Controller_Unit:CONTROL\|CS\[0\]  " "   -0.563              -0.944 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 KEY\[1\]  " "    0.376               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982258922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552982258925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552982258928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.000 KEY\[1\]  " "   -3.000             -30.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[3\]  " "   -3.000              -3.000 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -3.328 Controller_Unit:CONTROL\|CS\[0\]  " "   -0.254              -3.328 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982258931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982258931 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1552982259025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552982259047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552982259439 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|AccRight~6  from: datad  to: combout " "Cell: CONTROL\|AccRight~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~0  from: datac  to: combout " "Cell: CONTROL\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~1  from: datac  to: combout " "Cell: CONTROL\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux11~7  from: datac  to: combout " "Cell: CONTROL\|Mux11~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~0  from: datac  to: combout " "Cell: CONTROL\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~1  from: datab  to: combout " "Cell: CONTROL\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~0  from: datac  to: combout " "Cell: CONTROL\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~1  from: dataa  to: combout " "Cell: CONTROL\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux23~0  from: datad  to: combout " "Cell: CONTROL\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: dataa  to: combout " "Cell: CONTROL\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: datad  to: combout " "Cell: CONTROL\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datab  to: combout " "Cell: CONTROL\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datac  to: combout " "Cell: CONTROL\|Mux25~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: dataa  to: combout " "Cell: CONTROL\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: datad  to: combout " "Cell: CONTROL\|Mux26~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: dataa  to: combout " "Cell: CONTROL\|Mux26~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: datab  to: combout " "Cell: CONTROL\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~0  from: datad  to: combout " "Cell: CONTROL\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~1  from: datac  to: combout " "Cell: CONTROL\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~14  from: datab  to: combout " "Cell: CONTROL\|Mux5~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~32  from: datac  to: combout " "Cell: CONTROL\|Mux5~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~4  from: datac  to: combout " "Cell: CONTROL\|Selector0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~6  from: datad  to: combout " "Cell: CONTROL\|Selector0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~7  from: datad  to: combout " "Cell: CONTROL\|Selector0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|r\[0\]~4  from: datac  to: combout " "Cell: CONTROL\|r\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259493 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552982259493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552982259494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552982259509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552982259509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.229 " "Worst-case setup slack is -8.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.229            -114.949 Controller_Unit:CONTROL\|CS\[0\]  " "   -8.229            -114.949 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.615            -121.354 KEY\[1\]  " "   -6.615            -121.354 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.923             -28.403 SW\[3\]  " "   -4.923             -28.403 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982259514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.410 " "Worst-case hold slack is -1.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410              -2.697 SW\[3\]  " "   -1.410              -2.697 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.696 Controller_Unit:CONTROL\|CS\[0\]  " "   -0.493              -0.696 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 KEY\[1\]  " "    0.333               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982259523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552982259532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552982259540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.000 KEY\[1\]  " "   -3.000             -30.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[3\]  " "   -3.000              -3.000 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -1.245 Controller_Unit:CONTROL\|CS\[0\]  " "   -0.149              -1.245 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982259544 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1552982259658 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|AccRight~6  from: datad  to: combout " "Cell: CONTROL\|AccRight~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~0  from: datac  to: combout " "Cell: CONTROL\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux0~1  from: datac  to: combout " "Cell: CONTROL\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux11~7  from: datac  to: combout " "Cell: CONTROL\|Mux11~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~0  from: datac  to: combout " "Cell: CONTROL\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux19~1  from: datab  to: combout " "Cell: CONTROL\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~0  from: datac  to: combout " "Cell: CONTROL\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux21~1  from: dataa  to: combout " "Cell: CONTROL\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux23~0  from: datad  to: combout " "Cell: CONTROL\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: dataa  to: combout " "Cell: CONTROL\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~0  from: datad  to: combout " "Cell: CONTROL\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datab  to: combout " "Cell: CONTROL\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux25~1  from: datac  to: combout " "Cell: CONTROL\|Mux25~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: dataa  to: combout " "Cell: CONTROL\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~4  from: datad  to: combout " "Cell: CONTROL\|Mux26~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: dataa  to: combout " "Cell: CONTROL\|Mux26~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux26~5  from: datab  to: combout " "Cell: CONTROL\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~0  from: datad  to: combout " "Cell: CONTROL\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux2~1  from: datac  to: combout " "Cell: CONTROL\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~14  from: datab  to: combout " "Cell: CONTROL\|Mux5~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Mux5~32  from: datac  to: combout " "Cell: CONTROL\|Mux5~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~4  from: datac  to: combout " "Cell: CONTROL\|Selector0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~6  from: datad  to: combout " "Cell: CONTROL\|Selector0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|Selector0~7  from: datad  to: combout " "Cell: CONTROL\|Selector0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROL\|r\[0\]~4  from: datac  to: combout " "Cell: CONTROL\|r\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552982259734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552982259734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552982259736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1552982259741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1552982259741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.325 " "Worst-case setup slack is -5.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.325             -69.468 Controller_Unit:CONTROL\|CS\[0\]  " "   -5.325             -69.468 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.406             -75.451 KEY\[1\]  " "   -4.406             -75.451 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010             -15.586 SW\[3\]  " "   -3.010             -15.586 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982259746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.995 " "Worst-case hold slack is -0.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995              -2.154 SW\[3\]  " "   -0.995              -2.154 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -1.013 Controller_Unit:CONTROL\|CS\[0\]  " "   -0.304              -1.013 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 KEY\[1\]  " "    0.201               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982259755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552982259761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552982259768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.347 KEY\[1\]  " "   -3.000             -35.347 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.724 SW\[3\]  " "   -3.000              -4.724 SW\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.126 Controller_Unit:CONTROL\|CS\[0\]  " "   -0.034              -0.126 Controller_Unit:CONTROL\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552982259774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552982259774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552982260351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552982260352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552982260443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 10:57:40 2019 " "Processing ended: Tue Mar 19 10:57:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552982260443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552982260443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552982260443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1552982260443 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 256 s " "Quartus Prime Full Compilation was successful. 0 errors, 256 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1552982261198 ""}
