##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_Tmr_Button
		4.2::Critical Path Report for Clk_Tmr_CH1
		4.3::Critical Path Report for Clk_Tmr_CH2
		4.4::Critical Path Report for Clk_Tmr_CH3
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for UART_1_IntClock
		4.7::Critical Path Report for UART_2_IntClock
		4.8::Critical Path Report for WaveDAC8_DacClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. WaveDAC8_DacClk:R)
		5.4::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
		5.5::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.6::Critical Path Report for (Clk_Tmr_CH3:R vs. Clk_Tmr_CH3:R)
		5.7::Critical Path Report for (Clk_Tmr_CH2:R vs. Clk_Tmr_CH2:R)
		5.8::Critical Path Report for (Clk_Tmr_CH1:R vs. Clk_Tmr_CH1:R)
		5.9::Critical Path Report for (Clk_Tmr_Button:R vs. Clk_Tmr_Button:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_theACLK                  | N/A                    | Target: 1.80 MHz   | 
Clock: ADC_theACLK(fixed-function)  | N/A                    | Target: 1.80 MHz   | 
Clock: Clk_Tmr_Button               | Frequency: 109.02 MHz  | Target: 0.00 MHz   | 
Clock: Clk_Tmr_CH1                  | Frequency: 79.52 MHz   | Target: 0.00 MHz   | 
Clock: Clk_Tmr_CH2                  | Frequency: 83.41 MHz   | Target: 0.00 MHz   | 
Clock: Clk_Tmr_CH3                  | Frequency: 82.50 MHz   | Target: 0.00 MHz   | 
Clock: Clock_500Hz                  | N/A                    | Target: 0.00 MHz   | 
Clock: Clock_500Hz(routed)          | N/A                    | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 81.34 MHz   | Target: 36.00 MHz  | 
Clock: CyILO                        | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                    | Target: 36.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                    | Target: 36.00 MHz  | 
Clock: UART_1_IntClock              | Frequency: 54.37 MHz   | Target: 0.92 MHz   | 
Clock: UART_2_IntClock              | Frequency: 51.42 MHz   | Target: 0.92 MHz   | 
Clock: WaveDAC8_DacClk              | Frequency: 160.94 MHz  | Target: 0.01 MHz   | 
Clock: WaveDAC8_DacClk(routed)      | N/A                    | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_Tmr_Button   Clk_Tmr_Button   1e+009           999990828   N/A              N/A         N/A              N/A         N/A              N/A         
Clk_Tmr_CH1      Clk_Tmr_CH1      1e+009           999987424   N/A              N/A         N/A              N/A         N/A              N/A         
Clk_Tmr_CH2      Clk_Tmr_CH2      1e+009           999988011   N/A              N/A         N/A              N/A         N/A              N/A         
Clk_Tmr_CH3      Clk_Tmr_CH3      1e+009           999987878   N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  27777.8          15484       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_2_IntClock  27777.8          17370       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        WaveDAC8_DacClk  27777.8          21564       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.08333e+006     1064940     N/A              N/A         N/A              N/A         N/A              N/A         
UART_2_IntClock  UART_2_IntClock  1.08333e+006     1063887     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase   
----------------  ------------  -----------------  
Tx_Debug(0)_PAD   28606         UART_1_IntClock:R  
Tx_Screen(0)_PAD  28085         UART_2_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_Tmr_Button
********************************************
Clock: Clk_Tmr_Button
Frequency: 109.02 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Button:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Button:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999990828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                       -350
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   1600   1600  999990828  RISE       1
\Timer_Button:TimerUDB:status_tc\/main_1        macrocell3      2582   4182  999990828  RISE       1
\Timer_Button:TimerUDB:status_tc\/q             macrocell3      2345   6527  999990828  RISE       1
\Timer_Button:TimerUDB:rstSts:stsreg\/status_0  statusicell1    2296   8822  999990828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:rstSts:stsreg\/clock                statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clk_Tmr_CH1
*****************************************
Clock: Clk_Tmr_CH1
Frequency: 79.52 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987424p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3576   6026  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590   9616  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0   9616  999987424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clk_Tmr_CH2
*****************************************
Clock: Clk_Tmr_CH2
Frequency: 83.41 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999988011p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2989   5439  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   3590   9029  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0   9029  999988011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clk_Tmr_CH3
*****************************************
Clock: Clk_Tmr_CH3
Frequency: 82.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987878p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3122   5572  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590   9162  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0   9162  999987878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell13      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 81.34 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 15484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9836
-------------------------------------   ---- 
End-of-path arrival time (ps)           9836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out                   synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2      macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q           macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_break_detect\/main_3  macrocell41   3858   9836  15484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 54.37 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14063
-------------------------------------   ----- 
End-of-path arrival time (ps)           14063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell5      7171   7301  1064940  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell5      2345   9646  1064940  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   4417  14063  1064940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_2_IntClock
*********************************************
Clock: UART_2_IntClock
Frequency: 51.42 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15117
-------------------------------------   ----- 
End-of-path arrival time (ps)           15117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell44      875    875  1063887  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell13     7534   8409  1063887  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell13     2345  10754  1063887  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   4362  15117  1063887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for WaveDAC8_DacClk
*********************************************
Clock: WaveDAC8_DacClk
Frequency: 160.94 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 21564p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#4500 vs. WaveDAC8_DacClk:R#2)   27778
- Setup time                                                -2457
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0  controlcell1   1435   1435  21564  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell23    2321   3756  21564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\WaveDAC8:Net_134\/clock_0                                 macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_2_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 17370p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25348

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out                     synccell         710    710  17370  RISE       1
\UART_2:BUART:rx_postpoll\/main_2         macrocell17     2619   3329  17370  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell17     2345   5674  17370  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2304   7978  17370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 15484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9836
-------------------------------------   ---- 
End-of-path arrival time (ps)           9836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out                   synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2      macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q           macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_break_detect\/main_3  macrocell41   3858   9836  15484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. WaveDAC8_DacClk:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 21564p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#4500 vs. WaveDAC8_DacClk:R#2)   27778
- Setup time                                                -2457
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0  controlcell1   1435   1435  21564  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell23    2321   3756  21564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\WaveDAC8:Net_134\/clock_0                                 macrocell23         0      0  RISE       1


5.4::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15117
-------------------------------------   ----- 
End-of-path arrival time (ps)           15117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell44      875    875  1063887  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell13     7534   8409  1063887  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell13     2345  10754  1063887  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   4362  15117  1063887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14063
-------------------------------------   ----- 
End-of-path arrival time (ps)           14063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell5      7171   7301  1064940  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell5      2345   9646  1064940  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   4417  14063  1064940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (Clk_Tmr_CH3:R vs. Clk_Tmr_CH3:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987878p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3122   5572  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590   9162  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0   9162  999987878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell13      0      0  RISE       1


5.7::Critical Path Report for (Clk_Tmr_CH2:R vs. Clk_Tmr_CH2:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999988011p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2989   5439  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   3590   9029  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0   9029  999988011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1


5.8::Critical Path Report for (Clk_Tmr_CH1:R vs. Clk_Tmr_CH1:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987424p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3576   6026  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590   9616  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0   9616  999987424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell9       0      0  RISE       1


5.9::Critical Path Report for (Clk_Tmr_Button:R vs. Clk_Tmr_Button:R)
*********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Button:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Button:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999990828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                       -350
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   1600   1600  999990828  RISE       1
\Timer_Button:TimerUDB:status_tc\/main_1        macrocell3      2582   4182  999990828  RISE       1
\Timer_Button:TimerUDB:status_tc\/q             macrocell3      2345   6527  999990828  RISE       1
\Timer_Button:TimerUDB:rstSts:stsreg\/status_0  statusicell1    2296   8822  999990828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:rstSts:stsreg\/clock                statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 15484p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9836
-------------------------------------   ---- 
End-of-path arrival time (ps)           9836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out                   synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2      macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q           macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_break_detect\/main_3  macrocell41   3858   9836  15484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 15507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out               synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell34   3835   9814  15507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_1\/main_3
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 16236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out               synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_state_1\/main_3   macrocell30   3106   9085  16236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 16236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out               synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell31   3106   9085  16236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 16236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out               synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2  macrocell9    2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q       macrocell9    2345   5979  15484  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell40   3106   9085  16236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 16278p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25348

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out                      synccell         710    710  15484  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell9      2924   3634  15484  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell9      2345   5979  15484  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   3091   9069  16278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 17370p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25348

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out                     synccell         710    710  17370  RISE       1
\UART_2:BUART:rx_postpoll\/main_2         macrocell17     2619   3329  17370  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell17     2345   5674  17370  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2304   7978  17370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 21070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out             synccell       710    710  17370  RISE       1
\UART_2:BUART:rx_state_2\/main_9  macrocell52   3540   4250  21070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:rx_last\/main_0
Capture Clock  : \UART_2:BUART:rx_last\/clock_0
Path slack     : 21070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out          synccell       710    710  17370  RISE       1
\UART_2:BUART:rx_last\/main_0  macrocell58   3540   4250  21070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_last\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_10
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 21073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out               synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_state_2\/main_10  macrocell34   3538   4248  21073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 21121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out              synccell       710    710  17370  RISE       1
\UART_2:BUART:rx_state_0\/main_10  macrocell49   3490   4200  21121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:pollcount_0\/main_3
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 21218p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out              synccell       710    710  17370  RISE       1
\UART_2:BUART:pollcount_0\/main_3  macrocell56   3393   4103  21218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg:Sync:ctrl_reg\/control_0
Path End       : \WaveDAC8:Net_134\/main_0
Capture Clock  : \WaveDAC8:Net_134\/clock_0
Path slack     : 21564p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#4500 vs. WaveDAC8_DacClk:R#2)   27778
- Setup time                                                -2457
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg:Sync:ctrl_reg\/control_0  controlcell1   1435   1435  21564  RISE       1
\WaveDAC8:Net_134\/main_0              macrocell23    2321   3756  21564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\WaveDAC8:Net_134\/clock_0                                 macrocell23         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out  synccell       710    710  15484  RISE       1
MODIN1_1/main_4       macrocell37   2938   3648  21673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out  synccell       710    710  15484  RISE       1
MODIN1_0/main_3       macrocell38   2938   3648  21673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 21673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_1_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)_SYNC/out           synccell       710    710  15484  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell42   2938   3648  21673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:pollcount_1\/main_4
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 21992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3329
-------------------------------------   ---- 
End-of-path arrival time (ps)           3329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out              synccell       710    710  17370  RISE       1
\UART_2:BUART:pollcount_1\/main_4  macrocell55   2619   3329  21992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Screen(0)_SYNC/out
Path End       : \UART_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 21992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_2_IntClock:R#2)   27778
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3329
-------------------------------------   ---- 
End-of-path arrival time (ps)           3329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Screen(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Screen(0)_SYNC/out              synccell       710    710  17370  RISE       1
\UART_2:BUART:rx_status_3\/main_7  macrocell57   2619   3329  21992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15117
-------------------------------------   ----- 
End-of-path arrival time (ps)           15117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell44      875    875  1063887  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell13     7534   8409  1063887  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell13     2345  10754  1063887  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   4362  15117  1063887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079003

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14063
-------------------------------------   ----- 
End-of-path arrival time (ps)           14063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell5      7171   7301  1064940  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell5      2345   9646  1064940  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   4417  14063  1064940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079573

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14443
-------------------------------------   ----- 
End-of-path arrival time (ps)           14443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q            macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_counter_load\/main_3  macrocell16   8324   9199  1065131  RISE       1
\UART_2:BUART:rx_counter_load\/q       macrocell16   2345  11544  1065131  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/load   count7cell    2898  14443  1065131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_2:BUART:sTX:TxSts\/clock
Path slack     : 1065674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17309
-------------------------------------   ----- 
End-of-path arrival time (ps)           17309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q        macrocell44     875    875  1063887  RISE       1
\UART_2:BUART:tx_status_0\/main_0  macrocell14   10469  11344  1065674  RISE       1
\UART_2:BUART:tx_status_0\/q       macrocell14    2345  13689  1065674  RISE       1
\UART_2:BUART:sTX:TxSts\/status_0  statusicell4   3620  17309  1065674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxSts\/clock                             statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079573

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q            macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell8    6905   7780  1066522  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell8    2345  10125  1066522  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2927  13052  1066522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066704p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12419
-------------------------------------   ----- 
End-of-path arrival time (ps)           12419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                macrocell45      875    875  1066635  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5  11544  12419  1066704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1068009p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14975
-------------------------------------   ----- 
End-of-path arrival time (ps)           14975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q        macrocell26     875    875  1068009  RISE       1
\UART_1:BUART:tx_status_0\/main_0  macrocell6     9443  10318  1068009  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell6     2345  12663  1068009  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell2   2312  14975  1068009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068236p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10887
-------------------------------------   ----- 
End-of-path arrival time (ps)           10887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell26      875    875  1068009  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2  10012  10887  1068236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10749
-------------------------------------   ----- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q                macrocell30      875    875  1066522  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   9874  10749  1068375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                macrocell44      875    875  1063887  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   8863   9738  1069385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069588p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  1065942  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   9405   9535  1069588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1070318p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q            macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_break_detect\/main_0  macrocell41   9683  10558  1070318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1070319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q         macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell32   9683  10558  1070319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070335p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q               macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell36   9666  10541  1070335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q               macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_3  macrocell54   9035   9910  1070966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1070976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_state_3\/main_4  macrocell51   9025   9900  1070976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1071023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   2510   2510  1068216  RISE       1
\UART_2:BUART:tx_state_0\/main_3                  macrocell45     7343   9853  1071023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1071156p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9720
-------------------------------------   ---- 
End-of-path arrival time (ps)           9720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q      macrocell44    875    875  1063887  RISE       1
\UART_2:BUART:tx_bitclk\/main_0  macrocell47   8845   9720  1071156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:txn\/main_1
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1071167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q  macrocell44    875    875  1063887  RISE       1
\UART_2:BUART:txn\/main_1    macrocell43   8834   9709  1071167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1071468p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9408
-------------------------------------   ---- 
End-of-path arrival time (ps)           9408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26    875    875  1068009  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell28   8533   9408  1071468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_2:BUART:txn\/main_3
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1071599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   3060   3060  1071599  RISE       1
\UART_2:BUART:txn\/main_3                macrocell43     6217   9277  1071599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1071822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell48    875    875  1066374  RISE       1
\UART_2:BUART:rx_state_3\/main_0    macrocell51   8179   9054  1071822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1072273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_state_0\/main_4  macrocell49   7729   8604  1072273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   6667   6797  1072326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072367p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q        macrocell48    875    875  1066374  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_0  macrocell54   7634   8509  1072367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1072797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell26    875    875  1068009  RISE       1
\UART_1:BUART:txn\/main_1    macrocell25   7205   8080  1072797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_2:BUART:sRX:RxSts\/clock
Path slack     : 1072934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   2510   2510  1072934  RISE       1
\UART_2:BUART:rx_status_4\/main_1                 macrocell18     2303   4813  1072934  RISE       1
\UART_2:BUART:rx_status_4\/q                      macrocell18     2345   7158  1072934  RISE       1
\UART_2:BUART:sRX:RxSts\/status_4                 statusicell5    2891  10050  1072934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1072974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q        macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_status_3\/main_4  macrocell57   7027   7902  1072974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell26     7717   7847  1073029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q                macrocell49      875    875  1069885  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5118   5993  1073131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1073205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   2510   2510  1071766  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell27     5161   7671  1073205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q         macrocell49    875    875  1069885  RISE       1
\UART_2:BUART:rx_load_fifo\/main_1  macrocell50   6775   7650  1073227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1073232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7644
-------------------------------------   ---- 
End-of-path arrival time (ps)           7644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell49    875    875  1069885  RISE       1
\UART_2:BUART:rx_state_2\/main_1  macrocell52   6769   7644  1073232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_3\/q         macrocell51    875    875  1069163  RISE       1
\UART_2:BUART:rx_load_fifo\/main_3  macrocell50   6733   7608  1073268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1073272  RISE       1
\UART_2:BUART:rx_load_fifo\/main_7       macrocell50   6244   7604  1073272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1073277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell51    875    875  1069163  RISE       1
\UART_2:BUART:rx_state_2\/main_3  macrocell52   6725   7600  1073277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1073287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1073272  RISE       1
\UART_2:BUART:rx_state_2\/main_7         macrocell52   6229   7589  1073287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073389p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell32   6613   7488  1073389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1073403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell48    875    875  1066374  RISE       1
\UART_2:BUART:rx_state_0\/main_0    macrocell49   6599   7474  1073403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1073473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q      macrocell46    875    875  1066784  RISE       1
\UART_2:BUART:tx_bitclk\/main_3  macrocell47   6528   7403  1073473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1073496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  1073496  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell10     2316   4826  1073496  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell10     2345   7171  1073496  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell3    2317   9487  1073496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27    875    875  1065594  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell26   6458   7333  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell27    875    875  1065594  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell29   6458   7333  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1073638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  1065942  RISE       1
\UART_2:BUART:tx_state_1\/main_2               macrocell44     7108   7238  1073638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7143
-------------------------------------   ---- 
End-of-path arrival time (ps)           7143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q         macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_load_fifo\/main_4  macrocell50   6268   7143  1073733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1073745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell52    875    875  1065131  RISE       1
\UART_2:BUART:rx_state_2\/main_4  macrocell52   6256   7131  1073745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1073869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell34   6132   7007  1073869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1073875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26    875    875  1068009  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell27   6126   7001  1073875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell36   6077   6952  1073924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1073952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell27     6795   6925  1073952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1073959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_break_detect\/main_5  macrocell41   6042   6917  1073959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1074022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell29     6724   6854  1074022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1074153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  1065942  RISE       1
\UART_2:BUART:tx_state_0\/main_2               macrocell45     6594   6724  1074153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1074262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q      macrocell45    875    875  1066635  RISE       1
\UART_2:BUART:tx_bitclk\/main_1  macrocell47   5740   6615  1074262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_break_detect\/q  macrocell41    875    875  1074300  RISE       1
\UART_1:BUART:rx_state_2\/main_6  macrocell34   5702   6577  1074300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1074327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q        macrocell49    875    875  1069885  RISE       1
\UART_2:BUART:rx_status_3\/main_1  macrocell57   5674   6549  1074327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_1\/main_0
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_state_1\/main_0  macrocell30   5658   6533  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell31   5658   6533  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell40   5658   6533  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074354p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1074354  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell34   5163   6523  1074354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074357p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q         macrocell48      875    875  1066374  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   3891   4766  1074357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_status_1\/main_6
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1074361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1074354  RISE       1
\UART_1:BUART:rx_status_1\/main_6        macrocell39   5155   6515  1074361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1074354  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell33   5148   6508  1074368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1074375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6501
-------------------------------------   ---- 
End-of-path arrival time (ps)           6501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_3\/q        macrocell51    875    875  1069163  RISE       1
\UART_2:BUART:rx_status_3\/main_3  macrocell57   5626   6501  1074375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:txn\/main_4
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1074383p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q  macrocell46    875    875  1066784  RISE       1
\UART_2:BUART:txn\/main_4    macrocell43   5619   6494  1074383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell33   5607   6482  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell36   5605   6480  1074396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1074484p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_break_detect\/main_1  macrocell41   5517   6392  1074484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1074526p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  1065942  RISE       1
\UART_2:BUART:tx_state_2\/main_2               macrocell46     6221   6351  1074526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074588p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074588  RISE       1
\UART_1:BUART:rx_state_2\/main_9         macrocell34   4928   6288  1074588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell35      875    875  1073869  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3656   4531  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074588  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell33   4919   6279  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_status_1\/main_7
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1074598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074588  RISE       1
\UART_1:BUART:rx_status_1\/main_7        macrocell39   4918   6278  1074598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074659p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29    875    875  1074659  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell27   5342   6217  1074659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29    875    875  1074659  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell28   5342   6217  1074660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell27      875    875  1065594  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3585   4460  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell34   5334   6209  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_state_3\/main_0  macrocell33   5323   6198  1074678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_1\/main_0
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1074681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell30    875    875  1066522  RISE       1
\UART_1:BUART:rx_status_1\/main_0  macrocell39   5321   6196  1074681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1074726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074726  RISE       1
\UART_2:BUART:rx_state_2\/main_6         macrocell52   4790   6150  1074726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell31      875    875  1069500  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   3518   4393  1074730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_1\/main_2
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1074791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_status_1\/main_2  macrocell39   5211   6086  1074791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell32   5179   6054  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_break_detect\/main_4  macrocell41   5179   6054  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell36   5161   6036  1074841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_status_1\/main_5
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1074843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_break_detect\/q   macrocell41    875    875  1074300  RISE       1
\UART_1:BUART:rx_status_1\/main_5  macrocell39   5159   6034  1074843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074901p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell32   5100   5975  1074901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   3060   3060  1074921  RISE       1
\UART_1:BUART:txn\/main_3                macrocell25     2896   5956  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell29    875    875  1074659  RISE       1
\UART_1:BUART:txn\/main_6   macrocell25   5008   5883  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1075084  RISE       1
\UART_2:BUART:rx_load_fifo\/main_5       macrocell50   4432   5792  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1075118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1073272  RISE       1
\UART_2:BUART:rx_state_0\/main_7         macrocell49   4399   5759  1075118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075122p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q          macrocell53      875    875  1075122  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3126   4001  1075122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28    875    875  1066950  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell28   4835   5710  1075166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell28    875    875  1066950  RISE       1
\UART_1:BUART:txn\/main_4    macrocell25   4774   5649  1075227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell34   4727   5602  1075274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell33   4718   5593  1075283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_1\/main_1
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_status_1\/main_1  macrocell39   4715   5590  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075302p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074726  RISE       1
\UART_2:BUART:rx_load_fifo\/main_6       macrocell50   4214   5574  1075302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1075333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell46    875    875  1066784  RISE       1
\UART_2:BUART:tx_state_0\/main_4  macrocell45   4669   5544  1075333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_status_1\/main_9
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1075386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  1075386  RISE       1
\UART_1:BUART:rx_status_1\/main_9        macrocell39   4131   5491  1075386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell44    875    875  1063887  RISE       1
\UART_2:BUART:tx_state_1\/main_0  macrocell44   4503   5378  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1075501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell44    875    875  1063887  RISE       1
\UART_2:BUART:tx_state_0\/main_0  macrocell45   4501   5376  1075501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1075504p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell44    875    875  1063887  RISE       1
\UART_2:BUART:tx_state_2\/main_0  macrocell46   4497   5372  1075504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_1\/main_1
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 1075517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_state_1\/main_1  macrocell30   4485   5360  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell31   4485   5360  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell31    875    875  1069500  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell40   4485   5360  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_status_1\/main_8
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1075561  RISE       1
\UART_1:BUART:rx_status_1\/main_8        macrocell39   3956   5316  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075585p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28    875    875  1066950  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell26   4417   5292  1075585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1074354  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell31   3921   5281  1075595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell28    875    875  1066950  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell29   4400   5275  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1075084  RISE       1
\UART_2:BUART:rx_state_2\/main_5         macrocell52   3879   5239  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell27    875    875  1065594  RISE       1
\UART_1:BUART:txn\/main_2    macrocell25   4337   5212  1075664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1075674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1073272  RISE       1
\UART_2:BUART:rx_state_3\/main_7         macrocell51   3842   5202  1075674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    130    130  1064940  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell28     5058   5188  1075689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28    875    875  1066950  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell27   4267   5142  1075734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    130    130  1075824  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell26     4923   5053  1075824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1075846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell47    875    875  1075846  RISE       1
\UART_2:BUART:tx_state_2\/main_5  macrocell46   4156   5031  1075846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell47    875    875  1075846  RISE       1
\UART_2:BUART:tx_state_1\/main_5  macrocell44   4143   5018  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1075859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell47    875    875  1075846  RISE       1
\UART_2:BUART:tx_state_0\/main_5  macrocell45   4143   5018  1075859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_load_fifo\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1081143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_load_fifo\/q            macrocell50      875    875  1073044  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4398   5273  1075871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075917p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q   macrocell53    875    875  1075122  RISE       1
\UART_2:BUART:rx_load_fifo\/main_2  macrocell50   4084   4959  1075917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075921p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074588  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell31   3596   4956  1075921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1075933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell53    875    875  1075122  RISE       1
\UART_2:BUART:rx_state_2\/main_2   macrocell52   4068   4943  1075933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_1\/main_5
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_state_1\/main_5  macrocell30   4039   4914  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell31   4039   4914  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell40   4039   4914  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:pollcount_0\/main_1
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1075963  RISE       1
\UART_2:BUART:pollcount_0\/main_1        macrocell56   3553   4913  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:pollcount_0\/main_0
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1075964  RISE       1
\UART_2:BUART:pollcount_0\/main_0        macrocell56   3552   4912  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell51    875    875  1069163  RISE       1
\UART_2:BUART:rx_state_0\/main_3  macrocell49   4016   4891  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_3\/q               macrocell51    875    875  1069163  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_2  macrocell54   4012   4887  1075989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:txn\/main_2
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q  macrocell45    875    875  1066635  RISE       1
\UART_2:BUART:txn\/main_2    macrocell43   4009   4884  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1076001p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell53    875    875  1075122  RISE       1
\UART_2:BUART:rx_state_3\/main_2   macrocell51   4000   4875  1076001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1076004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  1076004  RISE       1
\UART_2:BUART:tx_state_2\/main_4               macrocell46     4742   4872  1076004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1076014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  1076004  RISE       1
\UART_2:BUART:tx_state_1\/main_4               macrocell44     4732   4862  1076014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell46    875    875  1066784  RISE       1
\UART_2:BUART:tx_state_2\/main_3  macrocell46   3962   4837  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell46    875    875  1066784  RISE       1
\UART_2:BUART:tx_state_1\/main_3  macrocell44   3958   4833  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_1\/main_4
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 1076092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_state_1\/main_4  macrocell30   3910   4785  1076092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1076092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell31   3910   4785  1076092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1076092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell40   3910   4785  1076092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1076117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell48    875    875  1066374  RISE       1
\UART_2:BUART:rx_status_3\/main_0   macrocell57   3884   4759  1076117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1076123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell53    875    875  1075122  RISE       1
\UART_2:BUART:rx_state_0\/main_2   macrocell49   3879   4754  1076123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1076129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074726  RISE       1
\UART_2:BUART:rx_state_3\/main_6         macrocell51   3387   4747  1076129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1076145p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074726  RISE       1
\UART_2:BUART:rx_state_0\/main_6         macrocell49   3371   4731  1076145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076247p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1076247  RISE       1
MODIN1_1/main_0                          macrocell37   3270   4630  1076247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076247p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1076247  RISE       1
MODIN1_0/main_0                          macrocell38   3270   4630  1076247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1076277  RISE       1
MODIN1_1/main_1                          macrocell37   3239   4599  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1076277  RISE       1
MODIN1_0/main_1                          macrocell38   3239   4599  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:pollcount_1\/main_3
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell56    875    875  1071665  RISE       1
\UART_2:BUART:pollcount_1\/main_3  macrocell55   3714   4589  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell56    875    875  1071665  RISE       1
\UART_2:BUART:rx_status_3\/main_6  macrocell57   3714   4589  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_1\/main_2
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_state_1\/main_2   macrocell30   3674   4549  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell31   3674   4549  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell40   3674   4549  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1076389p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1074354  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell32   3127   4487  1076389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1076393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1074354  RISE       1
\UART_1:BUART:rx_break_detect\/main_7    macrocell41   3124   4484  1076393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1076419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27    875    875  1065594  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell27   3583   4458  1076419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1076431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell49    875    875  1069885  RISE       1
\UART_2:BUART:rx_state_0\/main_1  macrocell49   3571   4446  1076431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q               macrocell49    875    875  1069885  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_1  macrocell54   3571   4446  1076431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1076432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell49    875    875  1069885  RISE       1
\UART_2:BUART:rx_state_3\/main_1  macrocell51   3569   4444  1076432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1076450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1075084  RISE       1
\UART_2:BUART:rx_state_3\/main_5         macrocell51   3066   4426  1076450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1076468p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1075084  RISE       1
\UART_2:BUART:rx_state_0\/main_5         macrocell49   3048   4408  1076468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 1076569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell51    875    875  1069163  RISE       1
\UART_2:BUART:rx_state_3\/main_3  macrocell51   3432   4307  1076569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1076570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074588  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell32   2946   4306  1076570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1076571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1074588  RISE       1
\UART_1:BUART:rx_break_detect\/main_8    macrocell41   2945   4305  1076571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4298
-------------------------------------   ---- 
End-of-path arrival time (ps)           4298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27    875    875  1065594  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell28   3423   4298  1076578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:pollcount_1\/main_1
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 1076581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1075963  RISE       1
\UART_2:BUART:pollcount_1\/main_1        macrocell55   2936   4296  1076581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:pollcount_1\/main_0
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 1076584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1075964  RISE       1
\UART_2:BUART:pollcount_1\/main_0        macrocell55   2933   4293  1076584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1076584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1075963  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_1   macrocell53   2932   4292  1076584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1076588p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1075964  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_0   macrocell53   2928   4288  1076588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_state_1\/main_6
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 1076592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_break_detect\/q  macrocell41    875    875  1074300  RISE       1
\UART_1:BUART:rx_state_1\/main_6  macrocell30   3409   4284  1076592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1076592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_break_detect\/q  macrocell41    875    875  1074300  RISE       1
\UART_1:BUART:rx_state_0\/main_6  macrocell31   3409   4284  1076592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1076603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_1\/q      macrocell55    875    875  1072747  RISE       1
\UART_2:BUART:rx_state_0\/main_8  macrocell49   3398   4273  1076603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    130    130  1075824  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell28     3993   4123  1076754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1076874p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  1075386  RISE       1
\UART_1:BUART:rx_break_detect\/main_10   macrocell41   2643   4003  1076874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1076882p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3995
-------------------------------------   ---- 
End-of-path arrival time (ps)           3995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell45    875    875  1066635  RISE       1
\UART_2:BUART:tx_state_2\/main_1  macrocell46   3120   3995  1076882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1076888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell45    875    875  1066635  RISE       1
\UART_2:BUART:tx_state_1\/main_1  macrocell44   3114   3989  1076888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1076891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3986
-------------------------------------   ---- 
End-of-path arrival time (ps)           3986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell45    875    875  1066635  RISE       1
\UART_2:BUART:tx_state_0\/main_1  macrocell45   3111   3986  1076891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1076908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell26    875    875  1068009  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell29   3093   3968  1076908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1076908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26    875    875  1068009  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell26   3093   3968  1076908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1076916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell53    875    875  1075122  RISE       1
\UART_2:BUART:rx_status_3\/main_2  macrocell57   3085   3960  1076916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1077003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  1065942  RISE       1
\UART_2:BUART:tx_bitclk\/main_2                macrocell47     3743   3873  1077003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1077022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell33   2980   3855  1077022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_1\/main_3
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1077023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_status_1\/main_3  macrocell39   2979   3854  1077023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1077023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell34   2978   3853  1077023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_1\/main_4
Capture Clock  : \UART_1:BUART:rx_status_1\/clock_0
Path slack     : 1077030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_status_1\/main_4  macrocell39   2971   3846  1077030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:txn\/main_5
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1077063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  1076004  RISE       1
\UART_2:BUART:txn\/main_5                      macrocell43     3683   3813  1077063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:txn\/main_6
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1077082p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q  macrocell47    875    875  1075846  RISE       1
\UART_2:BUART:txn\/main_6   macrocell43   2919   3794  1077082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1077106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell42    875    875  1077106  RISE       1
\UART_1:BUART:rx_state_2\/main_7  macrocell34   2896   3771  1077106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1077149p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3727
-------------------------------------   ---- 
End-of-path arrival time (ps)           3727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  1069497  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell33   2852   3727  1077149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1077160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  1069377  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell34   2842   3717  1077160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1077174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3702
-------------------------------------   ---- 
End-of-path arrival time (ps)           3702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1076247  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell35   2342   3702  1077174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1081143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell32      875    875  1074351  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3080   3955  1077188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1077190p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  1077190  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell35   2326   3686  1077190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1077193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3683
-------------------------------------   ---- 
End-of-path arrival time (ps)           3683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1075561  RISE       1
\UART_1:BUART:rx_break_detect\/main_9    macrocell41   2323   3683  1077193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 1077194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3682
-------------------------------------   ---- 
End-of-path arrival time (ps)           3682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_0\/q      macrocell56    875    875  1071665  RISE       1
\UART_2:BUART:rx_state_0\/main_9  macrocell49   2807   3682  1077194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 1077195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell48    875    875  1066374  RISE       1
\UART_2:BUART:rx_load_fifo\/main_0  macrocell50   2806   3681  1077195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:pollcount_0\/main_2
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 1077199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell56    875    875  1071665  RISE       1
\UART_2:BUART:pollcount_0\/main_2  macrocell56   2802   3677  1077199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1077200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3676
-------------------------------------   ---- 
End-of-path arrival time (ps)           3676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell25    875    875  1077200  RISE       1
\UART_1:BUART:txn\/main_0  macrocell25   2801   3676  1077200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1077202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell48    875    875  1066374  RISE       1
\UART_2:BUART:rx_state_2\/main_0    macrocell52   2800   3675  1077202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1077202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1076277  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell35   2314   3674  1077202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1077203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell37    875    875  1070984  RISE       1
MODIN1_1/main_2  macrocell37   2799   3674  1077203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1077211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  1077211  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_2   macrocell53   2305   3665  1077211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:txn\/q
Path End       : \UART_2:BUART:txn\/main_0
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1077234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3643
-------------------------------------   ---- 
End-of-path arrival time (ps)           3643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:txn\/q       macrocell43    875    875  1077234  RISE       1
\UART_2:BUART:txn\/main_0  macrocell43   2768   3643  1077234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:pollcount_1\/main_2
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 1077369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_1\/q       macrocell55    875    875  1072747  RISE       1
\UART_2:BUART:pollcount_1\/main_2  macrocell55   2632   3507  1077369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 1077369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:pollcount_1\/q       macrocell55    875    875  1072747  RISE       1
\UART_2:BUART:rx_status_3\/main_5  macrocell57   2632   3507  1077369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_break_detect\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1077371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_break_detect\/q       macrocell41    875    875  1074300  RISE       1
\UART_1:BUART:rx_break_detect\/main_6  macrocell41   2631   3506  1077371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29    875    875  1074659  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell26   2630   3505  1077371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1077408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell38    875    875  1071200  RISE       1
MODIN1_1/main_3  macrocell37   2593   3468  1077408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1077408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell38    875    875  1071200  RISE       1
MODIN1_0/main_2  macrocell38   2593   3468  1077408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1077413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell32   2588   3463  1077413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_1:BUART:rx_break_detect\/clock_0
Path slack     : 1077421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q      macrocell35    875    875  1073869  RISE       1
\UART_1:BUART:rx_break_detect\/main_2  macrocell41   2581   3456  1077421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_break_detect\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1077486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3390
-------------------------------------   ---- 
End-of-path arrival time (ps)           3390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    130    130  1075824  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell25     3260   3390  1077486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_last\/q
Path End       : \UART_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 1077694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_last\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_last\/q          macrocell58    875    875  1077694  RISE       1
\UART_2:BUART:rx_state_2\/main_8  macrocell52   2308   3183  1077694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_status_3\/q
Path End       : \UART_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_2:BUART:sRX:RxSts\/clock
Path slack     : 1079202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_2:BUART:rx_status_3\/q       macrocell57     875    875  1079202  RISE       1
\UART_2:BUART:sRX:RxSts\/status_3  statusicell5   2906   3781  1079202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_1\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1079245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3738
-------------------------------------   ---- 
End-of-path arrival time (ps)           3738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_1\/q       macrocell39     875    875  1079245  RISE       1
\UART_1:BUART:sRX:RxSts\/status_1  statusicell3   2863   3738  1079245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1079797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell40     875    875  1079797  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell3   2312   3187  1079797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987424p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3576   6026  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   3590   9616  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0   9616  999987424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell9       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987878p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3122   5572  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590   9162  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0   9162  999987878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell13      0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999988011p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -2960
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2989   5439  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   3590   9029  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0   9029  999988011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_CH1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999988332p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                 -350
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11318
-------------------------------------   ----- 
End-of-path arrival time (ps)           11318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   1920   2450  999987424  RISE       1
\Timer_CH1:TimerUDB:status_tc\/main_1         macrocell20     3586   6036  999988332  RISE       1
\Timer_CH1:TimerUDB:status_tc\/q              macrocell20     2345   8381  999988332  RISE       1
\Timer_CH1:TimerUDB:rstSts:stsreg\/status_0   statusicell6    2937  11318  999988332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_CH3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999989099p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                 -350
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   1920   2450  999987878  RISE       1
\Timer_CH3:TimerUDB:status_tc\/main_1         macrocell22      3426   5876  999989099  RISE       1
\Timer_CH3:TimerUDB:status_tc\/q              macrocell22      2345   8221  999989099  RISE       1
\Timer_CH3:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2330  10551  999989099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:rstSts:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_CH2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999989324p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                 -350
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   1920   2450  999988011  RISE       1
\Timer_CH2:TimerUDB:status_tc\/main_1         macrocell21      3283   5733  999989324  RISE       1
\Timer_CH2:TimerUDB:status_tc\/q              macrocell21      2345   8078  999989324  RISE       1
\Timer_CH2:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2248  10326  999989324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989734p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3576   6026  999989734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989897p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell13   3413   5863  999989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell13      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999990041p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   3269   5719  999990041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999990188p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3122   5572  999990188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999990278p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4      847    847  999989150  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell11   4635   5482  999990278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999990321p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2989   5439  999990321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999990491p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     847    847  999989043  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell9   4422   5269  999990491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell9       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Button:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Button:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999990828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                       -350
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   1600   1600  999990828  RISE       1
\Timer_Button:TimerUDB:status_tc\/main_1        macrocell3      2582   4182  999990828  RISE       1
\Timer_Button:TimerUDB:status_tc\/q             macrocell3      2345   6527  999990828  RISE       1
\Timer_Button:TimerUDB:rstSts:stsreg\/status_0  statusicell1    2296   8822  999990828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:rstSts:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999990993p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   1920   2450  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell9   2317   4767  999990993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell9       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999991353p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     847    847  999989043  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell8   3560   4407  999991353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999991460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4      847    847  999989150  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   3453   4300  999991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_232/main_1
Capture Clock  : Net_232/clock_0
Path slack     : 999991496p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT      slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    530    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    530  999987424  RISE       1
\Timer_CH1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   1920   2450  999987424  RISE       1
Net_232/main_1                                macrocell59     3597   6047  999991496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_232/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999991512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5      847    847  999989202  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell12   3401   4248  999991512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999991513p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -4240
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5      847    847  999989202  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell13   3400   4247  999991513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell13      0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Button:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Button:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 999991584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                      -4240
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell1   1600   1600  999990828  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell1   2576   4176  999991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_252/main_1
Capture Clock  : Net_252/clock_0
Path slack     : 999991671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    530    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    530  999987878  RISE       1
\Timer_CH3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   1920   2450  999987878  RISE       1
Net_252/main_1                                macrocell61      3422   5872  999991671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_252/clock_0                                            macrocell61         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_242/main_1
Capture Clock  : Net_242/clock_0
Path slack     : 999991804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    530    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    530  999988011  RISE       1
\Timer_CH2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   1920   2450  999988011  RISE       1
Net_242/main_1                                macrocell60      3289   5739  999991804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_242/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Button:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Button:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 999992122p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                      -4240
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3638
-------------------------------------   ---- 
End-of-path arrival time (ps)           3638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     847    847  999991343  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell1   2791   3638  999992122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_232/main_0
Capture Clock  : Net_232/clock_0
Path slack     : 999992131p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH1:R#1 vs. Clk_Tmr_CH1:R#2)   1000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Timer_CH1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  999989043  RISE       1
Net_232/main_0                                           macrocell59    4565   5412  999992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_232/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_242/main_0
Capture Clock  : Net_242/clock_0
Path slack     : 999993226p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH2:R#1 vs. Clk_Tmr_CH2:R#2)   1000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Timer_CH2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    847    847  999989150  RISE       1
Net_242/main_0                                           macrocell60    3470   4317  999993226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_242/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 999993361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                      -2457
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sT8:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell1   1600   1600  999990828  RISE       1
Net_23/main_1                                   macrocell24     2582   4182  999993361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_252/main_0
Capture Clock  : Net_252/clock_0
Path slack     : 999993560p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clk_Tmr_CH3:R#1 vs. Clk_Tmr_CH3:R#2)   1000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3983
-------------------------------------   ---- 
End-of-path arrival time (ps)           3983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Timer_CH3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  999989202  RISE       1
Net_252/main_0                                           macrocell61    3136   3983  999993560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_252/clock_0                                            macrocell61         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 999993876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clk_Tmr_Button:R#1 vs. Clk_Tmr_Button:R#2)   1000000000
- Setup time                                                      -2457
----------------------------------------------------------   ---------- 
End-of-path required time (ps)                                999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Timer_Button:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    847    847  999991343  RISE       1
Net_23/main_0                                               macrocell24    2820   3667  999993876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

