# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab5_2_Bit_Comparator.srcs/sources_1/new/oneBitComparator.vhd" \
"../../../../Lab5_2_Bit_Comparator.srcs/sources_1/new/X_Bit_Compare_Structural.vhd" \
"../../../../Lab5_2_Bit_Comparator.srcs/sim_1/new/X_Bit_Compare_Dataflow_Testbench.vhd" \

# Do not sort compile order
nosort
