Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: iCU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "iCU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "iCU"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : iCU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/407 - 426/J10/Decoder3x8.vhd" in Library work.
Architecture behavioral of Entity decoder3x8 is up to date.
Compiling vhdl file "D:/407 - 426/J10/Counter4bit.vhd" in Library work.
Architecture behavioral of Entity counter4bit is up to date.
Compiling vhdl file "D:/407 - 426/J10/Decoder4x16.vhd" in Library work.
Architecture behavioral of Entity decoder4x16 is up to date.
Compiling vhdl file "D:/407 - 426/J10/iCU.vhd" in Library work.
Entity <icu> compiled.
Entity <icu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <iCU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder3x8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter4bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder4x16> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <iCU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/407 - 426/J10/iCU.vhd" line 75: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <miani>
INFO:Xst:2679 - Register <s> in unit <iCU> has a constant value of 111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<18>> in unit <iCU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<17>> in unit <iCU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<16>> in unit <iCU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<15>> in unit <iCU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<14>> in unit <iCU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<13>> in unit <iCU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <iCU> analyzed. Unit <iCU> generated.

Analyzing Entity <Decoder3x8> in library <work> (Architecture <behavioral>).
Entity <Decoder3x8> analyzed. Unit <Decoder3x8> generated.

Analyzing Entity <Counter4bit> in library <work> (Architecture <behavioral>).
Entity <Counter4bit> analyzed. Unit <Counter4bit> generated.

Analyzing Entity <Decoder4x16> in library <work> (Architecture <behavioral>).
Entity <Decoder4x16> analyzed. Unit <Decoder4x16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Decoder3x8>.
    Related source file is "D:/407 - 426/J10/Decoder3x8.vhd".
    Found 1-of-8 decoder for signal <output>.
    Summary:
	inferred   1 Decoder(s).
Unit <Decoder3x8> synthesized.


Synthesizing Unit <Counter4bit>.
    Related source file is "D:/407 - 426/J10/Counter4bit.vhd".
    Found 4-bit register for signal <output>.
    Found 4-bit up counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <Counter4bit> synthesized.


Synthesizing Unit <Decoder4x16>.
    Related source file is "D:/407 - 426/J10/Decoder4x16.vhd".
    Found 1-of-16 decoder for signal <output>.
    Summary:
	inferred   1 Decoder(s).
Unit <Decoder4x16> synthesized.


Synthesizing Unit <iCU>.
    Related source file is "D:/407 - 426/J10/iCU.vhd".
WARNING:Xst:647 - Input <input<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <output_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <iCU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Decoders                                             : 2
 1-of-16 decoder                                       : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Latches                                              : 13
 1-bit latch                                           : 13
# Decoders                                             : 2
 1-of-16 decoder                                       : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <iCU> ...
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <iCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <iCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <iCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <iCU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block iCU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : iCU.ngr
Top Level Output File Name         : iCU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 40

Cell Usage :
# BELS                             : 34
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 11
#      LUT4                        : 20
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      FD                          : 7
#      FDR                         : 1
#      LD                          : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 3
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       18  out of   3584     0%  
 Number of Slice Flip Flops:              8  out of   7168     0%  
 Number of 4 input LUTs:                 32  out of   7168     0%  
 Number of IOs:                          40
 Number of bonded IOBs:                  27  out of    141    19%  
    IOB Flip Flops:                      12
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------+-------+
Clock Signal                            | Clock buffer(FF name)  | Load  |
----------------------------------------+------------------------+-------+
output_8_not0001(output_8_not000111:O)  | NONE(*)(output_8)      | 1     |
output_7_not0001(output_7_not0001:O)    | NONE(*)(output_7)      | 1     |
output_6_not0001(output_6_not000111:O)  | NONE(*)(output_6)      | 1     |
output_5_not0001(output_5_not000121:O)  | NONE(*)(output_5)      | 1     |
output_4_not0001(output_4_not000111:O)  | NONE(*)(output_4)      | 1     |
output_12_not0001(output_12_not000111:O)| NONE(*)(output_12)     | 1     |
output_3_not0001(output_3_not000111:O)  | NONE(*)(output_3)      | 1     |
output_11_not0001(output_11_not000111:O)| NONE(*)(output_11)     | 1     |
output_2_or0000(output_2_or000011:O)    | NONE(*)(output_2)      | 1     |
output_10_not0001(output_10_not000131:O)| NONE(*)(output_10)     | 1     |
output_9_not0001(output_9_not00011:O)   | NONE(*)(output_1)      | 2     |
clk                                     | BUFGP                  | 8     |
----------------------------------------+------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.355ns (Maximum Frequency: 424.547MHz)
   Minimum input arrival time before clock: 4.941ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.355ns (frequency: 424.547MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               2.355ns (Levels of Logic = 1)
  Source:            counter/tmp_1 (FF)
  Destination:       counter/tmp_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter/tmp_1 to counter/tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.626   1.074  counter/tmp_1 (counter/tmp_1)
     LUT2:I0->O            1   0.479   0.000  counter/Mcount_tmp_xor<1>11 (Result<1>)
     FD:D                      0.176          counter/tmp_1
    ----------------------------------------
    Total                      2.355ns (1.281ns logic, 1.074ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_8_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.941ns (Levels of Logic = 4)
  Source:            input<14> (PAD)
  Destination:       output_8 (LATCH)
  Destination Clock: output_8_not0001 falling

  Data Path: input<14> to output_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  input_14_IBUF (input_14_IBUF)
     LUT3:I1->O            3   0.479   0.830  output_10_and000551 (output_10_and0005_bdd6)
     LUT3:I2->O            5   0.479   0.842  output_10_and000531 (output_10_and0005_bdd2)
     LUT3:I2->O            1   0.479   0.000  output_10_and000611 (output_10_and0006)
     LD:D                      0.176          output_8
    ----------------------------------------
    Total                      4.941ns (2.328ns logic, 2.613ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_7_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.941ns (Levels of Logic = 4)
  Source:            input<14> (PAD)
  Destination:       output_7 (LATCH)
  Destination Clock: output_7_not0001 falling

  Data Path: input<14> to output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  input_14_IBUF (input_14_IBUF)
     LUT3:I1->O            3   0.479   0.830  output_10_and000551 (output_10_and0005_bdd6)
     LUT3:I2->O            5   0.479   0.842  output_10_and000531 (output_10_and0005_bdd2)
     LUT3:I2->O            1   0.479   0.000  output_10_and000511 (output_10_and0005)
     LD:D                      0.176          output_7
    ----------------------------------------
    Total                      4.941ns (2.328ns logic, 2.613ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_6_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.809ns (Levels of Logic = 3)
  Source:            input<14> (PAD)
  Destination:       output_6 (LATCH)
  Destination Clock: output_6_not0001 falling

  Data Path: input<14> to output_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.794  input_14_IBUF (input_14_IBUF)
     LUT4:I3->O           17   0.479   1.166  output_0_and000051 (output_0_and0000_bdd4)
     LUT4:I3->O            1   0.479   0.000  output_10_and000411 (output_10_and0004)
     LD:D                      0.176          output_6
    ----------------------------------------
    Total                      3.809ns (1.849ns logic, 1.960ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_5_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.809ns (Levels of Logic = 3)
  Source:            input<14> (PAD)
  Destination:       output_5 (LATCH)
  Destination Clock: output_5_not0001 falling

  Data Path: input<14> to output_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.794  input_14_IBUF (input_14_IBUF)
     LUT4:I3->O           17   0.479   1.166  output_0_and000051 (output_0_and0000_bdd4)
     LUT4:I3->O            1   0.479   0.000  output_10_and000311 (output_10_and0003)
     LD:D                      0.176          output_5
    ----------------------------------------
    Total                      3.809ns (1.849ns logic, 1.960ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_4_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.809ns (Levels of Logic = 3)
  Source:            input<14> (PAD)
  Destination:       output_4 (LATCH)
  Destination Clock: output_4_not0001 falling

  Data Path: input<14> to output_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.794  input_14_IBUF (input_14_IBUF)
     LUT4:I3->O           17   0.479   1.166  output_0_and000051 (output_0_and0000_bdd4)
     LUT4:I3->O            1   0.479   0.000  output_10_and000211 (output_10_and0002)
     LD:D                      0.176          output_4
    ----------------------------------------
    Total                      3.809ns (1.849ns logic, 1.960ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_12_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.903ns (Levels of Logic = 4)
  Source:            input<14> (PAD)
  Destination:       output_12 (LATCH)
  Destination Clock: output_12_not0001 falling

  Data Path: input<14> to output_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  input_14_IBUF (input_14_IBUF)
     LUT3:I1->O            3   0.479   0.830  output_10_and000551 (output_10_and0005_bdd6)
     LUT3:I2->O            2   0.479   0.804  output_12_mux001221 (output_12_mux0012_bdd0)
     LUT3:I2->O            1   0.479   0.000  output_12_mux001211 (output_12_mux0012)
     LD:D                      0.176          output_12
    ----------------------------------------
    Total                      4.903ns (2.328ns logic, 2.575ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_3_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.809ns (Levels of Logic = 3)
  Source:            input<14> (PAD)
  Destination:       output_3 (LATCH)
  Destination Clock: output_3_not0001 falling

  Data Path: input<14> to output_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.794  input_14_IBUF (input_14_IBUF)
     LUT4:I3->O           17   0.479   1.166  output_0_and000051 (output_0_and0000_bdd4)
     LUT4:I3->O            1   0.479   0.000  output_10_and000111 (output_10_and0001)
     LD:D                      0.176          output_3
    ----------------------------------------
    Total                      3.809ns (1.849ns logic, 1.960ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_11_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.903ns (Levels of Logic = 4)
  Source:            input<14> (PAD)
  Destination:       output_11 (LATCH)
  Destination Clock: output_11_not0001 falling

  Data Path: input<14> to output_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  input_14_IBUF (input_14_IBUF)
     LUT3:I1->O            3   0.479   0.830  output_10_and000551 (output_10_and0005_bdd6)
     LUT3:I2->O            2   0.479   0.804  output_11_mux001121 (output_11_mux0011_bdd0)
     LUT3:I2->O            1   0.479   0.000  output_11_mux001111 (output_11_mux0011)
     LD:D                      0.176          output_11
    ----------------------------------------
    Total                      4.903ns (2.328ns logic, 2.575ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_2_or0000'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.809ns (Levels of Logic = 3)
  Source:            input<14> (PAD)
  Destination:       output_2 (LATCH)
  Destination Clock: output_2_or0000 falling

  Data Path: input<14> to output_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.794  input_14_IBUF (input_14_IBUF)
     LUT4:I3->O           17   0.479   1.166  output_0_and000051 (output_0_and0000_bdd4)
     LUT4:I3->O            1   0.479   0.000  output_10_and000011 (output_10_and0000)
     LD:D                      0.176          output_2
    ----------------------------------------
    Total                      3.809ns (1.849ns logic, 1.960ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_10_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.941ns (Levels of Logic = 4)
  Source:            input<14> (PAD)
  Destination:       output_10 (LATCH)
  Destination Clock: output_10_not0001 falling

  Data Path: input<14> to output_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  input_14_IBUF (input_14_IBUF)
     LUT3:I1->O            3   0.479   0.830  output_10_and000551 (output_10_and0005_bdd6)
     LUT3:I2->O            5   0.479   0.842  output_10_and000531 (output_10_and0005_bdd2)
     LUT3:I2->O            1   0.479   0.000  output_10_mux001011 (output_10_mux0010)
     LD:D                      0.176          output_10
    ----------------------------------------
    Total                      4.941ns (2.328ns logic, 2.613ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_9_not0001'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              3.809ns (Levels of Logic = 3)
  Source:            input<14> (PAD)
  Destination:       output_1 (LATCH)
  Destination Clock: output_9_not0001 falling

  Data Path: input<14> to output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.794  input_14_IBUF (input_14_IBUF)
     LUT4:I3->O           17   0.479   1.166  output_0_and000051 (output_0_and0000_bdd4)
     LUT4:I3->O            1   0.479   0.000  output_0_and000111 (output_0_and0001)
     LD:D                      0.176          output_1
    ----------------------------------------
    Total                      3.809ns (1.849ns logic, 1.960ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_12_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_12 (LATCH)
  Destination:       output<12> (PAD)
  Source Clock:      output_12_not0001 falling

  Data Path: output_12 to output<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_12 (output_12)
     OBUF:I->O                 4.909          output_12_OBUF (output<12>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_11_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_11 (LATCH)
  Destination:       output<11> (PAD)
  Source Clock:      output_11_not0001 falling

  Data Path: output_11 to output<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_11 (output_11)
     OBUF:I->O                 4.909          output_11_OBUF (output<11>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_10_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_10 (LATCH)
  Destination:       output<10> (PAD)
  Source Clock:      output_10_not0001 falling

  Data Path: output_10 to output<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_10 (output_10)
     OBUF:I->O                 4.909          output_10_OBUF (output<10>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_8_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_8 (LATCH)
  Destination:       output<8> (PAD)
  Source Clock:      output_8_not0001 falling

  Data Path: output_8 to output<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_8 (output_8)
     OBUF:I->O                 4.909          output_8_OBUF (output<8>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_7_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_7 (LATCH)
  Destination:       output<7> (PAD)
  Source Clock:      output_7_not0001 falling

  Data Path: output_7 to output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_7 (output_7)
     OBUF:I->O                 4.909          output_7_OBUF (output<7>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_6_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_6 (LATCH)
  Destination:       output<6> (PAD)
  Source Clock:      output_6_not0001 falling

  Data Path: output_6 to output<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_6 (output_6)
     OBUF:I->O                 4.909          output_6_OBUF (output<6>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_5_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_5 (LATCH)
  Destination:       output<5> (PAD)
  Source Clock:      output_5_not0001 falling

  Data Path: output_5 to output<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_5 (output_5)
     OBUF:I->O                 4.909          output_5_OBUF (output<5>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_4_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_4 (LATCH)
  Destination:       output<4> (PAD)
  Source Clock:      output_4_not0001 falling

  Data Path: output_4 to output<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_4 (output_4)
     OBUF:I->O                 4.909          output_4_OBUF (output<4>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_3_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_3 (LATCH)
  Destination:       output<3> (PAD)
  Source Clock:      output_3_not0001 falling

  Data Path: output_3 to output<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_3 (output_3)
     OBUF:I->O                 4.909          output_3_OBUF (output<3>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_2_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_2 (LATCH)
  Destination:       output<2> (PAD)
  Source Clock:      output_2_or0000 falling

  Data Path: output_2 to output<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_2 (output_2)
     OBUF:I->O                 4.909          output_2_OBUF (output<2>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_9_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_1 (LATCH)
  Destination:       output<1> (PAD)
  Source Clock:      output_9_not0001 falling

  Data Path: output_1 to output<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_1 (output_1)
     OBUF:I->O                 4.909          output_1_OBUF (output<1>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.29 secs
 
--> 

Total memory usage is 261360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   21 (   0 filtered)

