

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'
================================================================
* Date:           Sun Nov  3 13:42:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.951 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_6  |       25|       25|         2|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    170|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    303|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_3_fu_316_p2             |         +|   0|  0|  13|          10|           6|
    |add_ln105_4_fu_283_p2             |         +|   0|  0|  13|           5|           1|
    |add_ln105_fu_263_p2               |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_115                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_325                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_328                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_331                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_334                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_337                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_340                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_2_fu_289_p2            |      icmp|   0|  0|  13|           5|           3|
    |icmp_ln105_fu_257_p2              |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln108_fu_277_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_condition_230                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_235                  |        or|   0|  0|   2|           1|           1|
    |select_ln105_fu_295_p3            |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 133|          75|          65|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                                                        |   9|          2|    5|         10|
    |ap_sig_allocacmp_phi_urem_load                                            |   9|          2|    5|         10|
    |connect_1_blk_n                                                           |   9|          2|    1|          2|
    |j_2_fu_94                                                                 |   9|          2|    5|         10|
    |phi_mul_fu_90                                                             |   9|          2|   10|         20|
    |phi_urem_fu_86                                                            |   9|          2|    5|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1  |  14|          3|    8|         24|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     | 170|         37|   89|        234|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln108_reg_387       |   1|   0|    1|          0|
    |j_2_fu_94                |   5|   0|    5|          0|
    |phi_mul_fu_90            |  10|   0|   10|          0|
    |phi_urem_fu_86           |   5|   0|    5|          0|
    |trunc_ln105_reg_383      |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|                            SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6|  return value|
|connect_1_dout                                                                  |   in|   32|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_num_data_valid                                                        |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_fifo_cap                                                              |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_empty_n                                                               |   in|    1|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_read                                                                  |  out|    1|     ap_fifo|                                                              connect_1|       pointer|
|B_ROW_5_load                                                                    |   in|   32|     ap_none|                                                           B_ROW_5_load|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1  |  out|    2|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10|         array|
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 7 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%B_ROW_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_5_load" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 16 'read' 'B_ROW_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln105 = store i5 0, i5 %j_2" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 17 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_mul"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_urem_load = load i5 %phi_urem" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 21 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = load i5 %j_2" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 22 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.78ns)   --->   "%icmp_ln105 = icmp_eq  i5 %j, i5 25" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 23 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.78ns)   --->   "%add_ln105 = add i5 %j, i5 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 24 'add' 'add_ln105' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.body64.split, void %L4.preheader.exitStub" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 25 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i5 %j" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 26 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i5 %phi_urem_load" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 27 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %zext_ln105, i32 %B_ROW_5_load_read" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 28 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln105)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %if.else73, void %if.then66" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 29 'br' 'br_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%switch_ln113 = switch i3 %trunc_ln105, void %arrayidx783.case.6, i3 0, void %arrayidx783.case.0, i3 1, void %arrayidx783.case.1, i3 2, void %arrayidx783.case.2, i3 3, void %arrayidx783.case.3, i3 4, void %arrayidx783.case.4, i3 5, void %arrayidx783.case.5" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 30 'switch' 'switch_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108)> <Delay = 1.87>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc80"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln105 & !icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.87ns)   --->   "%switch_ln110 = switch i3 %trunc_ln105, void %arrayidx724.case.6, i3 0, void %arrayidx724.case.0, i3 1, void %arrayidx724.case.1, i3 2, void %arrayidx724.case.2, i3 3, void %arrayidx724.case.3, i3 4, void %arrayidx724.case.4, i3 5, void %arrayidx724.case.5" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 32 'switch' 'switch_ln110' <Predicate = (!icmp_ln105 & icmp_ln108)> <Delay = 1.87>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc80" [./../hw_library/fixed_point_stream_convolution.h:111]   --->   Operation 33 'br' 'br_ln111' <Predicate = (!icmp_ln105 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln105_4 = add i5 %phi_urem_load, i5 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 34 'add' 'add_ln105_4' <Predicate = (!icmp_ln105)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.78ns)   --->   "%icmp_ln105_2 = icmp_ult  i5 %add_ln105_4, i5 7" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 35 'icmp' 'icmp_ln105_2' <Predicate = (!icmp_ln105)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.21ns)   --->   "%select_ln105 = select i1 %icmp_ln105_2, i5 %add_ln105_4, i5 0" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 36 'select' 'select_ln105' <Predicate = (!icmp_ln105)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln105 = store i5 %add_ln105, i5 %j_2" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 37 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln105 = store i5 %select_ln105, i5 %phi_urem" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 38 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.90>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul_load = load i10 %phi_mul" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 39 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 40 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 42 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln105_3 = add i10 %phi_mul_load, i10 37" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 43 'add' 'add_ln105_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %phi_mul_load, i32 8, i32 9" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i2 %tmp" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 45 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 46 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 47 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 48 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 49 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 50 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 51 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln105_2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 52 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 53 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 54 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 55 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 56 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 57 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 58 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 59 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 60 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 61 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 62 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 63 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 64 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 65 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 7) | (!icmp_ln108 & trunc_ln105 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 66 'br' 'br_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 7) | (!icmp_ln108 & trunc_ln105 == 6)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:109]   --->   Operation 67 'read' 'valIn_a' <Predicate = (icmp_ln108)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 68 'trunc' 'trunc_ln110' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 69 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 70 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 5)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 71 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 72 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 4)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 73 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 74 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 75 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 76 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 77 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 78 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 79 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 80 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 81 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 7) | (icmp_ln108 & trunc_ln105 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 82 'br' 'br_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 7) | (icmp_ln108 & trunc_ln105 == 6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln105 = store i10 %add_ln105_3, i10 %phi_mul" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 83 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body64" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 84 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_ROW_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                                   (alloca           ) [ 010]
phi_mul                                                                    (alloca           ) [ 011]
j_2                                                                        (alloca           ) [ 010]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specmemcore_ln0                                                            (specmemcore      ) [ 000]
specinterface_ln0                                                          (specinterface    ) [ 000]
B_ROW_5_load_read                                                          (read             ) [ 000]
store_ln105                                                                (store            ) [ 000]
store_ln0                                                                  (store            ) [ 000]
store_ln0                                                                  (store            ) [ 000]
br_ln0                                                                     (br               ) [ 000]
phi_urem_load                                                              (load             ) [ 000]
j                                                                          (load             ) [ 000]
icmp_ln105                                                                 (icmp             ) [ 010]
add_ln105                                                                  (add              ) [ 000]
br_ln105                                                                   (br               ) [ 000]
zext_ln105                                                                 (zext             ) [ 000]
trunc_ln105                                                                (trunc            ) [ 011]
icmp_ln108                                                                 (icmp             ) [ 011]
br_ln108                                                                   (br               ) [ 000]
switch_ln113                                                               (switch           ) [ 000]
br_ln0                                                                     (br               ) [ 000]
switch_ln110                                                               (switch           ) [ 000]
br_ln111                                                                   (br               ) [ 000]
add_ln105_4                                                                (add              ) [ 000]
icmp_ln105_2                                                               (icmp             ) [ 000]
select_ln105                                                               (select           ) [ 000]
store_ln105                                                                (store            ) [ 000]
store_ln105                                                                (store            ) [ 000]
phi_mul_load                                                               (load             ) [ 000]
specpipeline_ln107                                                         (specpipeline     ) [ 000]
speclooptripcount_ln105                                                    (speclooptripcount) [ 000]
specloopname_ln105                                                         (specloopname     ) [ 000]
add_ln105_3                                                                (add              ) [ 000]
tmp                                                                        (partselect       ) [ 000]
zext_ln105_2                                                               (zext             ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr (getelementptr    ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
store_ln113                                                                (store            ) [ 000]
br_ln113                                                                   (br               ) [ 000]
valIn_a                                                                    (read             ) [ 000]
trunc_ln110                                                                (trunc            ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln110                                                                (store            ) [ 000]
br_ln110                                                                   (br               ) [ 000]
store_ln105                                                                (store            ) [ 000]
br_ln105                                                                   (br               ) [ 000]
ret_ln0                                                                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_ROW_5_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_5_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="phi_urem_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="phi_mul_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="B_ROW_5_load_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_ROW_5_load_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="valIn_a_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="2" slack="0"/>
<pin id="149" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="2" slack="0"/>
<pin id="165" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="167" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="2" slack="0"/>
<pin id="176" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="2" slack="0"/>
<pin id="187" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="189" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="2" slack="0"/>
<pin id="198" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="2" slack="0"/>
<pin id="209" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="2" slack="0"/>
<pin id="220" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="222" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="2" slack="0"/>
<pin id="231" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln105_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="phi_urem_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln105_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln105_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln105_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln105_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln108_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln105_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_4/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln105_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln105_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln105_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln105_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="phi_mul_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="1"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln105_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="0"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="0" index="3" bw="5" slack="0"/>
<pin id="327" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln105_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln110_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln105_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="1"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="phi_urem_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="366" class="1005" name="phi_mul_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="trunc_ln105_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln108_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="80" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="80" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="82" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="169"><net_src comp="145" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="179"><net_src comp="82" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="180"><net_src comp="138" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="191"><net_src comp="131" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="201"><net_src comp="82" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="202"><net_src comp="124" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="212"><net_src comp="82" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="213"><net_src comp="117" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="224"><net_src comp="110" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="235"><net_src comp="152" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="254" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="251" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="98" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="251" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="263" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="295" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="313" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="346"><net_src comp="104" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="358"><net_src comp="316" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="86" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="369"><net_src comp="90" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="376"><net_src comp="94" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="386"><net_src comp="273" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="277" pin="2"/><net_sink comp="387" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_1 | {}
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 | {2 }
 - Input state : 
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : connect_1 | {2 }
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : B_ROW_5_load | {1 }
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 | {}
	Port: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 | {}
  - Chain level:
	State 1
		store_ln105 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		j : 1
		icmp_ln105 : 2
		add_ln105 : 2
		br_ln105 : 3
		zext_ln105 : 2
		trunc_ln105 : 2
		icmp_ln108 : 3
		br_ln108 : 4
		switch_ln113 : 3
		switch_ln110 : 3
		add_ln105_4 : 2
		icmp_ln105_2 : 3
		select_ln105 : 4
		store_ln105 : 3
		store_ln105 : 5
	State 2
		add_ln105_3 : 1
		tmp : 1
		zext_ln105_2 : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr : 3
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln105 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln105_fu_257      |    0    |    13   |
|   icmp   |       icmp_ln108_fu_277      |    0    |    39   |
|          |      icmp_ln105_2_fu_289     |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |       add_ln105_fu_263       |    0    |    13   |
|    add   |      add_ln105_4_fu_283      |    0    |    13   |
|          |      add_ln105_3_fu_316      |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln105_fu_295     |    0    |    5    |
|----------|------------------------------|---------|---------|
|   read   | B_ROW_5_load_read_read_fu_98 |    0    |    0    |
|          |      valIn_a_read_fu_104     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln105_fu_269      |    0    |    0    |
|          |      zext_ln105_2_fu_332     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln105_fu_273      |    0    |    0    |
|          |      trunc_ln110_fu_343      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          tmp_fu_322          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   109   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln108_reg_387|    1   |
|    j_2_reg_373    |    5   |
|  phi_mul_reg_366  |   10   |
|  phi_urem_reg_359 |    5   |
|trunc_ln105_reg_383|    3   |
+-------------------+--------+
|       Total       |   24   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_170 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_181 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_192 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_203 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_214 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_225 |  p4  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   63   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   24   |   172  |
+-----------+--------+--------+--------+
