

================================================================
== Vitis HLS Report for 'backward_1_Pipeline_VITIS_LOOP_111_2'
================================================================
* Date:           Mon Dec 26 02:54:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.295 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_24_fu_73_p2                     |         +|   0|  0|   6|           4|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   1|           1|           1|
    |icmp_ln111_fu_67_p2               |      icmp|   0|  0|   2|           4|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|          11|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_16_fu_42               |   9|          2|    4|          8|
    |in_grad_y2_blk_n         |   9|          2|    1|          2|
    |in_grad_y_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_16_fu_42               |   4|   0|    4|          0|
    |tmp_reg_94               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_111_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_111_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_111_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_111_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_111_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_111_2|  return value|
|in_grad_y_TVALID   |   in|    1|        axis|                             in_grad_y|       pointer|
|in_grad_y_TDATA    |   in|   32|        axis|                             in_grad_y|       pointer|
|in_grad_y_TREADY   |  out|    1|        axis|                             in_grad_y|       pointer|
|in_grad_y2_din     |  out|   32|     ap_fifo|                            in_grad_y2|       pointer|
|in_grad_y2_full_n  |   in|    1|     ap_fifo|                            in_grad_y2|       pointer|
|in_grad_y2_write   |  out|    1|     ap_fifo|                            in_grad_y2|       pointer|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

