$date
  Thu Dec 28 12:49:37 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module demux_1x8_tb $end
$var reg 1 ! i $end
$var reg 3 " s[2:0] $end
$var reg 8 # o[7:0] $end
$scope module uut $end
$var reg 1 $ i $end
$var reg 3 % s[2:0] $end
$var reg 8 & o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b000 "
b00000001 #
1$
b000 %
b00000001 &
#10000000
0!
b001 "
b00000000 #
0$
b001 %
b00000000 &
#20000000
1!
b010 "
b00000100 #
1$
b010 %
b00000100 &
#30000000
0!
b011 "
b00000000 #
0$
b011 %
b00000000 &
#40000000
1!
b100 "
b00010000 #
1$
b100 %
b00010000 &
#50000000
0!
b101 "
b00000000 #
0$
b101 %
b00000000 &
#60000000
1!
b110 "
b01000000 #
1$
b110 %
b01000000 &
#70000000
0!
b111 "
b00000000 #
0$
b111 %
b00000000 &
#80000000
