
*** Running vivado
    with args -log design_1_v_tc_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tc_1_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_v_tc_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 322.770 ; gain = 87.625
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_1_0' [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ip/design_1_v_tc_1_0/synth/design_1_v_tc_1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_1_0' (11#1) [c:/Xilinx/Prj/Zhdmi/VideoProcessing_BSD/VideoProcessing_BSD.srcs/sources_1/bd/design_1/ip/design_1_v_tc_1_0/synth/design_1_v_tc_1_0.vhd:93]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 492.965 ; gain = 257.820
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 492.965 ; gain = 257.820
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 753.477 ; gain = 1.316
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 753.477 ; gain = 518.332
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 753.477 ; gain = 518.332
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 753.477 ; gain = 518.332
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 753.477 ; gain = 518.332
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 753.477 ; gain = 518.332
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 753.477 ; gain = 518.332
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 773.004 ; gain = 537.859
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 786.250 ; gain = 551.105
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 786.250 ; gain = 551.105
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 786.250 ; gain = 551.105
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 786.250 ; gain = 551.105
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 786.250 ; gain = 551.105
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 786.250 ; gain = 551.105
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 786.250 ; gain = 551.105

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |   101|
|3     |LUT2   |   126|
|4     |LUT3   |   637|
|5     |LUT4   |   192|
|6     |LUT5   |   120|
|7     |LUT6   |   409|
|8     |MUXF7  |   134|
|9     |SRL16E |     6|
|10    |FDRE   |  2952|
|11    |FDSE   |   196|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 786.250 ; gain = 551.105
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 786.777 ; gain = 551.633
