;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6.3.2024. 18:00:32
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x19390000  	6457
0x0008	0x18A50000  	6309
0x000C	0x18A50000  	6309
0x0010	0x18A50000  	6309
0x0014	0x18A50000  	6309
0x0018	0x18A50000  	6309
0x001C	0x18A50000  	6309
0x0020	0x18A50000  	6309
0x0024	0x18A50000  	6309
0x0028	0x18A50000  	6309
0x002C	0x18A50000  	6309
0x0030	0x18A50000  	6309
0x0034	0x18A50000  	6309
0x0038	0x18A50000  	6309
0x003C	0x18A50000  	6309
0x0040	0x18A50000  	6309
0x0044	0x18A50000  	6309
0x0048	0x18A50000  	6309
0x004C	0x18A50000  	6309
0x0050	0x18A50000  	6309
0x0054	0x18A50000  	6309
0x0058	0x18A50000  	6309
0x005C	0x18A50000  	6309
0x0060	0x18A50000  	6309
0x0064	0x18A50000  	6309
0x0068	0x18A50000  	6309
0x006C	0x18A50000  	6309
0x0070	0x18A50000  	6309
0x0074	0x18A50000  	6309
0x0078	0x18A50000  	6309
0x007C	0x18A50000  	6309
0x0080	0x18A50000  	6309
0x0084	0x18A50000  	6309
0x0088	0x18A50000  	6309
0x008C	0x18A50000  	6309
0x0090	0x18A50000  	6309
0x0094	0x18A50000  	6309
0x0098	0x18A50000  	6309
0x009C	0x18A50000  	6309
0x00A0	0x18A50000  	6309
0x00A4	0x18A50000  	6309
0x00A8	0x18A50000  	6309
0x00AC	0x18A50000  	6309
0x00B0	0x18A50000  	6309
0x00B4	0x18A50000  	6309
0x00B8	0x18A50000  	6309
0x00BC	0x18A50000  	6309
0x00C0	0x18A50000  	6309
0x00C4	0x18A50000  	6309
0x00C8	0x18A50000  	6309
0x00CC	0x18D90000  	6361
0x00D0	0x18A50000  	6309
0x00D4	0x18A50000  	6309
0x00D8	0x18A50000  	6309
0x00DC	0x18A50000  	6309
0x00E0	0x18A50000  	6309
0x00E4	0x18A50000  	6309
0x00E8	0x18A50000  	6309
0x00EC	0x18A50000  	6309
0x00F0	0x18A50000  	6309
0x00F4	0x18A50000  	6309
0x00F8	0x18A50000  	6309
0x00FC	0x18A50000  	6309
0x0100	0x18A50000  	6309
0x0104	0x18A50000  	6309
0x0108	0x18A50000  	6309
0x010C	0x18A50000  	6309
0x0110	0x18A50000  	6309
0x0114	0x18A50000  	6309
0x0118	0x18A50000  	6309
0x011C	0x18A50000  	6309
0x0120	0x18A50000  	6309
0x0124	0x18A50000  	6309
0x0128	0x18A50000  	6309
0x012C	0x18A50000  	6309
0x0130	0x18A50000  	6309
0x0134	0x18A50000  	6309
0x0138	0x18A50000  	6309
0x013C	0x18A50000  	6309
0x0140	0x18A50000  	6309
0x0144	0x18A50000  	6309
0x0148	0x18A50000  	6309
0x014C	0x18A50000  	6309
0x0150	0x18A50000  	6309
0x0154	0x18A50000  	6309
0x0158	0x18A50000  	6309
0x015C	0x18A50000  	6309
0x0160	0x18A50000  	6309
0x0164	0x18A50000  	6309
0x0168	0x18A50000  	6309
0x016C	0x18A50000  	6309
0x0170	0x18A50000  	6309
0x0174	0x18A50000  	6309
0x0178	0x18A50000  	6309
0x017C	0x18A50000  	6309
0x0180	0x18A50000  	6309
0x0184	0x18A50000  	6309
0x0188	0x18A50000  	6309
0x018C	0x18A50000  	6309
0x0190	0x18A50000  	6309
0x0194	0x18A50000  	6309
; end of ____SysVT
_main:
;main.c, 100 :: 		void main()
0x1938	0xF000FC5E  BL	8696
0x193C	0xF7FFFFB6  BL	6316
0x1940	0xF001FAD6  BL	12016
0x1944	0xF000FEF2  BL	10028
0x1948	0xF001FA76  BL	11832
;main.c, 103 :: 		GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_3);   //Tx pin za UART5 izlazni
0x194C	0xF04F0108  MOV	R1, #8
0x1950	0x48BC    LDR	R0, [PC, #752]
0x1952	0xF7FFFCE5  BL	_GPIO_Digital_Output+0
;main.c, 104 :: 		GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_2);  //Rx pin za UART5 ulazni
0x1956	0xF04F0104  MOV	R1, #4
0x195A	0x48BB    LDR	R0, [PC, #748]
0x195C	0xF7FFFEA0  BL	_GPIO_Digital_Input+0
;main.c, 106 :: 		UART2_Inicijalizacija();
0x1960	0xF7FFFD18  BL	_UART2_Inicijalizacija+0
;main.c, 107 :: 		delay_ms(100);                 // nakon inicijalizacije uart-a, mala pauza
0x1964	0xF64007FE  MOVW	R7, #2302
0x1968	0xF2C0073D  MOVT	R7, #61
0x196C	0xBF00    NOP
0x196E	0xBF00    NOP
L_main20:
0x1970	0x1E7F    SUBS	R7, R7, #1
0x1972	0xD1FD    BNE	L_main20
0x1974	0xBF00    NOP
0x1976	0xBF00    NOP
0x1978	0xBF00    NOP
;main.c, 108 :: 		NVIC_IntEnable(IVT_INT_UART2_RX_TX);    //omoguci interrupt za UART5 Rx Tx
0x197A	0xF2400033  MOVW	R0, #51
0x197E	0xF7FFFE29  BL	_NVIC_IntEnable+0
;main.c, 110 :: 		GPIO_Digital_Output(&PTE_PDOR, _GPIO_PINMASK_0);   //i2c1 SDA
0x1982	0xF04F0101  MOV	R1, #1
0x1986	0x48B1    LDR	R0, [PC, #708]
0x1988	0xF7FFFCCA  BL	_GPIO_Digital_Output+0
;main.c, 111 :: 		GPIO_Digital_Output(&PTE_PDOR, _GPIO_PINMASK_1);   //i2c1 SCK
0x198C	0xF04F0102  MOV	R1, #2
0x1990	0x48AE    LDR	R0, [PC, #696]
0x1992	0xF7FFFCC5  BL	_GPIO_Digital_Output+0
;main.c, 113 :: 		I2C1_Init_Advanced(4000000, &_GPIO_Module_I2C1_PE1_0);
0x1996	0x49AE    LDR	R1, [PC, #696]
0x1998	0x48AE    LDR	R0, [PC, #696]
0x199A	0xF7FFFED9  BL	_I2C1_Init_Advanced+0
;main.c, 115 :: 		Init_OLED();
0x199E	0xF7FFFEE5  BL	_Init_OLED+0
;main.c, 116 :: 		delay_ms(100);
0x19A2	0xF64007FE  MOVW	R7, #2302
0x19A6	0xF2C0073D  MOVT	R7, #61
0x19AA	0xBF00    NOP
0x19AC	0xBF00    NOP
L_main22:
0x19AE	0x1E7F    SUBS	R7, R7, #1
0x19B0	0xD1FD    BNE	L_main22
0x19B2	0xBF00    NOP
0x19B4	0xBF00    NOP
0x19B6	0xBF00    NOP
;main.c, 117 :: 		oledClear();
0x19B8	0xF7FFFE48  BL	_oledClear+0
;main.c, 119 :: 		GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_5);   // upravljanje reset pinom modema, kao izlaznim pinom kontrolera
0x19BC	0xF04F0120  MOV	R1, #32
0x19C0	0x48A0    LDR	R0, [PC, #640]
0x19C2	0xF7FFFCAD  BL	_GPIO_Digital_Output+0
;main.c, 120 :: 		GSM_PowerON();     //ukljucivanje modema
0x19C6	0xF7FFFF35  BL	_GSM_PowerON+0
;main.c, 122 :: 		GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_ALL) ;
0x19CA	0xF04F31FF  MOV	R1, #-1
0x19CE	0x48A2    LDR	R0, [PC, #648]
0x19D0	0xF7FFFCA6  BL	_GPIO_Digital_Output+0
;main.c, 124 :: 		GPIOB_PCOR |= 0xffffffff;  //Sva parking mjesta su slobodna na pocetku
0x19D4	0x48A1    LDR	R0, [PC, #644]
0x19D6	0x6800    LDR	R0, [R0, #0]
0x19D8	0xF04031FF  ORR	R1, R0, #-1
0x19DC	0x489F    LDR	R0, [PC, #636]
0x19DE	0x6001    STR	R1, [R0, #0]
;main.c, 126 :: 		for ( i = 0; i < PARKING_MJESTA; i++) {
0x19E0	0x2100    MOVS	R1, #0
0x19E2	0x489F    LDR	R0, [PC, #636]
0x19E4	0x7001    STRB	R1, [R0, #0]
L_main24:
0x19E6	0x489E    LDR	R0, [PC, #632]
0x19E8	0x7800    LDRB	R0, [R0, #0]
0x19EA	0x2801    CMP	R0, #1
0x19EC	0xD20E    BCS	L_main25
;main.c, 127 :: 		strcpy(baza[i], ""); // Inicijalno sva mjesta u bazi su prazna
0x19EE	0x4A9D    LDR	R2, [PC, #628]
0x19F0	0x489B    LDR	R0, [PC, #620]
0x19F2	0x7801    LDRB	R1, [R0, #0]
0x19F4	0x200D    MOVS	R0, #13
0x19F6	0x4341    MULS	R1, R0, R1
0x19F8	0x489B    LDR	R0, [PC, #620]
0x19FA	0x1840    ADDS	R0, R0, R1
0x19FC	0x4611    MOV	R1, R2
0x19FE	0xF7FFFE83  BL	_strcpy+0
;main.c, 126 :: 		for ( i = 0; i < PARKING_MJESTA; i++) {
0x1A02	0x4997    LDR	R1, [PC, #604]
0x1A04	0x7808    LDRB	R0, [R1, #0]
0x1A06	0x1C40    ADDS	R0, R0, #1
0x1A08	0x7008    STRB	R0, [R1, #0]
;main.c, 128 :: 		}
0x1A0A	0xE7EC    B	L_main24
L_main25:
;main.c, 130 :: 		while (1)
L_main27:
;main.c, 132 :: 		switch(stanje){
0x1A0C	0xF000BBBC  B	L_main29
;main.c, 133 :: 		case 0: {
L_main31:
;main.c, 134 :: 		Uart2_WriteString("AT\r");
0x1A10	0x4896    LDR	R0, [PC, #600]
0x1A12	0xF7FFFE8D  BL	_Uart2_WriteString+0
;main.c, 135 :: 		Delay_ms(500);
0x1A16	0xF64247FE  MOVW	R7, #11518
0x1A1A	0xF2C01731  MOVT	R7, #305
0x1A1E	0xBF00    NOP
0x1A20	0xBF00    NOP
L_main32:
0x1A22	0x1E7F    SUBS	R7, R7, #1
0x1A24	0xD1FD    BNE	L_main32
0x1A26	0xBF00    NOP
0x1A28	0xBF00    NOP
0x1A2A	0xBF00    NOP
;main.c, 136 :: 		if(stringUART==STIGAO){
0x1A2C	0x4890    LDR	R0, [PC, #576]
0x1A2E	0x7800    LDRB	R0, [R0, #0]
0x1A30	0x2801    CMP	R0, #1
0x1A32	0xD128    BNE	L_main34
;main.c, 137 :: 		oledClear();
0x1A34	0xF7FFFE0A  BL	_oledClear+0
;main.c, 138 :: 		oledGotoYX(0,0);
0x1A38	0x2100    MOVS	R1, #0
0x1A3A	0x2000    MOVS	R0, #0
0x1A3C	0xF7FFFADC  BL	_oledGotoYX+0
;main.c, 139 :: 		if(strstr(rx_buffer, "OK")){
0x1A40	0x488C    LDR	R0, [PC, #560]
0x1A42	0x4601    MOV	R1, R0
0x1A44	0x488C    LDR	R0, [PC, #560]
0x1A46	0xF7FFFDA3  BL	_strstr+0
0x1A4A	0xB1B8    CBZ	R0, L_main35
;main.c, 140 :: 		oledPrint("Ukljucen je");
0x1A4C	0x488B    LDR	R0, [PC, #556]
0x1A4E	0xF7FFFC73  BL	_oledPrint+0
;main.c, 141 :: 		oledGotoYX(1,0);
0x1A52	0x2100    MOVS	R1, #0
0x1A54	0x2001    MOVS	R0, #1
0x1A56	0xF7FFFACF  BL	_oledGotoYX+0
;main.c, 142 :: 		oledPrint("modem");
0x1A5A	0x4889    LDR	R0, [PC, #548]
0x1A5C	0xF7FFFC6C  BL	_oledPrint+0
;main.c, 143 :: 		Delay_ms(500);
0x1A60	0xF64247FE  MOVW	R7, #11518
0x1A64	0xF2C01731  MOVT	R7, #305
0x1A68	0xBF00    NOP
0x1A6A	0xBF00    NOP
L_main36:
0x1A6C	0x1E7F    SUBS	R7, R7, #1
0x1A6E	0xD1FD    BNE	L_main36
0x1A70	0xBF00    NOP
0x1A72	0xBF00    NOP
0x1A74	0xBF00    NOP
;main.c, 144 :: 		stanje = 1;
0x1A76	0x2101    MOVS	R1, #1
0x1A78	0x4882    LDR	R0, [PC, #520]
0x1A7A	0x7001    STRB	R1, [R0, #0]
;main.c, 145 :: 		}
L_main35:
;main.c, 146 :: 		clear_rx_buffer();
0x1A7C	0xF7FFFD3E  BL	_clear_rx_buffer+0
;main.c, 147 :: 		stringUART=PONISTI;
0x1A80	0x2100    MOVS	R1, #0
0x1A82	0x487B    LDR	R0, [PC, #492]
0x1A84	0x7001    STRB	R1, [R0, #0]
;main.c, 148 :: 		}
L_main34:
;main.c, 150 :: 		break;
0x1A86	0xF000BB98  B	L_main30
;main.c, 152 :: 		case 1: {
L_main38:
;main.c, 153 :: 		clear_rx_buffer();
0x1A8A	0xF7FFFD37  BL	_clear_rx_buffer+0
;main.c, 154 :: 		Uart2_WriteString("AT+CREG=1\r");//Provjera da li je povezano na mrezu
0x1A8E	0x487E    LDR	R0, [PC, #504]
0x1A90	0xF7FFFE4E  BL	_Uart2_WriteString+0
;main.c, 155 :: 		Delay_ms(500);
0x1A94	0xF64247FE  MOVW	R7, #11518
0x1A98	0xF2C01731  MOVT	R7, #305
0x1A9C	0xBF00    NOP
0x1A9E	0xBF00    NOP
L_main39:
0x1AA0	0x1E7F    SUBS	R7, R7, #1
0x1AA2	0xD1FD    BNE	L_main39
0x1AA4	0xBF00    NOP
0x1AA6	0xBF00    NOP
0x1AA8	0xBF00    NOP
;main.c, 156 :: 		if(stringUART == STIGAO){
0x1AAA	0x4871    LDR	R0, [PC, #452]
0x1AAC	0x7800    LDRB	R0, [R0, #0]
0x1AAE	0x2801    CMP	R0, #1
0x1AB0	0xD128    BNE	L_main41
;main.c, 157 :: 		oledClear();
0x1AB2	0xF7FFFDCB  BL	_oledClear+0
;main.c, 158 :: 		oledGotoYX(0,0);
0x1AB6	0x2100    MOVS	R1, #0
0x1AB8	0x2000    MOVS	R0, #0
0x1ABA	0xF7FFFA9D  BL	_oledGotoYX+0
;main.c, 159 :: 		if(strstr(rx_buffer, "OK")){
0x1ABE	0x4873    LDR	R0, [PC, #460]
0x1AC0	0x4601    MOV	R1, R0
0x1AC2	0x486D    LDR	R0, [PC, #436]
0x1AC4	0xF7FFFD64  BL	_strstr+0
0x1AC8	0xB1B8    CBZ	R0, L_main42
;main.c, 160 :: 		oledPrint("Prijavljen na");
0x1ACA	0x4871    LDR	R0, [PC, #452]
0x1ACC	0xF7FFFC34  BL	_oledPrint+0
;main.c, 161 :: 		oledGotoYX(1,0);
0x1AD0	0x2100    MOVS	R1, #0
0x1AD2	0x2001    MOVS	R0, #1
0x1AD4	0xF7FFFA90  BL	_oledGotoYX+0
;main.c, 162 :: 		oledPrint("mrezu");
0x1AD8	0x486E    LDR	R0, [PC, #440]
0x1ADA	0xF7FFFC2D  BL	_oledPrint+0
;main.c, 163 :: 		Delay_ms(1000);
0x1ADE	0xF64517FE  MOVW	R7, #23038
0x1AE2	0xF2C02762  MOVT	R7, #610
0x1AE6	0xBF00    NOP
0x1AE8	0xBF00    NOP
L_main43:
0x1AEA	0x1E7F    SUBS	R7, R7, #1
0x1AEC	0xD1FD    BNE	L_main43
0x1AEE	0xBF00    NOP
0x1AF0	0xBF00    NOP
0x1AF2	0xBF00    NOP
;main.c, 164 :: 		stanje = 2;
0x1AF4	0x2102    MOVS	R1, #2
0x1AF6	0x4863    LDR	R0, [PC, #396]
0x1AF8	0x7001    STRB	R1, [R0, #0]
;main.c, 165 :: 		}
L_main42:
;main.c, 166 :: 		clear_rx_buffer();
0x1AFA	0xF7FFFCFF  BL	_clear_rx_buffer+0
;main.c, 167 :: 		stringUART=PONISTI;
0x1AFE	0x2100    MOVS	R1, #0
0x1B00	0x485B    LDR	R0, [PC, #364]
0x1B02	0x7001    STRB	R1, [R0, #0]
;main.c, 168 :: 		}
L_main41:
;main.c, 170 :: 		break;
0x1B04	0xF000BB59  B	L_main30
;main.c, 172 :: 		case 2:
L_main45:
;main.c, 174 :: 		oledClear();
0x1B08	0xF7FFFDA0  BL	_oledClear+0
;main.c, 175 :: 		oledGotoYX(0,0);
0x1B0C	0x2100    MOVS	R1, #0
0x1B0E	0x2000    MOVS	R0, #0
0x1B10	0xF7FFFA72  BL	_oledGotoYX+0
;main.c, 177 :: 		Uart2_WriteString("AT+CMGF=1\r");  //Text mod
0x1B14	0x4860    LDR	R0, [PC, #384]
0x1B16	0xF7FFFE0B  BL	_Uart2_WriteString+0
;main.c, 178 :: 		Delay_ms(100);
0x1B1A	0xF64007FE  MOVW	R7, #2302
0x1B1E	0xF2C0073D  MOVT	R7, #61
0x1B22	0xBF00    NOP
0x1B24	0xBF00    NOP
L_main46:
0x1B26	0x1E7F    SUBS	R7, R7, #1
0x1B28	0xD1FD    BNE	L_main46
0x1B2A	0xBF00    NOP
0x1B2C	0xBF00    NOP
0x1B2E	0xBF00    NOP
;main.c, 179 :: 		Uart2_WriteString("AT+CMGD=0\r");  //Brise poruke
0x1B30	0x485A    LDR	R0, [PC, #360]
0x1B32	0xF7FFFDFD  BL	_Uart2_WriteString+0
;main.c, 180 :: 		Delay_ms(100);
0x1B36	0xF64007FE  MOVW	R7, #2302
0x1B3A	0xF2C0073D  MOVT	R7, #61
0x1B3E	0xBF00    NOP
0x1B40	0xBF00    NOP
L_main48:
0x1B42	0x1E7F    SUBS	R7, R7, #1
0x1B44	0xD1FD    BNE	L_main48
0x1B46	0xBF00    NOP
0x1B48	0xBF00    NOP
0x1B4A	0xBF00    NOP
;main.c, 181 :: 		Uart2_WriteString("AT+CMGD=1\r");
0x1B4C	0x4854    LDR	R0, [PC, #336]
0x1B4E	0xF7FFFDEF  BL	_Uart2_WriteString+0
;main.c, 182 :: 		Delay_ms(100);
0x1B52	0xF64007FE  MOVW	R7, #2302
0x1B56	0xF2C0073D  MOVT	R7, #61
0x1B5A	0xBF00    NOP
0x1B5C	0xBF00    NOP
L_main50:
0x1B5E	0x1E7F    SUBS	R7, R7, #1
0x1B60	0xD1FD    BNE	L_main50
0x1B62	0xBF00    NOP
0x1B64	0xBF00    NOP
0x1B66	0xBF00    NOP
;main.c, 183 :: 		Uart2_WriteString("AT+CMGD=2\r");
0x1B68	0x484E    LDR	R0, [PC, #312]
0x1B6A	0xF7FFFDE1  BL	_Uart2_WriteString+0
;main.c, 184 :: 		Delay_ms(100);
0x1B6E	0xF64007FE  MOVW	R7, #2302
0x1B72	0xF2C0073D  MOVT	R7, #61
0x1B76	0xBF00    NOP
0x1B78	0xBF00    NOP
L_main52:
0x1B7A	0x1E7F    SUBS	R7, R7, #1
0x1B7C	0xD1FD    BNE	L_main52
0x1B7E	0xBF00    NOP
0x1B80	0xBF00    NOP
0x1B82	0xBF00    NOP
;main.c, 185 :: 		Uart2_WriteString("AT+CMGD=3\r");
0x1B84	0x4848    LDR	R0, [PC, #288]
0x1B86	0xF7FFFDD3  BL	_Uart2_WriteString+0
;main.c, 186 :: 		Delay_ms(100);
0x1B8A	0xF64007FE  MOVW	R7, #2302
0x1B8E	0xF2C0073D  MOVT	R7, #61
0x1B92	0xBF00    NOP
0x1B94	0xBF00    NOP
L_main54:
0x1B96	0x1E7F    SUBS	R7, R7, #1
0x1B98	0xD1FD    BNE	L_main54
0x1B9A	0xBF00    NOP
0x1B9C	0xBF00    NOP
0x1B9E	0xBF00    NOP
;main.c, 187 :: 		Uart2_WriteString("AT+CMGD=4\r");
0x1BA0	0x4842    LDR	R0, [PC, #264]
0x1BA2	0xF7FFFDC5  BL	_Uart2_WriteString+0
;main.c, 188 :: 		Delay_ms(100);
0x1BA6	0xF64007FE  MOVW	R7, #2302
0x1BAA	0xF2C0073D  MOVT	R7, #61
0x1BAE	0xBF00    NOP
0x1BB0	0xBF00    NOP
L_main56:
0x1BB2	0x1E7F    SUBS	R7, R7, #1
0x1BB4	0xD1FD    BNE	L_main56
0x1BB6	0xBF00    NOP
0x1BB8	0xBF00    NOP
0x1BBA	0xBF00    NOP
;main.c, 190 :: 		if (strstr(rx_buffer, "OK")){
0x1BBC	0x483C    LDR	R0, [PC, #240]
0x1BBE	0x4601    MOV	R1, R0
0x1BC0	0x482D    LDR	R0, [PC, #180]
0x1BC2	0xF7FFFCE5  BL	_strstr+0
0x1BC6	0xB150    CBZ	R0, L_main58
;main.c, 191 :: 		oledClear();
0x1BC8	0xF7FFFD40  BL	_oledClear+0
;main.c, 192 :: 		oledGotoYX(0,0);
0x1BCC	0x2100    MOVS	R1, #0
0x1BCE	0x2000    MOVS	R0, #0
0x1BD0	0xF7FFFA12  BL	_oledGotoYX+0
;main.c, 194 :: 		clear_rx_buffer();
0x1BD4	0xF7FFFC92  BL	_clear_rx_buffer+0
;main.c, 195 :: 		stanje=3;
0x1BD8	0x2103    MOVS	R1, #3
0x1BDA	0x482A    LDR	R0, [PC, #168]
0x1BDC	0x7001    STRB	R1, [R0, #0]
;main.c, 196 :: 		}
L_main58:
;main.c, 197 :: 		break;
0x1BDE	0xE2EC    B	L_main30
;main.c, 200 :: 		case 3:
L_main59:
;main.c, 201 :: 		Uart2_WriteString("ATE0\r");   //Iskljucujemo eho
0x1BE0	0x4834    LDR	R0, [PC, #208]
0x1BE2	0xF7FFFDA5  BL	_Uart2_WriteString+0
;main.c, 202 :: 		Delay_ms(100);
0x1BE6	0xF64007FE  MOVW	R7, #2302
0x1BEA	0xF2C0073D  MOVT	R7, #61
0x1BEE	0xBF00    NOP
0x1BF0	0xBF00    NOP
L_main60:
0x1BF2	0x1E7F    SUBS	R7, R7, #1
0x1BF4	0xD1FD    BNE	L_main60
0x1BF6	0xBF00    NOP
0x1BF8	0xBF00    NOP
0x1BFA	0xBF00    NOP
;main.c, 203 :: 		clear_rx_buffer();
0x1BFC	0xF7FFFC7E  BL	_clear_rx_buffer+0
;main.c, 204 :: 		Delay_ms(100);
0x1C00	0xF64007FE  MOVW	R7, #2302
0x1C04	0xF2C0073D  MOVT	R7, #61
0x1C08	0xBF00    NOP
0x1C0A	0xBF00    NOP
L_main62:
0x1C0C	0x1E7F    SUBS	R7, R7, #1
0x1C0E	0xD1FD    BNE	L_main62
0x1C10	0xBF00    NOP
0x1C12	0xBF00    NOP
0x1C14	0xBF00    NOP
;main.c, 205 :: 		oledClear();
0x1C16	0xF7FFFD19  BL	_oledClear+0
;main.c, 206 :: 		oledGotoYX(0,0);
0x1C1A	0x2100    MOVS	R1, #0
0x1C1C	0x2000    MOVS	R0, #0
0x1C1E	0xF7FFF9EB  BL	_oledGotoYX+0
;main.c, 207 :: 		oledPrint("Cekam poruku");
0x1C22	0x4825    LDR	R0, [PC, #148]
0x1C24	0xF7FFFB88  BL	_oledPrint+0
;main.c, 208 :: 		Delay_ms(500);
0x1C28	0xF64247FE  MOVW	R7, #11518
0x1C2C	0xF2C01731  MOVT	R7, #305
0x1C30	0xBF00    NOP
0x1C32	0xBF00    NOP
L_main64:
0x1C34	0x1E7F    SUBS	R7, R7, #1
0x1C36	0xD1FD    BNE	L_main64
0x1C38	0xBF00    NOP
0x1C3A	0xBF00    NOP
0x1C3C	0xBF00    NOP
;main.c, 210 :: 		while (!(strstr(rx_buffer, "+PARKING") || strstr(rx_buffer, "-PARKING"))){
L_main66:
0x1C3E	0x481F    LDR	R0, [PC, #124]
0x1C40	0x4601    MOV	R1, R0
0x1C42	0xE03D    B	#122
0x1C44	0xF0C0400F  	PTD_PDOR+0
0x1C48	0xF0D0400F  	PTD_PDIR+0
0x1C4C	0xF100400F  	PTE_PDOR+0
0x1C50	0x2CC40000  	__GPIO_Module_I2C1_PE1_0+0
0x1C54	0x0900003D  	#4000000
0x1C58	0xF040400F  	PTB_PDOR+0
0x1C5C	0xF048400F  	GPIOB_PCOR+0
0x1C60	0x00011FFF  	_i+0
0x1C64	0x00041FFF  	?lstr3_main+0
0x1C68	0x02201FFF  	_baza+0
0x1C6C	0x2E330000  	?lstr_4_main+0
0x1C70	0x00061FFF  	_stringUART+0
0x1C74	0x00071FFF  	?lstr5_main+0
0x1C78	0x01201FFF  	_rx_buffer+0
0x1C7C	0x000A1FFF  	?lstr6_main+0
0x1C80	0x00161FFF  	?lstr7_main+0
0x1C84	0x00051FFF  	_stanje+0
0x1C88	0x2E010000  	?lstr_8_main+0
0x1C8C	0x001C1FFF  	?lstr9_main+0
0x1C90	0x001F1FFF  	?lstr10_main+0
0x1C94	0x002D1FFF  	?lstr11_main+0
0x1C98	0x2DF60000  	?lstr_12_main+0
0x1C9C	0x2DEB0000  	?lstr_13_main+0
0x1CA0	0x2E0C0000  	?lstr_14_main+0
0x1CA4	0x2E220000  	?lstr_15_main+0
0x1CA8	0x2E170000  	?lstr_16_main+0
0x1CAC	0x2DE00000  	?lstr_17_main+0
0x1CB0	0x00331FFF  	?lstr18_main+0
0x1CB4	0x2E2D0000  	?lstr_19_main+0
0x1CB8	0x00361FFF  	?lstr20_main+0
0x1CBC	0x00431FFF  	?lstr21_main+0
0x1CC0	0x48B3    LDR	R0, [PC, #716]
0x1CC2	0xF7FFFC65  BL	_strstr+0
0x1CC6	0xB938    CBNZ	R0, L_main69
0x1CC8	0x48B2    LDR	R0, [PC, #712]
0x1CCA	0x4601    MOV	R1, R0
0x1CCC	0x48B0    LDR	R0, [PC, #704]
0x1CCE	0xF7FFFC5F  BL	_strstr+0
0x1CD2	0xB908    CBNZ	R0, L_main69
0x1CD4	0x2000    MOVS	R0, #0
0x1CD6	0xE000    B	L_main68
L_main69:
0x1CD8	0x2001    MOVS	R0, #1
L_main68:
0x1CDA	0xBB40    CBNZ	R0, L_main67
;main.c, 211 :: 		clear_rx_buffer();
0x1CDC	0xF7FFFC0E  BL	_clear_rx_buffer+0
;main.c, 212 :: 		Uart2_WriteString("AT+CNMI=1,2,0,0,0\r");
0x1CE0	0x48AD    LDR	R0, [PC, #692]
0x1CE2	0xF7FFFD25  BL	_Uart2_WriteString+0
;main.c, 213 :: 		Delay_ms(500);
0x1CE6	0xF64247FE  MOVW	R7, #11518
0x1CEA	0xF2C01731  MOVT	R7, #305
0x1CEE	0xBF00    NOP
0x1CF0	0xBF00    NOP
L_main70:
0x1CF2	0x1E7F    SUBS	R7, R7, #1
0x1CF4	0xD1FD    BNE	L_main70
0x1CF6	0xBF00    NOP
0x1CF8	0xBF00    NOP
0x1CFA	0xBF00    NOP
;main.c, 214 :: 		oledClear();
0x1CFC	0xF7FFFCA6  BL	_oledClear+0
;main.c, 215 :: 		oledGotoYX(0,0);
0x1D00	0x2100    MOVS	R1, #0
0x1D02	0x2000    MOVS	R0, #0
0x1D04	0xF7FFF978  BL	_oledGotoYX+0
;main.c, 216 :: 		oledPrint("Cekam poruku");
0x1D08	0x48A4    LDR	R0, [PC, #656]
0x1D0A	0xF7FFFB15  BL	_oledPrint+0
;main.c, 217 :: 		oledGotoYX(1,0);
0x1D0E	0x2100    MOVS	R1, #0
0x1D10	0x2001    MOVS	R0, #1
0x1D12	0xF7FFF971  BL	_oledGotoYX+0
;main.c, 218 :: 		Delay_ms(500);
0x1D16	0xF64247FE  MOVW	R7, #11518
0x1D1A	0xF2C01731  MOVT	R7, #305
0x1D1E	0xBF00    NOP
0x1D20	0xBF00    NOP
L_main72:
0x1D22	0x1E7F    SUBS	R7, R7, #1
0x1D24	0xD1FD    BNE	L_main72
0x1D26	0xBF00    NOP
0x1D28	0xBF00    NOP
0x1D2A	0xBF00    NOP
;main.c, 219 :: 		}
0x1D2C	0xE787    B	L_main66
L_main67:
;main.c, 221 :: 		oledClear();
0x1D2E	0xF7FFFC8D  BL	_oledClear+0
;main.c, 222 :: 		oledGotoYX(0,0);
0x1D32	0x2100    MOVS	R1, #0
0x1D34	0x2000    MOVS	R0, #0
0x1D36	0xF7FFF95F  BL	_oledGotoYX+0
;main.c, 226 :: 		if((strstr(rx_buffer,"+PARKING"))){
0x1D3A	0x4899    LDR	R0, [PC, #612]
0x1D3C	0x4601    MOV	R1, R0
0x1D3E	0x4894    LDR	R0, [PC, #592]
0x1D40	0xF7FFFC26  BL	_strstr+0
0x1D44	0x2800    CMP	R0, #0
0x1D46	0xF000809D  BEQ	L_main74
;main.c, 228 :: 		br=strstr(rx_buffer, "381");  //Trazi broj telefona
0x1D4A	0x4896    LDR	R0, [PC, #600]
0x1D4C	0x4601    MOV	R1, R0
0x1D4E	0x4890    LDR	R0, [PC, #576]
0x1D50	0xF7FFFC1E  BL	_strstr+0
0x1D54	0x4994    LDR	R1, [PC, #592]
0x1D56	0x6008    STR	R0, [R1, #0]
;main.c, 229 :: 		for(i=0; i<12; i++){
0x1D58	0x2100    MOVS	R1, #0
0x1D5A	0x4894    LDR	R0, [PC, #592]
0x1D5C	0x7001    STRB	R1, [R0, #0]
L_main75:
0x1D5E	0x4893    LDR	R0, [PC, #588]
0x1D60	0x7800    LDRB	R0, [R0, #0]
0x1D62	0x280C    CMP	R0, #12
0x1D64	0xD210    BCS	L_main76
;main.c, 230 :: 		phoneNumber[i]=*br; //Broj sa kojeg je poslata poruka smjesta u PhoneNumber.
0x1D66	0x4B91    LDR	R3, [PC, #580]
0x1D68	0x7819    LDRB	R1, [R3, #0]
0x1D6A	0x4891    LDR	R0, [PC, #580]
0x1D6C	0x1842    ADDS	R2, R0, R1
0x1D6E	0x498E    LDR	R1, [PC, #568]
0x1D70	0x6808    LDR	R0, [R1, #0]
0x1D72	0x7800    LDRB	R0, [R0, #0]
0x1D74	0x7010    STRB	R0, [R2, #0]
;main.c, 231 :: 		br++;
0x1D76	0x4608    MOV	R0, R1
0x1D78	0x6800    LDR	R0, [R0, #0]
0x1D7A	0x1C40    ADDS	R0, R0, #1
0x1D7C	0x6008    STR	R0, [R1, #0]
;main.c, 229 :: 		for(i=0; i<12; i++){
0x1D7E	0x4618    MOV	R0, R3
0x1D80	0x7800    LDRB	R0, [R0, #0]
0x1D82	0x1C40    ADDS	R0, R0, #1
0x1D84	0x7018    STRB	R0, [R3, #0]
;main.c, 232 :: 		}
0x1D86	0xE7EA    B	L_main75
L_main76:
;main.c, 233 :: 		if (provjeriBrojUBazi(phoneNumber)) {
0x1D88	0x4889    LDR	R0, [PC, #548]
0x1D8A	0xF7FFFB59  BL	_provjeriBrojUBazi+0
0x1D8E	0xB1B8    CBZ	R0, L_main78
;main.c, 234 :: 		oledClear();
0x1D90	0xF7FFFC5C  BL	_oledClear+0
;main.c, 235 :: 		oledGotoYX(0,0) ;
0x1D94	0x2100    MOVS	R1, #0
0x1D96	0x2000    MOVS	R0, #0
0x1D98	0xF7FFF92E  BL	_oledGotoYX+0
;main.c, 236 :: 		oledPrint("Broj u bazi.");
0x1D9C	0x4885    LDR	R0, [PC, #532]
0x1D9E	0xF7FFFACB  BL	_oledPrint+0
;main.c, 237 :: 		Delay_ms(1000);
0x1DA2	0xF64517FE  MOVW	R7, #23038
0x1DA6	0xF2C02762  MOVT	R7, #610
0x1DAA	0xBF00    NOP
0x1DAC	0xBF00    NOP
L_main79:
0x1DAE	0x1E7F    SUBS	R7, R7, #1
0x1DB0	0xD1FD    BNE	L_main79
0x1DB2	0xBF00    NOP
0x1DB4	0xBF00    NOP
0x1DB6	0xBF00    NOP
;main.c, 238 :: 		stanje = 3;
0x1DB8	0x2103    MOVS	R1, #3
0x1DBA	0x487F    LDR	R0, [PC, #508]
0x1DBC	0x7001    STRB	R1, [R0, #0]
;main.c, 239 :: 		break;
0x1DBE	0xE1FC    B	L_main30
;main.c, 240 :: 		}
L_main78:
;main.c, 242 :: 		oledClear();
0x1DC0	0xF7FFFC44  BL	_oledClear+0
;main.c, 243 :: 		oledGotoYX(0,0);
0x1DC4	0x2100    MOVS	R1, #0
0x1DC6	0x2000    MOVS	R0, #0
0x1DC8	0xF7FFF916  BL	_oledGotoYX+0
;main.c, 244 :: 		oledPrint("Broj nije u");
0x1DCC	0x487B    LDR	R0, [PC, #492]
0x1DCE	0xF7FFFAB3  BL	_oledPrint+0
;main.c, 245 :: 		oledGotoYX(1,0);
0x1DD2	0x2100    MOVS	R1, #0
0x1DD4	0x2001    MOVS	R0, #1
0x1DD6	0xF7FFF90F  BL	_oledGotoYX+0
;main.c, 246 :: 		oledPrint("bazi");
0x1DDA	0x4879    LDR	R0, [PC, #484]
0x1DDC	0xF7FFFAAC  BL	_oledPrint+0
;main.c, 247 :: 		Delay_ms(1000);
0x1DE0	0xF64517FE  MOVW	R7, #23038
0x1DE4	0xF2C02762  MOVT	R7, #610
0x1DE8	0xBF00    NOP
0x1DEA	0xBF00    NOP
L_main82:
0x1DEC	0x1E7F    SUBS	R7, R7, #1
0x1DEE	0xD1FD    BNE	L_main82
0x1DF0	0xBF00    NOP
0x1DF2	0xBF00    NOP
0x1DF4	0xBF00    NOP
;main.c, 248 :: 		if(dodajBrojUBazu(phoneNumber)) {
0x1DF6	0x486E    LDR	R0, [PC, #440]
0x1DF8	0xF7FFFB4A  BL	_dodajBrojUBazu+0
0x1DFC	0xB100    CBZ	R0, L_main84
;main.c, 249 :: 		}
0x1DFE	0xE01E    B	L_main85
L_main84:
;main.c, 251 :: 		oledClear();
0x1E00	0xF7FFFC24  BL	_oledClear+0
;main.c, 252 :: 		oledGotoYX(0,0);
0x1E04	0x2100    MOVS	R1, #0
0x1E06	0x2000    MOVS	R0, #0
0x1E08	0xF7FFF8F6  BL	_oledGotoYX+0
;main.c, 253 :: 		oledPrint("Nema prostora");
0x1E0C	0x486D    LDR	R0, [PC, #436]
0x1E0E	0xF7FFFA93  BL	_oledPrint+0
;main.c, 254 :: 		oledGotoYX(1,0) ;
0x1E12	0x2100    MOVS	R1, #0
0x1E14	0x2001    MOVS	R0, #1
0x1E16	0xF7FFF8EF  BL	_oledGotoYX+0
;main.c, 255 :: 		oledPrint("u bazi.");
0x1E1A	0x486B    LDR	R0, [PC, #428]
0x1E1C	0xF7FFFA8C  BL	_oledPrint+0
;main.c, 256 :: 		Delay_ms(1000);
0x1E20	0xF64517FE  MOVW	R7, #23038
0x1E24	0xF2C02762  MOVT	R7, #610
0x1E28	0xBF00    NOP
0x1E2A	0xBF00    NOP
L_main86:
0x1E2C	0x1E7F    SUBS	R7, R7, #1
0x1E2E	0xD1FD    BNE	L_main86
0x1E30	0xBF00    NOP
0x1E32	0xBF00    NOP
0x1E34	0xBF00    NOP
;main.c, 257 :: 		stanje = 3;
0x1E36	0x2103    MOVS	R1, #3
0x1E38	0x485F    LDR	R0, [PC, #380]
0x1E3A	0x7001    STRB	R1, [R0, #0]
;main.c, 258 :: 		break;
0x1E3C	0xE1BD    B	L_main30
;main.c, 259 :: 		}
L_main85:
;main.c, 262 :: 		clear_rx_buffer();
0x1E3E	0xF7FFFB5D  BL	_clear_rx_buffer+0
;main.c, 263 :: 		oledClear();
0x1E42	0xF7FFFC03  BL	_oledClear+0
;main.c, 264 :: 		oledGotoYX(0,0);
0x1E46	0x2100    MOVS	R1, #0
0x1E48	0x2000    MOVS	R0, #0
0x1E4A	0xF7FFF8D5  BL	_oledGotoYX+0
;main.c, 265 :: 		oledPrint("Broj ");
0x1E4E	0x485F    LDR	R0, [PC, #380]
0x1E50	0xF7FFFA72  BL	_oledPrint+0
;main.c, 266 :: 		oledGotoYX(1,0);
0x1E54	0x2100    MOVS	R1, #0
0x1E56	0x2001    MOVS	R0, #1
0x1E58	0xF7FFF8CE  BL	_oledGotoYX+0
;main.c, 267 :: 		oledPrint(phoneNumber);
0x1E5C	0x4854    LDR	R0, [PC, #336]
0x1E5E	0xF7FFFA6B  BL	_oledPrint+0
;main.c, 268 :: 		Delay_ms(1000);
0x1E62	0xF64517FE  MOVW	R7, #23038
0x1E66	0xF2C02762  MOVT	R7, #610
0x1E6A	0xBF00    NOP
0x1E6C	0xBF00    NOP
L_main88:
0x1E6E	0x1E7F    SUBS	R7, R7, #1
0x1E70	0xD1FD    BNE	L_main88
0x1E72	0xBF00    NOP
0x1E74	0xBF00    NOP
0x1E76	0xBF00    NOP
;main.c, 269 :: 		stanje=4;
0x1E78	0x2104    MOVS	R1, #4
0x1E7A	0x484F    LDR	R0, [PC, #316]
0x1E7C	0x7001    STRB	R1, [R0, #0]
;main.c, 270 :: 		oledClear();
0x1E7E	0xF7FFFBE5  BL	_oledClear+0
;main.c, 271 :: 		break;
0x1E82	0xE19A    B	L_main30
;main.c, 272 :: 		}
L_main74:
;main.c, 273 :: 		else if((strstr(rx_buffer,"-PARKING"))){
0x1E84	0x4852    LDR	R0, [PC, #328]
0x1E86	0x4601    MOV	R1, R0
0x1E88	0x4841    LDR	R0, [PC, #260]
0x1E8A	0xF7FFFB81  BL	_strstr+0
0x1E8E	0x2800    CMP	R0, #0
0x1E90	0xF0008059  BEQ	L_main91
;main.c, 278 :: 		s=strstr(rx_buffer, "381");  //Trazi broj telefona
0x1E94	0x484F    LDR	R0, [PC, #316]
0x1E96	0x4601    MOV	R1, R0
0x1E98	0x483D    LDR	R0, [PC, #244]
0x1E9A	0xF7FFFB79  BL	_strstr+0
0x1E9E	0x494E    LDR	R1, [PC, #312]
0x1EA0	0x6008    STR	R0, [R1, #0]
;main.c, 279 :: 		for(i=0; i<12; i++){
0x1EA2	0x2100    MOVS	R1, #0
0x1EA4	0x4841    LDR	R0, [PC, #260]
0x1EA6	0x7001    STRB	R1, [R0, #0]
L_main92:
0x1EA8	0x4840    LDR	R0, [PC, #256]
0x1EAA	0x7800    LDRB	R0, [R0, #0]
0x1EAC	0x280C    CMP	R0, #12
0x1EAE	0xD210    BCS	L_main93
;main.c, 280 :: 		broj[i]=*s;
0x1EB0	0x4B3E    LDR	R3, [PC, #248]
0x1EB2	0x7819    LDRB	R1, [R3, #0]
0x1EB4	0x4849    LDR	R0, [PC, #292]
0x1EB6	0x1842    ADDS	R2, R0, R1
0x1EB8	0x4947    LDR	R1, [PC, #284]
0x1EBA	0x6808    LDR	R0, [R1, #0]
0x1EBC	0x7800    LDRB	R0, [R0, #0]
0x1EBE	0x7010    STRB	R0, [R2, #0]
;main.c, 281 :: 		s++;
0x1EC0	0x4608    MOV	R0, R1
0x1EC2	0x6800    LDR	R0, [R0, #0]
0x1EC4	0x1C40    ADDS	R0, R0, #1
0x1EC6	0x6008    STR	R0, [R1, #0]
;main.c, 279 :: 		for(i=0; i<12; i++){
0x1EC8	0x4618    MOV	R0, R3
0x1ECA	0x7800    LDRB	R0, [R0, #0]
0x1ECC	0x1C40    ADDS	R0, R0, #1
0x1ECE	0x7018    STRB	R0, [R3, #0]
;main.c, 282 :: 		}
0x1ED0	0xE7EA    B	L_main92
L_main93:
;main.c, 283 :: 		if (provjeriBrojUBazi(broj)) {
0x1ED2	0x4842    LDR	R0, [PC, #264]
0x1ED4	0xF7FFFAB4  BL	_provjeriBrojUBazi+0
0x1ED8	0x2800    CMP	R0, #0
0x1EDA	0xD031    BEQ	L_main95
;main.c, 288 :: 		GPIOB_PCOR |= (1<<i+8);
0x1EDC	0x4833    LDR	R0, [PC, #204]
0x1EDE	0x7800    LDRB	R0, [R0, #0]
0x1EE0	0xF2000108  ADDW	R1, R0, #8
0x1EE4	0xB209    SXTH	R1, R1
0x1EE6	0x2001    MOVS	R0, #1
0x1EE8	0xB200    SXTH	R0, R0
0x1EEA	0xFA00F101  LSL	R1, R0, R1
0x1EEE	0xB209    SXTH	R1, R1
0x1EF0	0x483B    LDR	R0, [PC, #236]
0x1EF2	0x6800    LDR	R0, [R0, #0]
0x1EF4	0xEA400101  ORR	R1, R0, R1, LSL #0
0x1EF8	0x4839    LDR	R0, [PC, #228]
0x1EFA	0x6001    STR	R1, [R0, #0]
;main.c, 289 :: 		obrisiBrojIzBaze(broj);
0x1EFC	0x4837    LDR	R0, [PC, #220]
0x1EFE	0xF7FFFB15  BL	_obrisiBrojIzBaze+0
;main.c, 290 :: 		oledClear();
0x1F02	0xF7FFFBA3  BL	_oledClear+0
;main.c, 291 :: 		oledGotoYX(0,0)  ;
0x1F06	0x2100    MOVS	R1, #0
0x1F08	0x2000    MOVS	R0, #0
0x1F0A	0xF7FFF875  BL	_oledGotoYX+0
;main.c, 292 :: 		oledPrint("Broj obrisan");
0x1F0E	0x4835    LDR	R0, [PC, #212]
0x1F10	0xF7FFFA12  BL	_oledPrint+0
;main.c, 293 :: 		oledGotoYX(1,0)  ;
0x1F14	0x2100    MOVS	R1, #0
0x1F16	0x2001    MOVS	R0, #1
0x1F18	0xF7FFF86E  BL	_oledGotoYX+0
;main.c, 294 :: 		oledPrint("iz baze");
0x1F1C	0x4832    LDR	R0, [PC, #200]
0x1F1E	0xF7FFFA0B  BL	_oledPrint+0
;main.c, 296 :: 		Delay_ms(1000);
0x1F22	0xF64517FE  MOVW	R7, #23038
0x1F26	0xF2C02762  MOVT	R7, #610
0x1F2A	0xBF00    NOP
0x1F2C	0xBF00    NOP
L_main96:
0x1F2E	0x1E7F    SUBS	R7, R7, #1
0x1F30	0xD1FD    BNE	L_main96
0x1F32	0xBF00    NOP
0x1F34	0xBF00    NOP
0x1F36	0xBF00    NOP
;main.c, 297 :: 		stanje = 3;
0x1F38	0x2103    MOVS	R1, #3
0x1F3A	0x481F    LDR	R0, [PC, #124]
0x1F3C	0x7001    STRB	R1, [R0, #0]
;main.c, 298 :: 		break;
0x1F3E	0xE13C    B	L_main30
;main.c, 299 :: 		}
L_main95:
;main.c, 304 :: 		stanje = 3;
0x1F40	0x2103    MOVS	R1, #3
0x1F42	0x481D    LDR	R0, [PC, #116]
0x1F44	0x7001    STRB	R1, [R0, #0]
;main.c, 306 :: 		}
L_main91:
;main.c, 310 :: 		case 4:
L_main99:
;main.c, 311 :: 		clear_rx_buffer();
0x1F46	0xF7FFFAD9  BL	_clear_rx_buffer+0
;main.c, 312 :: 		while(!(br=strstr(rx_buffer, "381")))
L_main100:
0x1F4A	0x4828    LDR	R0, [PC, #160]
0x1F4C	0x4601    MOV	R1, R0
0x1F4E	0x4810    LDR	R0, [PC, #64]
0x1F50	0xF7FFFB1E  BL	_strstr+0
0x1F54	0x4914    LDR	R1, [PC, #80]
0x1F56	0x6008    STR	R0, [R1, #0]
0x1F58	0xB9A0    CBNZ	R0, L_main101
;main.c, 314 :: 		oledClear();
0x1F5A	0xF7FFFB77  BL	_oledClear+0
;main.c, 315 :: 		oledGotoYX(0, 0);
0x1F5E	0x2100    MOVS	R1, #0
0x1F60	0x2000    MOVS	R0, #0
0x1F62	0xF7FFF849  BL	_oledGotoYX+0
;main.c, 316 :: 		oledPrint("Pozovite");
0x1F66	0x4822    LDR	R0, [PC, #136]
0x1F68	0xF7FFF9E6  BL	_oledPrint+0
;main.c, 317 :: 		Delay_ms(1000);
0x1F6C	0xF64517FE  MOVW	R7, #23038
0x1F70	0xF2C02762  MOVT	R7, #610
0x1F74	0xBF00    NOP
0x1F76	0xBF00    NOP
L_main102:
0x1F78	0x1E7F    SUBS	R7, R7, #1
0x1F7A	0xD1FD    BNE	L_main102
0x1F7C	0xBF00    NOP
0x1F7E	0xBF00    NOP
0x1F80	0xBF00    NOP
;main.c, 318 :: 		}
0x1F82	0xE7E2    B	L_main100
L_main101:
;main.c, 320 :: 		if(stringUART == STIGAO)
0x1F84	0x481B    LDR	R0, [PC, #108]
0x1F86	0x7800    LDRB	R0, [R0, #0]
0x1F88	0x2801    CMP	R0, #1
0x1F8A	0xF04080F6  BNE	L_main104
0x1F8E	0xE033    B	#102
0x1F90	0x01201FFF  	_rx_buffer+0
0x1F94	0x004C1FFF  	?lstr22_main+0
0x1F98	0x2DBE0000  	?lstr_23_main+0
0x1F9C	0x00551FFF  	?lstr24_main+0
0x1FA0	0x00621FFF  	?lstr25_main+0
0x1FA4	0x006B1FFF  	?lstr26_main+0
0x1FA8	0x02301FFF  	_br+0
0x1FAC	0x00011FFF  	_i+0
0x1FB0	0x02341FFF  	_phoneNumber+0
0x1FB4	0x006F1FFF  	?lstr27_main+0
0x1FB8	0x00051FFF  	_stanje+0
0x1FBC	0x007C1FFF  	?lstr28_main+0
0x1FC0	0x00881FFF  	?lstr29_main+0
0x1FC4	0x008D1FFF  	?lstr30_main+0
0x1FC8	0x009B1FFF  	?lstr31_main+0
0x1FCC	0x00A31FFF  	?lstr32_main+0
0x1FD0	0x00A91FFF  	?lstr33_main+0
0x1FD4	0x00B21FFF  	?lstr34_main+0
0x1FD8	0x02441FFF  	_s+0
0x1FDC	0x02481FFF  	_broj+0
0x1FE0	0xF048400F  	GPIOB_PCOR+0
0x1FE4	0x00B61FFF  	?lstr35_main+0
0x1FE8	0x00C31FFF  	?lstr36_main+0
0x1FEC	0x00CB1FFF  	?lstr37_main+0
0x1FF0	0x00CF1FFF  	?lstr38_main+0
0x1FF4	0x00061FFF  	_stringUART+0
;main.c, 322 :: 		oledClear();
0x1FF8	0xF7FFFB28  BL	_oledClear+0
;main.c, 323 :: 		oledGotoYX(0,0);
0x1FFC	0x2100    MOVS	R1, #0
0x1FFE	0x2000    MOVS	R0, #0
0x2000	0xF7FEFFFA  BL	_oledGotoYX+0
;main.c, 324 :: 		oledPrint("Zvanje u toku");
0x2004	0x486E    LDR	R0, [PC, #440]
0x2006	0xF7FFF997  BL	_oledPrint+0
;main.c, 325 :: 		Delay_ms(1000);
0x200A	0xF64517FE  MOVW	R7, #23038
0x200E	0xF2C02762  MOVT	R7, #610
0x2012	0xBF00    NOP
0x2014	0xBF00    NOP
L_main105:
0x2016	0x1E7F    SUBS	R7, R7, #1
0x2018	0xD1FD    BNE	L_main105
0x201A	0xBF00    NOP
0x201C	0xBF00    NOP
0x201E	0xBF00    NOP
;main.c, 328 :: 		for(x=0; x<12; x++)
0x2020	0x2100    MOVS	R1, #0
0x2022	0xB209    SXTH	R1, R1
0x2024	0x4867    LDR	R0, [PC, #412]
0x2026	0x8001    STRH	R1, [R0, #0]
L_main107:
0x2028	0x4866    LDR	R0, [PC, #408]
0x202A	0xF9B00000  LDRSH	R0, [R0, #0]
0x202E	0x280C    CMP	R0, #12
0x2030	0xDA1F    BGE	L_main108
;main.c, 330 :: 		if((*br) != ('\r'))
0x2032	0x4865    LDR	R0, [PC, #404]
0x2034	0x6800    LDR	R0, [R0, #0]
0x2036	0x7800    LDRB	R0, [R0, #0]
0x2038	0x280D    CMP	R0, #13
0x203A	0xD009    BEQ	L_main110
;main.c, 331 :: 		mob[x]=*br;
0x203C	0x4861    LDR	R0, [PC, #388]
0x203E	0xF9B01000  LDRSH	R1, [R0, #0]
0x2042	0x4862    LDR	R0, [PC, #392]
0x2044	0x1841    ADDS	R1, R0, R1
0x2046	0x4860    LDR	R0, [PC, #384]
0x2048	0x6800    LDR	R0, [R0, #0]
0x204A	0x7800    LDRB	R0, [R0, #0]
0x204C	0x7008    STRB	R0, [R1, #0]
0x204E	0xE006    B	L_main111
L_main110:
;main.c, 332 :: 		else mob[x]=0;
0x2050	0x485C    LDR	R0, [PC, #368]
0x2052	0xF9B01000  LDRSH	R1, [R0, #0]
0x2056	0x485D    LDR	R0, [PC, #372]
0x2058	0x1841    ADDS	R1, R0, R1
0x205A	0x2000    MOVS	R0, #0
0x205C	0x7008    STRB	R0, [R1, #0]
L_main111:
;main.c, 333 :: 		br++;
0x205E	0x495A    LDR	R1, [PC, #360]
0x2060	0x6808    LDR	R0, [R1, #0]
0x2062	0x1C40    ADDS	R0, R0, #1
0x2064	0x6008    STR	R0, [R1, #0]
;main.c, 328 :: 		for(x=0; x<12; x++)
0x2066	0x4957    LDR	R1, [PC, #348]
0x2068	0xF9B10000  LDRSH	R0, [R1, #0]
0x206C	0x1C40    ADDS	R0, R0, #1
0x206E	0x8008    STRH	R0, [R1, #0]
;main.c, 334 :: 		}
0x2070	0xE7DA    B	L_main107
L_main108:
;main.c, 338 :: 		Delay_ms(1000);
0x2072	0xF64517FE  MOVW	R7, #23038
0x2076	0xF2C02762  MOVT	R7, #610
0x207A	0xBF00    NOP
0x207C	0xBF00    NOP
L_main112:
0x207E	0x1E7F    SUBS	R7, R7, #1
0x2080	0xD1FD    BNE	L_main112
0x2082	0xBF00    NOP
0x2084	0xBF00    NOP
0x2086	0xBF00    NOP
;main.c, 339 :: 		for ( i = 0; i < PARKING_MJESTA; i++) {
0x2088	0x2100    MOVS	R1, #0
0x208A	0x4851    LDR	R0, [PC, #324]
0x208C	0x7001    STRB	R1, [R0, #0]
L_main114:
0x208E	0x4850    LDR	R0, [PC, #320]
0x2090	0x7800    LDRB	R0, [R0, #0]
0x2092	0x2801    CMP	R0, #1
0x2094	0xD22B    BCS	L_main115
;main.c, 340 :: 		if(!strcmp(mob, baza[i]))//provera da li se broj koji poziva nalazi u bazi
0x2096	0x484E    LDR	R0, [PC, #312]
0x2098	0x7801    LDRB	R1, [R0, #0]
0x209A	0x200D    MOVS	R0, #13
0x209C	0x4341    MULS	R1, R0, R1
0x209E	0x484D    LDR	R0, [PC, #308]
0x20A0	0x1840    ADDS	R0, R0, R1
0x20A2	0x4601    MOV	R1, R0
0x20A4	0x4849    LDR	R0, [PC, #292]
0x20A6	0xF7FEFFDF  BL	_strcmp+0
0x20AA	0xB9D8    CBNZ	R0, L_main117
;main.c, 342 :: 		oledClear();
0x20AC	0xF7FFFACE  BL	_oledClear+0
;main.c, 343 :: 		oledGotoYX(0, 0);
0x20B0	0x2100    MOVS	R1, #0
0x20B2	0x2000    MOVS	R0, #0
0x20B4	0xF7FEFFA0  BL	_oledGotoYX+0
;main.c, 344 :: 		oledPrint("Parkiranje");
0x20B8	0x4847    LDR	R0, [PC, #284]
0x20BA	0xF7FFF93D  BL	_oledPrint+0
;main.c, 345 :: 		Delay_ms(4000);
0x20BE	0xF24677FE  MOVW	R7, #26622
0x20C2	0xF6C01789  MOVT	R7, #2441
0x20C6	0xBF00    NOP
0x20C8	0xBF00    NOP
L_main118:
0x20CA	0x1E7F    SUBS	R7, R7, #1
0x20CC	0xD1FD    BNE	L_main118
0x20CE	0xBF00    NOP
0x20D0	0xBF00    NOP
0x20D2	0xBF00    NOP
;main.c, 346 :: 		index = i ;
0x20D4	0x483E    LDR	R0, [PC, #248]
0x20D6	0x7801    LDRB	R1, [R0, #0]
0x20D8	0x4840    LDR	R0, [PC, #256]
0x20DA	0x8001    STRH	R1, [R0, #0]
;main.c, 347 :: 		stanje = 3;
0x20DC	0x2103    MOVS	R1, #3
0x20DE	0x4840    LDR	R0, [PC, #256]
0x20E0	0x7001    STRB	R1, [R0, #0]
;main.c, 348 :: 		break;
0x20E2	0xE004    B	L_main115
;main.c, 349 :: 		}
L_main117:
;main.c, 339 :: 		for ( i = 0; i < PARKING_MJESTA; i++) {
0x20E4	0x493A    LDR	R1, [PC, #232]
0x20E6	0x7808    LDRB	R0, [R1, #0]
0x20E8	0x1C40    ADDS	R0, R0, #1
0x20EA	0x7008    STRB	R0, [R1, #0]
;main.c, 350 :: 		}
0x20EC	0xE7CF    B	L_main114
L_main115:
;main.c, 351 :: 		if (index != -1) {
0x20EE	0x483B    LDR	R0, [PC, #236]
0x20F0	0xF9B00000  LDRSH	R0, [R0, #0]
0x20F4	0xF1B03FFF  CMP	R0, #-1
0x20F8	0xD03F    BEQ	L_main120
;main.c, 353 :: 		int slobodnaLedDioda = pronadjiSlobodnuLed();
0x20FA	0xF7FFF97B  BL	_pronadjiSlobodnuLed+0
;main.c, 354 :: 		if (slobodnaLedDioda != -1) {
0x20FE	0xF1B03FFF  CMP	R0, #-1
0x2102	0xD027    BEQ	L_main121
;main.c, 356 :: 		GPIOB_PSOR |= (1 << i+8);
0x2104	0x4832    LDR	R0, [PC, #200]
0x2106	0x7800    LDRB	R0, [R0, #0]
0x2108	0xF2000108  ADDW	R1, R0, #8
0x210C	0xB209    SXTH	R1, R1
0x210E	0x2001    MOVS	R0, #1
0x2110	0xB200    SXTH	R0, R0
0x2112	0xFA00F101  LSL	R1, R0, R1
0x2116	0xB209    SXTH	R1, R1
0x2118	0x4832    LDR	R0, [PC, #200]
0x211A	0x6800    LDR	R0, [R0, #0]
0x211C	0xEA400101  ORR	R1, R0, R1, LSL #0
0x2120	0x4830    LDR	R0, [PC, #192]
0x2122	0x6001    STR	R1, [R0, #0]
;main.c, 358 :: 		oledClear();
0x2124	0xF7FFFA92  BL	_oledClear+0
;main.c, 359 :: 		oledGotoYX(0, 0);
0x2128	0x2100    MOVS	R1, #0
0x212A	0x2000    MOVS	R0, #0
0x212C	0xF7FEFF64  BL	_oledGotoYX+0
;main.c, 360 :: 		oledPrint("Parkirano");
0x2130	0x482D    LDR	R0, [PC, #180]
0x2132	0xF7FFF901  BL	_oledPrint+0
;main.c, 361 :: 		Delay_ms(4000);
0x2136	0xF24677FE  MOVW	R7, #26622
0x213A	0xF6C01789  MOVT	R7, #2441
0x213E	0xBF00    NOP
0x2140	0xBF00    NOP
L_main122:
0x2142	0x1E7F    SUBS	R7, R7, #1
0x2144	0xD1FD    BNE	L_main122
0x2146	0xBF00    NOP
0x2148	0xBF00    NOP
0x214A	0xBF00    NOP
;main.c, 363 :: 		stanje = 3;
0x214C	0x2103    MOVS	R1, #3
0x214E	0x4824    LDR	R0, [PC, #144]
0x2150	0x7001    STRB	R1, [R0, #0]
;main.c, 364 :: 		}
0x2152	0xE012    B	L_main124
L_main121:
;main.c, 366 :: 		oledClear();
0x2154	0xF7FFFA7A  BL	_oledClear+0
;main.c, 367 :: 		oledGotoYX(0, 0);
0x2158	0x2100    MOVS	R1, #0
0x215A	0x2000    MOVS	R0, #0
0x215C	0xF7FEFF4C  BL	_oledGotoYX+0
;main.c, 368 :: 		oledPrint("Nema slobodnih");
0x2160	0x4822    LDR	R0, [PC, #136]
0x2162	0xF7FFF8E9  BL	_oledPrint+0
;main.c, 369 :: 		oledGotoYX(1, 0);
0x2166	0x2100    MOVS	R1, #0
0x2168	0x2001    MOVS	R0, #1
0x216A	0xF7FEFF45  BL	_oledGotoYX+0
;main.c, 370 :: 		oledPrint("mjesta");
0x216E	0x4820    LDR	R0, [PC, #128]
0x2170	0xF7FFF8E2  BL	_oledPrint+0
;main.c, 371 :: 		stanje = 3;
0x2174	0x2103    MOVS	R1, #3
0x2176	0x481A    LDR	R0, [PC, #104]
0x2178	0x7001    STRB	R1, [R0, #0]
;main.c, 372 :: 		}
L_main124:
;main.c, 373 :: 		}
L_main120:
;main.c, 374 :: 		}memset(phoneNumber, 0, sizeof(phoneNumber));
L_main104:
0x217A	0x220D    MOVS	R2, #13
0x217C	0xB212    SXTH	R2, R2
0x217E	0x2100    MOVS	R1, #0
0x2180	0x481C    LDR	R0, [PC, #112]
0x2182	0xF7FFF927  BL	_memset+0
;main.c, 375 :: 		break;
0x2186	0xE018    B	L_main30
;main.c, 377 :: 		}
L_main29:
0x2188	0x4815    LDR	R0, [PC, #84]
0x218A	0x7800    LDRB	R0, [R0, #0]
0x218C	0x2800    CMP	R0, #0
0x218E	0xF43FAC3F  BEQ	L_main31
0x2192	0x4813    LDR	R0, [PC, #76]
0x2194	0x7800    LDRB	R0, [R0, #0]
0x2196	0x2801    CMP	R0, #1
0x2198	0xF43FAC77  BEQ	L_main38
0x219C	0x4810    LDR	R0, [PC, #64]
0x219E	0x7800    LDRB	R0, [R0, #0]
0x21A0	0x2802    CMP	R0, #2
0x21A2	0xF43FACB1  BEQ	L_main45
0x21A6	0x480E    LDR	R0, [PC, #56]
0x21A8	0x7800    LDRB	R0, [R0, #0]
0x21AA	0x2803    CMP	R0, #3
0x21AC	0xF43FAD18  BEQ	L_main59
0x21B0	0x480B    LDR	R0, [PC, #44]
0x21B2	0x7800    LDRB	R0, [R0, #0]
0x21B4	0x2804    CMP	R0, #4
0x21B6	0xF43FAEC6  BEQ	L_main99
L_main30:
;main.c, 378 :: 		}
0x21BA	0xF7FFBC27  B	L_main27
;main.c, 379 :: 		}
L_end_main:
L__main_end_loop:
0x21BE	0xE7FE    B	L__main_end_loop
0x21C0	0x00D81FFF  	?lstr39_main+0
0x21C4	0x022E1FFF  	_x+0
0x21C8	0x02301FFF  	_br+0
0x21CC	0x02551FFF  	_mob+0
0x21D0	0x00011FFF  	_i+0
0x21D4	0x02201FFF  	_baza+0
0x21D8	0x00E61FFF  	?lstr40_main+0
0x21DC	0x00F21FFF  	_index+0
0x21E0	0x00051FFF  	_stanje+0
0x21E4	0xF044400F  	GPIOB_PSOR+0
0x21E8	0x00F41FFF  	?lstr41_main+0
0x21EC	0x00FE1FFF  	?lstr42_main+0
0x21F0	0x010D1FFF  	?lstr43_main+0
0x21F4	0x02341FFF  	_phoneNumber+0
; end of _main
_NVIC_IntEnable:
;__Lib_System.c, 401 :: 		
; ivt start address is: 0 (R0)
0x15D4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System.c, 413 :: 		
0x15D6	0x2804    CMP	R0, #4
0x15D8	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System.c, 418 :: 		
0x15DA	0x4919    LDR	R1, [PC, #100]
0x15DC	0x6809    LDR	R1, [R1, #0]
0x15DE	0xF4413280  ORR	R2, R1, #65536
0x15E2	0x4917    LDR	R1, [PC, #92]
0x15E4	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 419 :: 		
0x15E6	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System.c, 420 :: 		
; ivt start address is: 0 (R0)
0x15E8	0x2805    CMP	R0, #5
0x15EA	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System.c, 425 :: 		
0x15EC	0x4914    LDR	R1, [PC, #80]
0x15EE	0x6809    LDR	R1, [R1, #0]
0x15F0	0xF4413200  ORR	R2, R1, #131072
0x15F4	0x4912    LDR	R1, [PC, #72]
0x15F6	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 426 :: 		
0x15F8	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System.c, 427 :: 		
; ivt start address is: 0 (R0)
0x15FA	0x2806    CMP	R0, #6
0x15FC	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System.c, 432 :: 		
0x15FE	0x4910    LDR	R1, [PC, #64]
0x1600	0x6809    LDR	R1, [R1, #0]
0x1602	0xF4412280  ORR	R2, R1, #262144
0x1606	0x490E    LDR	R1, [PC, #56]
0x1608	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 433 :: 		
0x160A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System.c, 434 :: 		
; ivt start address is: 0 (R0)
0x160C	0x280F    CMP	R0, #15
0x160E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System.c, 439 :: 		
0x1610	0x490C    LDR	R1, [PC, #48]
0x1612	0x6809    LDR	R1, [R1, #0]
0x1614	0xF0410202  ORR	R2, R1, #2
0x1618	0x490A    LDR	R1, [PC, #40]
0x161A	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 440 :: 		
0x161C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System.c, 441 :: 		
; ivt start address is: 0 (R0)
0x161E	0x2810    CMP	R0, #16
0x1620	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System.c, 446 :: 		
0x1622	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x1626	0x0961    LSRS	R1, R4, #5
0x1628	0x008A    LSLS	R2, R1, #2
0x162A	0x4907    LDR	R1, [PC, #28]
0x162C	0x188B    ADDS	R3, R1, R2
;__Lib_System.c, 447 :: 		
0x162E	0xF004021F  AND	R2, R4, #31
0x1632	0xF04F0101  MOV	R1, #1
0x1636	0x4091    LSLS	R1, R2
0x1638	0x6019    STR	R1, [R3, #0]
;__Lib_System.c, 448 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System.c, 450 :: 		
L_end_NVIC_IntEnable:
0x163A	0xB001    ADD	SP, SP, #4
0x163C	0x4770    BX	LR
0x163E	0xBF00    NOP
0x1640	0xED24E000  	SCB_SHCRS+0
0x1644	0xE010E000  	STK_CTRL+0
0x1648	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System.c, 273 :: 		
0x16B8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x16BA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x16BE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x16C2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x16C6	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x16C8	0xB001    ADD	SP, SP, #4
0x16CA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x16CC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x16CE	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x16D2	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x16D6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x16DA	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x16DC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x16E0	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x16E2	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x16E4	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x16E6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x16EA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x16EE	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x16F0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x16F4	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x16F6	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x16F8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x16FC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x1700	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x1702	0xB001    ADD	SP, SP, #4
0x1704	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO.c, 270 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1320	0xB081    SUB	SP, SP, #4
0x1322	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 271 :: 		
0x1326	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1328	0xF7FFFF02  BL	_GPIO_Config+0
;__Lib_GPIO.c, 272 :: 		
L_end_GPIO_Digital_Output:
0x132C	0xF8DDE000  LDR	LR, [SP, #0]
0x1330	0xB001    ADD	SP, SP, #4
0x1332	0x4770    BX	LR
0x1334	0x01040004  	#262404
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1130	0xB081    SUB	SP, SP, #4
0x1132	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1136	0xF7FFFE9B  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x113A	0xF8DDE000  LDR	LR, [SP, #0]
0x113E	0xB001    ADD	SP, SP, #4
0x1140	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0E70	0xB083    SUB	SP, SP, #12
0x0E72	0xF8CDE000  STR	LR, [SP, #0]
0x0E76	0x4606    MOV	R6, R0
0x0E78	0x460C    MOV	R4, R1
0x0E7A	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x0E7C	0x4630    MOV	R0, R6
0x0E7E	0xF7FFFED7  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0E82	0xF24013FF  MOVW	R3, #511
0x0E86	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x0E8A	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x0E8C	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x0E8E	0x4622    MOV	R2, R4
0x0E90	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0E92	0x2E20    CMP	R6, #32
0x0E94	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0E96	0xF04F0301  MOV	R3, #1
0x0E9A	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x0E9E	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0EA2	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0EA4	0x42A3    CMP	R3, R4
0x0EA6	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0EA8	0x0304    LSLS	R4, R0, #12
0x0EAA	0x4B1A    LDR	R3, [PC, #104]
0x0EAC	0x191C    ADDS	R4, R3, R4
0x0EAE	0x00B3    LSLS	R3, R6, #2
0x0EB0	0x18E5    ADDS	R5, R4, R3
0x0EB2	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0EB4	0x682C    LDR	R4, [R5, #0]
0x0EB6	0x4B18    LDR	R3, [PC, #96]
0x0EB8	0xEA040303  AND	R3, R4, R3, LSL #0
0x0EBC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x0EBE	0x4B17    LDR	R3, [PC, #92]
0x0EC0	0xEA010403  AND	R4, R1, R3, LSL #0
0x0EC4	0x9B01    LDR	R3, [SP, #4]
0x0EC6	0x681B    LDR	R3, [R3, #0]
0x0EC8	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0ECC	0x9B01    LDR	R3, [SP, #4]
0x0ECE	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x0ED0	0xF4013380  AND	R3, R1, #65536
0x0ED4	0xF5B33F80  CMP	R3, #65536
0x0ED8	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x0EDA	0x0184    LSLS	R4, R0, #6
0x0EDC	0x4B10    LDR	R3, [PC, #64]
0x0EDE	0x191B    ADDS	R3, R3, R4
0x0EE0	0x3314    ADDS	R3, #20
0x0EE2	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x0EE4	0xF4013300  AND	R3, R1, #131072
0x0EE8	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x0EEA	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x0EEC	0x9B02    LDR	R3, [SP, #8]
0x0EEE	0x681B    LDR	R3, [R3, #0]
0x0EF0	0xEA030404  AND	R4, R3, R4, LSL #0
0x0EF4	0x9B02    LDR	R3, [SP, #8]
0x0EF6	0x601C    STR	R4, [R3, #0]
0x0EF8	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x0EFA	0x9B02    LDR	R3, [SP, #8]
0x0EFC	0x681B    LDR	R3, [R3, #0]
0x0EFE	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x0F02	0x9B02    LDR	R3, [SP, #8]
0x0F04	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x0F06	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x0F08	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x0F0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F0E	0xB003    ADD	SP, SP, #12
0x0F10	0x4770    BX	LR
0x0F12	0xBF00    NOP
0x0F14	0x90004004  	#1074040832
0x0F18	0x0000FFFF  	#-65536
0x0F1C	0xFFFF0000  	#65535
0x0F20	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0C30	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0C32	0xF24011FF  MOVW	R1, #511
0x0C36	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x0C3A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x0C3C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x0C3E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0C42	0xF04F0101  MOV	R1, #1
0x0C46	0xFA01F202  LSL	R2, R1, R2
0x0C4A	0x4904    LDR	R1, [PC, #16]
0x0C4C	0x6809    LDR	R1, [R1, #0]
0x0C4E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0C52	0x4902    LDR	R1, [PC, #8]
0x0C54	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0C56	0xB001    ADD	SP, SP, #4
0x0C58	0x4770    BX	LR
0x0C5A	0xBF00    NOP
0x0C5C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO.c, 280 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x16A0	0xB081    SUB	SP, SP, #4
0x16A2	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 281 :: 		
0x16A6	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x16A8	0xF7FFFD42  BL	_GPIO_Config+0
;__Lib_GPIO.c, 282 :: 		
L_end_GPIO_Digital_Input:
0x16AC	0xF8DDE000  LDR	LR, [SP, #0]
0x16B0	0xB001    ADD	SP, SP, #4
0x16B2	0x4770    BX	LR
0x16B4	0x01040002  	#131332
; end of _GPIO_Digital_Input
_UART2_Inicijalizacija:
;uart2.c, 11 :: 		void UART2_Inicijalizacija(){
0x1394	0xB081    SUB	SP, SP, #4
0x1396	0xF8CDE000  STR	LR, [SP, #0]
;uart2.c, 15 :: 		UART2_Init(9600);
0x139A	0xF2425080  MOVW	R0, #9600
0x139E	0xF7FFFED1  BL	_UART2_Init+0
;uart2.c, 28 :: 		UART2_C2 |= UART_C2_TE_MASK;           /* ukljuci Transmitter*/
0x13A2	0x480B    LDR	R0, [PC, #44]
0x13A4	0x7800    LDRB	R0, [R0, #0]
0x13A6	0xF0400108  ORR	R1, R0, #8
0x13AA	0x4809    LDR	R0, [PC, #36]
0x13AC	0x7001    STRB	R1, [R0, #0]
;uart2.c, 29 :: 		UART2_C2 |= UART_C2_RE_MASK;           /* ukljuci Receiver*/
0x13AE	0x4808    LDR	R0, [PC, #32]
0x13B0	0x7800    LDRB	R0, [R0, #0]
0x13B2	0xF0400104  ORR	R1, R0, #4
0x13B6	0x4806    LDR	R0, [PC, #24]
0x13B8	0x7001    STRB	R1, [R0, #0]
;uart2.c, 30 :: 		UART2_C2 |= UART_C2_RIE_MASK;           /* ukljuci Receiver interrupts*/
0x13BA	0x4805    LDR	R0, [PC, #20]
0x13BC	0x7800    LDRB	R0, [R0, #0]
0x13BE	0xF0400120  ORR	R1, R0, #32
0x13C2	0x4803    LDR	R0, [PC, #12]
0x13C4	0x7001    STRB	R1, [R0, #0]
;uart2.c, 33 :: 		}
L_end_UART2_Inicijalizacija:
0x13C6	0xF8DDE000  LDR	LR, [SP, #0]
0x13CA	0xB001    ADD	SP, SP, #4
0x13CC	0x4770    BX	LR
0x13CE	0xBF00    NOP
0x13D0	0xC0034006  	UART2_C2+0
; end of _UART2_Inicijalizacija
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x1144	0xB081    SUB	SP, SP, #4
0x1146	0xF8CDE000  STR	LR, [SP, #0]
0x114A	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x114C	0x480A    LDR	R0, [PC, #40]
0x114E	0xF7FFFDAD  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x1152	0x4A0A    LDR	R2, [PC, #40]
0x1154	0xF2400100  MOVW	R1, #0
0x1158	0xB404    PUSH	(R2)
0x115A	0xB402    PUSH	(R1)
0x115C	0xF2400200  MOVW	R2, #0
0x1160	0x4619    MOV	R1, R3
0x1162	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x1166	0x4804    LDR	R0, [PC, #16]
0x1168	0xF7FFFEEE  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x116C	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x116E	0xF8DDE000  LDR	LR, [SP, #0]
0x1172	0xB001    ADD	SP, SP, #4
0x1174	0x4770    BX	LR
0x1176	0xBF00    NOP
0x1178	0xC0004006  	UART2_BDH+0
0x117C	0x2D300000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x0CAC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x0CAE	0x4930    LDR	R1, [PC, #192]
0x0CB0	0x4288    CMP	R0, R1
0x0CB2	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x0CB4	0x4A2F    LDR	R2, [PC, #188]
0x0CB6	0x4930    LDR	R1, [PC, #192]
0x0CB8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x0CBA	0x4A30    LDR	R2, [PC, #192]
0x0CBC	0x4930    LDR	R1, [PC, #192]
0x0CBE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x0CC0	0x4A30    LDR	R2, [PC, #192]
0x0CC2	0x4931    LDR	R1, [PC, #196]
0x0CC4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x0CC6	0x4A31    LDR	R2, [PC, #196]
0x0CC8	0x4931    LDR	R1, [PC, #196]
0x0CCA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x0CCC	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x0CCE	0x4931    LDR	R1, [PC, #196]
0x0CD0	0x4288    CMP	R0, R1
0x0CD2	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x0CD4	0x4A30    LDR	R2, [PC, #192]
0x0CD6	0x4928    LDR	R1, [PC, #160]
0x0CD8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x0CDA	0x4A30    LDR	R2, [PC, #192]
0x0CDC	0x4928    LDR	R1, [PC, #160]
0x0CDE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x0CE0	0x4A2F    LDR	R2, [PC, #188]
0x0CE2	0x4929    LDR	R1, [PC, #164]
0x0CE4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x0CE6	0x4A2F    LDR	R2, [PC, #188]
0x0CE8	0x4929    LDR	R1, [PC, #164]
0x0CEA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x0CEC	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x0CEE	0x492E    LDR	R1, [PC, #184]
0x0CF0	0x4288    CMP	R0, R1
0x0CF2	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x0CF4	0x4A2D    LDR	R2, [PC, #180]
0x0CF6	0x4920    LDR	R1, [PC, #128]
0x0CF8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x0CFA	0x4A2D    LDR	R2, [PC, #180]
0x0CFC	0x4920    LDR	R1, [PC, #128]
0x0CFE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x0D00	0x4A2C    LDR	R2, [PC, #176]
0x0D02	0x4921    LDR	R1, [PC, #132]
0x0D04	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x0D06	0x4A2C    LDR	R2, [PC, #176]
0x0D08	0x4921    LDR	R1, [PC, #132]
0x0D0A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x0D0C	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x0D0E	0x492B    LDR	R1, [PC, #172]
0x0D10	0x4288    CMP	R0, R1
0x0D12	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x0D14	0x4A2A    LDR	R2, [PC, #168]
0x0D16	0x4918    LDR	R1, [PC, #96]
0x0D18	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x0D1A	0x4A2A    LDR	R2, [PC, #168]
0x0D1C	0x4918    LDR	R1, [PC, #96]
0x0D1E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x0D20	0x4A29    LDR	R2, [PC, #164]
0x0D22	0x4919    LDR	R1, [PC, #100]
0x0D24	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x0D26	0x4A29    LDR	R2, [PC, #164]
0x0D28	0x4919    LDR	R1, [PC, #100]
0x0D2A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x0D2C	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x0D2E	0x4928    LDR	R1, [PC, #160]
0x0D30	0x4288    CMP	R0, R1
0x0D32	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x0D34	0x4A27    LDR	R2, [PC, #156]
0x0D36	0x4910    LDR	R1, [PC, #64]
0x0D38	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x0D3A	0x4A27    LDR	R2, [PC, #156]
0x0D3C	0x4910    LDR	R1, [PC, #64]
0x0D3E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x0D40	0x4A26    LDR	R2, [PC, #152]
0x0D42	0x4911    LDR	R1, [PC, #68]
0x0D44	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x0D46	0x4A26    LDR	R2, [PC, #152]
0x0D48	0x4911    LDR	R1, [PC, #68]
0x0D4A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x0D4C	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x0D4E	0x4925    LDR	R1, [PC, #148]
0x0D50	0x4288    CMP	R0, R1
0x0D52	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x0D54	0x4A24    LDR	R2, [PC, #144]
0x0D56	0x4908    LDR	R1, [PC, #32]
0x0D58	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x0D5A	0x4A24    LDR	R2, [PC, #144]
0x0D5C	0x4908    LDR	R1, [PC, #32]
0x0D5E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x0D60	0x4A23    LDR	R2, [PC, #140]
0x0D62	0x4909    LDR	R1, [PC, #36]
0x0D64	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x0D66	0x4A23    LDR	R2, [PC, #140]
0x0D68	0x4909    LDR	R1, [PC, #36]
0x0D6A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x0D6C	0xB001    ADD	SP, SP, #4
0x0D6E	0x4770    BX	LR
0x0D70	0xA0004006  	UART0_BDH+0
0x0D74	0xFFFFFFFF  	_UART0_Write+0
0x0D78	0x02801FFF  	_UART_Wr_Ptr+0
0x0D7C	0xFFFFFFFF  	_UART0_Read+0
0x0D80	0x02841FFF  	_UART_Rd_Ptr+0
0x0D84	0xFFFFFFFF  	_UART0_Data_Ready+0
0x0D88	0x02881FFF  	_UART_Rdy_Ptr+0
0x0D8C	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x0D90	0x028C1FFF  	_UART_Tx_Idle_Ptr+0
0x0D94	0xB0004006  	UART1_BDH+0
0x0D98	0xFFFFFFFF  	_UART1_Write+0
0x0D9C	0xFFFFFFFF  	_UART1_Read+0
0x0DA0	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0DA4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0DA8	0xC0004006  	UART2_BDH+0
0x0DAC	0xFFFFFFFF  	_UART2_Write+0
0x0DB0	0xFFFFFFFF  	_UART2_Read+0
0x0DB4	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0DB8	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0DBC	0xD0004006  	UART3_BDH+0
0x0DC0	0xFFFFFFFF  	_UART3_Write+0
0x0DC4	0xFFFFFFFF  	_UART3_Read+0
0x0DC8	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0DCC	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0DD0	0xA000400E  	UART4_BDH+0
0x0DD4	0xFFFFFFFF  	_UART4_Write+0
0x0DD8	0xFFFFFFFF  	_UART4_Read+0
0x0DDC	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0DE0	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0DE4	0xB000400E  	UART5_BDH+0
0x0DE8	0xFFFFFFFF  	_UART5_Write+0
0x0DEC	0xFFFFFFFF  	_UART5_Read+0
0x0DF0	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0DF4	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x0F48	0xB085    SUB	SP, SP, #20
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
0x0F4E	0x9001    STR	R0, [SP, #4]
0x0F50	0x9102    STR	R1, [SP, #8]
0x0F52	0xF8AD200C  STRH	R2, [SP, #12]
0x0F56	0xF8AD3010  STRH	R3, [SP, #16]
0x0F5A	0xF8BD4014  LDRH	R4, [SP, #20]
0x0F5E	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x0F62	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x0F64	0xF7FFFE7C  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x0F68	0x9801    LDR	R0, [SP, #4]
0x0F6A	0xF7FFFE17  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x0F6E	0x9902    LDR	R1, [SP, #8]
0x0F70	0x9801    LDR	R0, [SP, #4]
0x0F72	0xF7FFFC1F  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x0F76	0xF8BD100C  LDRH	R1, [SP, #12]
0x0F7A	0x9801    LDR	R0, [SP, #4]
0x0F7C	0xF7FFFC54  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x0F80	0xF8BD1010  LDRH	R1, [SP, #16]
0x0F84	0x9801    LDR	R0, [SP, #4]
0x0F86	0xF7FFFBF3  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x0F8A	0xF8BD1014  LDRH	R1, [SP, #20]
0x0F8E	0x9801    LDR	R0, [SP, #4]
0x0F90	0xF7FFFC0A  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x0F94	0x9801    LDR	R0, [SP, #4]
0x0F96	0xF7FFFDF1  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x0F9A	0x9801    LDR	R0, [SP, #4]
0x0F9C	0xF7FFFDF6  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x0FA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA4	0xB005    ADD	SP, SP, #20
0x0FA6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x0C60	0xB081    SUB	SP, SP, #4
0x0C62	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x0C66	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x0C6A	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0C6C	0xEA4F018C  LSL	R1, R12, #2
0x0C70	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0C74	0x6809    LDR	R1, [R1, #0]
0x0C76	0xF1B13FFF  CMP	R1, #-1
0x0C7A	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0C7C	0xF10B0134  ADD	R1, R11, #52
0x0C80	0xEA4F038C  LSL	R3, R12, #2
0x0C84	0x18C9    ADDS	R1, R1, R3
0x0C86	0x6809    LDR	R1, [R1, #0]
0x0C88	0x460A    MOV	R2, R1
0x0C8A	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x0C8E	0x6809    LDR	R1, [R1, #0]
0x0C90	0x4608    MOV	R0, R1
0x0C92	0x4611    MOV	R1, R2
0x0C94	0xF7FFFBCE  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x0C98	0xF10C0C01  ADD	R12, R12, #1
0x0C9C	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x0CA0	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0CA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA6	0xB001    ADD	SP, SP, #4
0x0CA8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0434	0xB082    SUB	SP, SP, #8
0x0436	0xF8CDE000  STR	LR, [SP, #0]
0x043A	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x043C	0xEA4F1258  LSR	R2, R8, #5
0x0440	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x0444	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x0446	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x044A	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x044C	0x0193    LSLS	R3, R2, #6
0x044E	0x4A0D    LDR	R2, [PC, #52]
0x0450	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x0452	0xF04F0201  MOV	R2, #1
0x0456	0x40A2    LSLS	R2, R4
0x0458	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x045A	0x4618    MOV	R0, R3
0x045C	0x460A    MOV	R2, R1
0x045E	0x9901    LDR	R1, [SP, #4]
0x0460	0xF000FE66  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x0464	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0468	0x4A07    LDR	R2, [PC, #28]
0x046A	0x18D3    ADDS	R3, R2, R3
0x046C	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x0470	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x0472	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x0476	0x6822    LDR	R2, [R4, #0]
0x0478	0x431A    ORRS	R2, R3
0x047A	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x047C	0xF8DDE000  LDR	LR, [SP, #0]
0x0480	0xB002    ADD	SP, SP, #8
0x0482	0x4770    BX	LR
0x0484	0xF000400F  	#1074786304
0x0488	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x0B9C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x0B9E	0x4918    LDR	R1, [PC, #96]
0x0BA0	0x4288    CMP	R0, R1
0x0BA2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x0BA4	0x2201    MOVS	R2, #1
0x0BA6	0xB252    SXTB	R2, R2
0x0BA8	0x4916    LDR	R1, [PC, #88]
0x0BAA	0x600A    STR	R2, [R1, #0]
0x0BAC	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x0BAE	0x4916    LDR	R1, [PC, #88]
0x0BB0	0x4288    CMP	R0, R1
0x0BB2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x0BB4	0x2201    MOVS	R2, #1
0x0BB6	0xB252    SXTB	R2, R2
0x0BB8	0x4914    LDR	R1, [PC, #80]
0x0BBA	0x600A    STR	R2, [R1, #0]
0x0BBC	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x0BBE	0x4914    LDR	R1, [PC, #80]
0x0BC0	0x4288    CMP	R0, R1
0x0BC2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x0BC4	0x2201    MOVS	R2, #1
0x0BC6	0xB252    SXTB	R2, R2
0x0BC8	0x4912    LDR	R1, [PC, #72]
0x0BCA	0x600A    STR	R2, [R1, #0]
0x0BCC	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x0BCE	0x4912    LDR	R1, [PC, #72]
0x0BD0	0x4288    CMP	R0, R1
0x0BD2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0BD4	0x2201    MOVS	R2, #1
0x0BD6	0xB252    SXTB	R2, R2
0x0BD8	0x4910    LDR	R1, [PC, #64]
0x0BDA	0x600A    STR	R2, [R1, #0]
0x0BDC	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x0BDE	0x4910    LDR	R1, [PC, #64]
0x0BE0	0x4288    CMP	R0, R1
0x0BE2	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0BE4	0x2201    MOVS	R2, #1
0x0BE6	0xB252    SXTB	R2, R2
0x0BE8	0x490E    LDR	R1, [PC, #56]
0x0BEA	0x600A    STR	R2, [R1, #0]
0x0BEC	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x0BEE	0x490E    LDR	R1, [PC, #56]
0x0BF0	0x4288    CMP	R0, R1
0x0BF2	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0BF4	0x2201    MOVS	R2, #1
0x0BF6	0xB252    SXTB	R2, R2
0x0BF8	0x490C    LDR	R1, [PC, #48]
0x0BFA	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x0BFC	0xB001    ADD	SP, SP, #4
0x0BFE	0x4770    BX	LR
0x0C00	0xA0004006  	UART0_BDH+0
0x0C04	0x06A84290  	SIM_SCGC4+0
0x0C08	0xB0004006  	UART1_BDH+0
0x0C0C	0x06AC4290  	SIM_SCGC4+0
0x0C10	0xC0004006  	UART2_BDH+0
0x0C14	0x06B04290  	SIM_SCGC4+0
0x0C18	0xD0004006  	UART3_BDH+0
0x0C1C	0x06B44290  	SIM_SCGC4+0
0x0C20	0xA000400E  	UART4_BDH+0
0x0C24	0x05284290  	SIM_SCGC1+0
0x0C28	0xB000400E  	UART5_BDH+0
0x0C2C	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x07B4	0xB085    SUB	SP, SP, #20
0x07B6	0xF8CDE000  STR	LR, [SP, #0]
0x07BA	0x4680    MOV	R8, R0
0x07BC	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x07BE	0xAA01    ADD	R2, SP, #4
0x07C0	0x4610    MOV	R0, R2
0x07C2	0xF7FFFE63  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x07C6	0x4A16    LDR	R2, [PC, #88]
0x07C8	0x4590    CMP	R8, R2
0x07CA	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x07CC	0x4A15    LDR	R2, [PC, #84]
0x07CE	0x4590    CMP	R8, R2
0x07D0	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x07D2	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x07D4	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x07D6	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x07D8	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x07DA	0xEA4F1209  LSL	R2, R9, #4
0x07DE	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x07E2	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x07E4	0xB292    UXTH	R2, R2
0x07E6	0x0A13    LSRS	R3, R2, #8
0x07E8	0xB29B    UXTH	R3, R3
0x07EA	0xF8982000  LDRB	R2, [R8, #0]
0x07EE	0x431A    ORRS	R2, R3
0x07F0	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x07F4	0xF1080301  ADD	R3, R8, #1
0x07F8	0xB2CA    UXTB	R2, R1
0x07FA	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x07FC	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x07FE	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x0802	0xFBB3F3F2  UDIV	R3, R3, R2
0x0806	0x014A    LSLS	R2, R1, #5
0x0808	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x080A	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x080C	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x080E	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x0812	0x781A    LDRB	R2, [R3, #0]
0x0814	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x0816	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x0818	0xF8DDE000  LDR	LR, [SP, #0]
0x081C	0xB005    ADD	SP, SP, #20
0x081E	0x4770    BX	LR
0x0820	0xA0004006  	UART0_BDH+0
0x0824	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 981 :: 		
; SIM_Clocks start address is: 0 (R0)
0x048C	0xB081    SUB	SP, SP, #4
0x048E	0xF8CDE000  STR	LR, [SP, #0]
0x0492	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 988 :: 		
0x0494	0xF7FFFFC8  BL	_Get_Fosc_kHz+0
0x0498	0xF24031E8  MOVW	R1, #1000
0x049C	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 990 :: 		
0x04A0	0x4919    LDR	R1, [PC, #100]
0x04A2	0x6809    LDR	R1, [R1, #0]
0x04A4	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 991 :: 		
0x04A6	0x4918    LDR	R1, [PC, #96]
0x04A8	0x6809    LDR	R1, [R1, #0]
0x04AA	0xF0016170  AND	R1, R1, #251658240
0x04AE	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x04B0	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 992 :: 		
0x04B2	0x4915    LDR	R1, [PC, #84]
0x04B4	0x6809    LDR	R1, [R1, #0]
0x04B6	0xF4010170  AND	R1, R1, #15728640
0x04BA	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x04BC	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 993 :: 		
0x04BE	0x4912    LDR	R1, [PC, #72]
0x04C0	0x6809    LDR	R1, [R1, #0]
0x04C2	0xF4012170  AND	R1, R1, #983040
0x04C6	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x04C8	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 995 :: 		
0x04CA	0xB2D1    UXTB	R1, R2
0x04CC	0x1C49    ADDS	R1, R1, #1
0x04CE	0xB209    SXTH	R1, R1
0x04D0	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x04D2	0x460F    MOV	R7, R1
;__Lib_System.c, 997 :: 		
0x04D4	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 998 :: 		
0x04D6	0x1D22    ADDS	R2, R4, #4
0x04D8	0x1C41    ADDS	R1, R0, #1
0x04DA	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x04DC	0xFBB7F1F1  UDIV	R1, R7, R1
0x04E0	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 999 :: 		
0x04E2	0xF2040208  ADDW	R2, R4, #8
0x04E6	0x1C69    ADDS	R1, R5, #1
0x04E8	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x04EA	0xFBB7F1F1  UDIV	R1, R7, R1
0x04EE	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 1000 :: 		
0x04F0	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x04F4	0x1C71    ADDS	R1, R6, #1
0x04F6	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x04F8	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x04FC	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 1001 :: 		
L_end_SIM_GetClocksFrequency:
0x04FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0502	0xB001    ADD	SP, SP, #4
0x0504	0x4770    BX	LR
0x0506	0xBF00    NOP
0x0508	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0428	0x4801    LDR	R0, [PC, #4]
0x042A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x02641FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0828	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x082A	0x1C84    ADDS	R4, R0, #2
0x082C	0x7823    LDRB	R3, [R4, #0]
0x082E	0xF64F72EF  MOVW	R2, #65519
0x0832	0xB212    SXTH	R2, R2
0x0834	0xEA030202  AND	R2, R3, R2, LSL #0
0x0838	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x083A	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x083C	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x083E	0x7822    LDRB	R2, [R4, #0]
0x0840	0x431A    ORRS	R2, R3
0x0842	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0844	0xB001    ADD	SP, SP, #4
0x0846	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0770	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x0772	0xF0010202  AND	R2, R1, #2
0x0776	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x0778	0x1C84    ADDS	R4, R0, #2
0x077A	0xF0010302  AND	R3, R1, #2
0x077E	0x7822    LDRB	R2, [R4, #0]
0x0780	0x431A    ORRS	R2, R3
0x0782	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0784	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0786	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x078A	0x7822    LDRB	R2, [R4, #0]
0x078C	0x431A    ORRS	R2, R3
0x078E	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x0790	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x0792	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0794	0x7823    LDRB	R3, [R4, #0]
0x0796	0xF64F72FD  MOVW	R2, #65533
0x079A	0xB212    SXTH	R2, R2
0x079C	0xEA030202  AND	R2, R3, R2, LSL #0
0x07A0	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x07A2	0xB001    ADD	SP, SP, #4
0x07A4	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x07A8	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x07AA	0x7802    LDRB	R2, [R0, #0]
0x07AC	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x07AE	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x07B0	0xB001    ADD	SP, SP, #4
0x07B2	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0B7C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x0B7E	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0B80	0x7811    LDRB	R1, [R2, #0]
0x0B82	0xF0410104  ORR	R1, R1, #4
0x0B86	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x0B8C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x0B8E	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0B90	0x7811    LDRB	R1, [R2, #0]
0x0B92	0xF0410108  ORR	R1, R1, #8
0x0B96	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x0B98	0xB001    ADD	SP, SP, #4
0x0B9A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
_I2C1_Init_Advanced:
;__Lib_I2C_012.c, 669 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1750	0xB081    SUB	SP, SP, #4
0x1752	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 670 :: 		
0x1756	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1758	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x175A	0x4803    LDR	R0, [PC, #12]
0x175C	0xF7FFFD10  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 671 :: 		
L_end_I2C1_Init_Advanced:
0x1760	0xF8DDE000  LDR	LR, [SP, #0]
0x1764	0xB001    ADD	SP, SP, #4
0x1766	0x4770    BX	LR
0x1768	0x70004006  	I2C1_A1+0
; end of _I2C1_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 789 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1180	0xB08A    SUB	SP, SP, #40
0x1182	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 797 :: 		
0x1186	0x4B50    LDR	R3, [PC, #320]
0x1188	0x4298    CMP	R0, R3
0x118A	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced102
;__Lib_I2C_012.c, 798 :: 		
0x118C	0x2400    MOVS	R4, #0
0x118E	0x4B4F    LDR	R3, [PC, #316]
0x1190	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 799 :: 		
0x1192	0x2401    MOVS	R4, #1
0x1194	0xB264    SXTB	R4, R4
0x1196	0x4B4E    LDR	R3, [PC, #312]
0x1198	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 800 :: 		
0x119A	0x4C4E    LDR	R4, [PC, #312]
0x119C	0x4B4E    LDR	R3, [PC, #312]
0x119E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 801 :: 		
0x11A0	0x4C4E    LDR	R4, [PC, #312]
0x11A2	0x4B4F    LDR	R3, [PC, #316]
0x11A4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 802 :: 		
0x11A6	0x4C4F    LDR	R4, [PC, #316]
0x11A8	0x4B4F    LDR	R3, [PC, #316]
0x11AA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 803 :: 		
0x11AC	0xE026    B	L___Lib_I2C_012_I2Cx_Init_Advanced103
L___Lib_I2C_012_I2Cx_Init_Advanced102:
;__Lib_I2C_012.c, 804 :: 		
0x11AE	0x4B4F    LDR	R3, [PC, #316]
0x11B0	0x4298    CMP	R0, R3
0x11B2	0xD110    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced104
;__Lib_I2C_012.c, 805 :: 		
0x11B4	0x2400    MOVS	R4, #0
0x11B6	0x4B4E    LDR	R3, [PC, #312]
0x11B8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 806 :: 		
0x11BA	0x2401    MOVS	R4, #1
0x11BC	0xB264    SXTB	R4, R4
0x11BE	0x4B4D    LDR	R3, [PC, #308]
0x11C0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 807 :: 		
0x11C2	0x4C4D    LDR	R4, [PC, #308]
0x11C4	0x4B44    LDR	R3, [PC, #272]
0x11C6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 808 :: 		
0x11C8	0x4C4C    LDR	R4, [PC, #304]
0x11CA	0x4B45    LDR	R3, [PC, #276]
0x11CC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 809 :: 		
0x11CE	0x4C4C    LDR	R4, [PC, #304]
0x11D0	0x4B45    LDR	R3, [PC, #276]
0x11D2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 810 :: 		
0x11D4	0xE012    B	L___Lib_I2C_012_I2Cx_Init_Advanced105
L___Lib_I2C_012_I2Cx_Init_Advanced104:
;__Lib_I2C_012.c, 811 :: 		
0x11D6	0x4B4B    LDR	R3, [PC, #300]
0x11D8	0x4298    CMP	R0, R3
0x11DA	0xD10F    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced106
;__Lib_I2C_012.c, 812 :: 		
0x11DC	0x2400    MOVS	R4, #0
0x11DE	0x4B4A    LDR	R3, [PC, #296]
0x11E0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 813 :: 		
0x11E2	0x2401    MOVS	R4, #1
0x11E4	0xB264    SXTB	R4, R4
0x11E6	0x4B49    LDR	R3, [PC, #292]
0x11E8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 814 :: 		
0x11EA	0x4C49    LDR	R4, [PC, #292]
0x11EC	0x4B3A    LDR	R3, [PC, #232]
0x11EE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 815 :: 		
0x11F0	0x4C48    LDR	R4, [PC, #288]
0x11F2	0x4B3B    LDR	R3, [PC, #236]
0x11F4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 816 :: 		
0x11F6	0x4C48    LDR	R4, [PC, #288]
0x11F8	0x4B3B    LDR	R3, [PC, #236]
0x11FA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 817 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced106:
L___Lib_I2C_012_I2Cx_Init_Advanced105:
L___Lib_I2C_012_I2Cx_Init_Advanced103:
;__Lib_I2C_012.c, 819 :: 		
0x11FC	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x11FE	0x9002    STR	R0, [SP, #8]
0x1200	0x4610    MOV	R0, R2
0x1202	0xF7FFFD2D  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 821 :: 		
0x1206	0xAB06    ADD	R3, SP, #24
0x1208	0x4618    MOV	R0, R3
0x120A	0xF7FFF93F  BL	_SIM_GetClocksFrequency+0
0x120E	0x9802    LDR	R0, [SP, #8]
0x1210	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 822 :: 		
; bestError start address is: 36 (R9)
0x1212	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 823 :: 		
; bestMult start address is: 28 (R7)
0x1216	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 824 :: 		
; bestIcr start address is: 32 (R8)
0x1218	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 826 :: 		
; mult start address is: 8 (R2)
0x121C	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced107:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x121E	0x2A02    CMP	R2, #2
0x1220	0xD836    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced138
0x1222	0xF1B90F00  CMP	R9, #0
0x1226	0xD033    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced137
L___Lib_I2C_012_I2Cx_Init_Advanced136:
;__Lib_I2C_012.c, 828 :: 		
0x1228	0xF04F0301  MOV	R3, #1
0x122C	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
;__Lib_I2C_012.c, 830 :: 		
; i start address is: 24 (R6)
0x1230	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced112:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x1232	0x2E32    CMP	R6, #50
0x1234	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced140
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 832 :: 		
; multiplier start address is: 20 (R5)
0x1236	0x00F4    LSLS	R4, R6, #3
0x1238	0x4B38    LDR	R3, [PC, #224]
0x123A	0x191B    ADDS	R3, R3, R4
0x123C	0x1D1B    ADDS	R3, R3, #4
0x123E	0x681B    LDR	R3, [R3, #0]
0x1240	0xFB05F403  MUL	R4, R5, R3
0x1244	0x9B07    LDR	R3, [SP, #28]
0x1246	0xFBB3F3F4  UDIV	R3, R3, R4
0x124A	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 833 :: 		
0x124C	0x4299    CMP	R1, R3
0x124E	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced115
0x1250	0x9B04    LDR	R3, [SP, #16]
0x1252	0x1ACB    SUB	R3, R1, R3
0x1254	0x9303    STR	R3, [SP, #12]
0x1256	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced116
L___Lib_I2C_012_I2Cx_Init_Advanced115:
0x1258	0x9B04    LDR	R3, [SP, #16]
0x125A	0x1A5B    SUB	R3, R3, R1
0x125C	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced116:
0x125E	0x9B03    LDR	R3, [SP, #12]
0x1260	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 835 :: 		
0x1262	0x9B03    LDR	R3, [SP, #12]
0x1264	0x454B    CMP	R3, R9
0x1266	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced139
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 837 :: 		
0x1268	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 838 :: 		
0x126A	0x00F4    LSLS	R4, R6, #3
0x126C	0x4B2B    LDR	R3, [PC, #172]
0x126E	0x191B    ADDS	R3, R3, R4
0x1270	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 839 :: 		
; bestError start address is: 16 (R4)
0x1274	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 841 :: 		
0x1276	0x9B05    LDR	R3, [SP, #20]
0x1278	0x2B00    CMP	R3, #0
0x127A	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced118
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x127C	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced113
L___Lib_I2C_012_I2Cx_Init_Advanced118:
;__Lib_I2C_012.c, 842 :: 		
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x127E	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced117
L___Lib_I2C_012_I2Cx_Init_Advanced139:
;__Lib_I2C_012.c, 835 :: 		
0x1280	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 842 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced117:
;__Lib_I2C_012.c, 830 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x1282	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 843 :: 		
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x1284	0x46A1    MOV	R9, R4
0x1286	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced112
L___Lib_I2C_012_I2Cx_Init_Advanced140:
;__Lib_I2C_012.c, 830 :: 		
0x1288	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 843 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced113:
;__Lib_I2C_012.c, 826 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x128A	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 844 :: 		
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x128C	0x46A1    MOV	R9, R4
0x128E	0xE7C6    B	L___Lib_I2C_012_I2Cx_Init_Advanced107
;__Lib_I2C_012.c, 826 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced138:
L___Lib_I2C_012_I2Cx_Init_Advanced137:
;__Lib_I2C_012.c, 845 :: 		
0x1290	0x1C44    ADDS	R4, R0, #1
0x1292	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x1294	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x1298	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 847 :: 		
0x129A	0x1C85    ADDS	R5, R0, #2
0x129C	0x2401    MOVS	R4, #1
0x129E	0x782B    LDRB	R3, [R5, #0]
0x12A0	0xF36413C7  BFI	R3, R4, #7, #1
0x12A4	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 848 :: 		
0x12A6	0x1C85    ADDS	R5, R0, #2
0x12A8	0x2401    MOVS	R4, #1
0x12AA	0x782B    LDRB	R3, [R5, #0]
0x12AC	0xF3641386  BFI	R3, R4, #6, #1
0x12B0	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 850 :: 		
0x12B2	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x12B4	0x2401    MOVS	R4, #1
0x12B6	0x782B    LDRB	R3, [R5, #0]
0x12B8	0xF3641345  BFI	R3, R4, #5, #1
0x12BC	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 851 :: 		
L_end_I2Cx_Init_Advanced:
0x12BE	0xF8DDE000  LDR	LR, [SP, #0]
0x12C2	0xB00A    ADD	SP, SP, #40
0x12C4	0x4770    BX	LR
0x12C6	0xBF00    NOP
0x12C8	0x60004006  	I2C0_A1+0
0x12CC	0x01141FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x12D0	0x06984290  	SIM_SCGC4+0
0x12D4	0xFFFFFFFF  	_I2C0_Start+0
0x12D8	0x02741FFF  	_I2C_Start_Ptr+0
0x12DC	0xFFFFFFFF  	_I2C0_Read+0
0x12E0	0x02781FFF  	_I2C_Read_Ptr+0
0x12E4	0xFFFFFFFF  	_I2C0_Write+0
0x12E8	0x027C1FFF  	_I2C_Write_Ptr+0
0x12EC	0x70004006  	I2C1_A1+0
0x12F0	0x01181FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x12F4	0x069C4290  	SIM_SCGC4+0
0x12F8	0x0E590000  	_I2C1_Start+0
0x12FC	0xFFFFFFFF  	_I2C1_Read+0
0x1300	0x0F250000  	_I2C1_Write+0
0x1304	0x6000400E  	I2C2_A1+0
0x1308	0x011C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x130C	0x05184290  	SIM_SCGC1+0
0x1310	0xFFFFFFFF  	_I2C2_Start+0
0x1314	0xFFFFFFFF  	_I2C2_Read+0
0x1318	0xFFFFFFFF  	_I2C2_Write+0
0x131C	0x2A400000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_Init_OLED:
;OLED_096.c, 294 :: 		void Init_OLED()
0x176C	0xB081    SUB	SP, SP, #4
0x176E	0xF8CDE000  STR	LR, [SP, #0]
;OLED_096.c, 297 :: 		oledCommand(SSD1306_DISPLAYOFF);
0x1772	0x20AE    MOVS	R0, #174
0x1774	0xF7FFFCC6  BL	_oledCommand+0
;OLED_096.c, 298 :: 		oledCommand(SSD1306_SETDISPLAYCLOCKDIV);
0x1778	0x20D5    MOVS	R0, #213
0x177A	0xF7FFFCC3  BL	_oledCommand+0
;OLED_096.c, 299 :: 		oledCommand(0x80);
0x177E	0x2080    MOVS	R0, #128
0x1780	0xF7FFFCC0  BL	_oledCommand+0
;OLED_096.c, 300 :: 		oledCommand(SSD1306_SETMULTIPLEX);
0x1784	0x20A8    MOVS	R0, #168
0x1786	0xF7FFFCBD  BL	_oledCommand+0
;OLED_096.c, 301 :: 		oledCommand(64-1);//height-1
0x178A	0x203F    MOVS	R0, #63
0x178C	0xF7FFFCBA  BL	_oledCommand+0
;OLED_096.c, 302 :: 		oledCommand(SSD1306_SETDISPLAYOFFSET);
0x1790	0x20D3    MOVS	R0, #211
0x1792	0xF7FFFCB7  BL	_oledCommand+0
;OLED_096.c, 303 :: 		oledCommand(0x00);//no offset
0x1796	0x2000    MOVS	R0, #0
0x1798	0xF7FFFCB4  BL	_oledCommand+0
;OLED_096.c, 304 :: 		oledCommand(SSD1306_SETSTARTLINE| 0x00);//set start line
0x179C	0x2040    MOVS	R0, #64
0x179E	0xF7FFFCB1  BL	_oledCommand+0
;OLED_096.c, 305 :: 		oledCommand(SSD1306_CHARGEPUMP);//charge pump
0x17A2	0x208D    MOVS	R0, #141
0x17A4	0xF7FFFCAE  BL	_oledCommand+0
;OLED_096.c, 306 :: 		oledCommand(0x14);//dclk upto 14-15
0x17A8	0x2014    MOVS	R0, #20
0x17AA	0xF7FFFCAB  BL	_oledCommand+0
;OLED_096.c, 307 :: 		oledCommand(SSD1306_MEMORYMODE);
0x17AE	0x2020    MOVS	R0, #32
0x17B0	0xF7FFFCA8  BL	_oledCommand+0
;OLED_096.c, 308 :: 		oledCommand(0x00);//OLED RAM
0x17B4	0x2000    MOVS	R0, #0
0x17B6	0xF7FFFCA5  BL	_oledCommand+0
;OLED_096.c, 309 :: 		oledCommand(SSD1306_SEGREMAP| 0x01);
0x17BA	0x20A1    MOVS	R0, #161
0x17BC	0xF7FFFCA2  BL	_oledCommand+0
;OLED_096.c, 310 :: 		oledCommand(SSD1306_COMSCANDEC);
0x17C0	0x20C8    MOVS	R0, #200
0x17C2	0xF7FFFC9F  BL	_oledCommand+0
;OLED_096.c, 311 :: 		oledCommand(SSD1306_SETCOMPINS);
0x17C6	0x20DA    MOVS	R0, #218
0x17C8	0xF7FFFC9C  BL	_oledCommand+0
;OLED_096.c, 312 :: 		oledCommand(0x12);
0x17CC	0x2012    MOVS	R0, #18
0x17CE	0xF7FFFC99  BL	_oledCommand+0
;OLED_096.c, 313 :: 		oledCommand(SSD1306_SETCONTRAST);
0x17D2	0x2081    MOVS	R0, #129
0x17D4	0xF7FFFC96  BL	_oledCommand+0
;OLED_096.c, 314 :: 		oledCommand(0xcf);
0x17D8	0x20CF    MOVS	R0, #207
0x17DA	0xF7FFFC93  BL	_oledCommand+0
;OLED_096.c, 315 :: 		oledCommand(SSD1306_SETPRECHARGE);
0x17DE	0x20D9    MOVS	R0, #217
0x17E0	0xF7FFFC90  BL	_oledCommand+0
;OLED_096.c, 316 :: 		oledCommand(0xf1);
0x17E4	0x20F1    MOVS	R0, #241
0x17E6	0xF7FFFC8D  BL	_oledCommand+0
;OLED_096.c, 317 :: 		oledCommand(SSD1306_SETVCOMDETECT);
0x17EA	0x20DB    MOVS	R0, #219
0x17EC	0xF7FFFC8A  BL	_oledCommand+0
;OLED_096.c, 318 :: 		oledCommand(0x40);
0x17F0	0x2040    MOVS	R0, #64
0x17F2	0xF7FFFC87  BL	_oledCommand+0
;OLED_096.c, 319 :: 		oledCommand(SSD1306_DISPLAYALLON_RESUME);
0x17F6	0x20A4    MOVS	R0, #164
0x17F8	0xF7FFFC84  BL	_oledCommand+0
;OLED_096.c, 320 :: 		oledCommand(SSD1306_NORMALDISPLAY);
0x17FC	0x20A6    MOVS	R0, #166
0x17FE	0xF7FFFC81  BL	_oledCommand+0
;OLED_096.c, 321 :: 		oledCommand(SSD1306_DISPLAYON);
0x1802	0x20AF    MOVS	R0, #175
0x1804	0xF7FFFC7E  BL	_oledCommand+0
;OLED_096.c, 322 :: 		oledCommand(SSD1306_COLUMNADDR);
0x1808	0x2021    MOVS	R0, #33
0x180A	0xF7FFFC7B  BL	_oledCommand+0
;OLED_096.c, 323 :: 		oledCommand(0x00);
0x180E	0x2000    MOVS	R0, #0
0x1810	0xF7FFFC78  BL	_oledCommand+0
;OLED_096.c, 324 :: 		oledCommand(0x7f);
0x1814	0x207F    MOVS	R0, #127
0x1816	0xF7FFFC75  BL	_oledCommand+0
;OLED_096.c, 325 :: 		oledCommand(SSD1306_PAGEADDR);
0x181A	0x2022    MOVS	R0, #34
0x181C	0xF7FFFC72  BL	_oledCommand+0
;OLED_096.c, 326 :: 		oledCommand(0x00);
0x1820	0x2000    MOVS	R0, #0
0x1822	0xF7FFFC6F  BL	_oledCommand+0
;OLED_096.c, 327 :: 		oledCommand(0x07);
0x1826	0x2007    MOVS	R0, #7
0x1828	0xF7FFFC6C  BL	_oledCommand+0
;OLED_096.c, 359 :: 		}
L_end_Init_OLED:
0x182C	0xF8DDE000  LDR	LR, [SP, #0]
0x1830	0xB001    ADD	SP, SP, #4
0x1832	0x4770    BX	LR
; end of _Init_OLED
_oledCommand:
;OLED_096.c, 156 :: 		void oledCommand( uint8_t ch )
; ch start address is: 0 (R0)
0x1104	0xB082    SUB	SP, SP, #8
0x1106	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;OLED_096.c, 159 :: 		bytes[0] = SSD1308_Command_Mode;
0x110A	0xAA01    ADD	R2, SP, #4
0x110C	0x2180    MOVS	R1, #128
0x110E	0x7011    STRB	R1, [R2, #0]
;OLED_096.c, 160 :: 		bytes[1] = ch;
0x1110	0x1C51    ADDS	R1, R2, #1
0x1112	0x7008    STRB	R0, [R1, #0]
; ch end address is: 0 (R0)
;OLED_096.c, 161 :: 		I2C1_Start();
0x1114	0xF7FFFEA0  BL	_I2C1_Start+0
;OLED_096.c, 162 :: 		I2C1_Write( SSD1308_Address, bytes, 2,  END_MODE_STOP );
0x1118	0xA901    ADD	R1, SP, #4
0x111A	0xF2400301  MOVW	R3, #1
0x111E	0x2202    MOVS	R2, #2
0x1120	0x203C    MOVS	R0, #60
0x1122	0xF7FFFEFF  BL	_I2C1_Write+0
;OLED_096.c, 163 :: 		}
L_end_oledCommand:
0x1126	0xF8DDE000  LDR	LR, [SP, #0]
0x112A	0xB002    ADD	SP, SP, #8
0x112C	0x4770    BX	LR
; end of _oledCommand
_I2C1_Start:
;__Lib_I2C_012.c, 650 :: 		
0x0E58	0xB081    SUB	SP, SP, #4
0x0E5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 651 :: 		
0x0E5E	0x4803    LDR	R0, [PC, #12]
0x0E60	0xF7FFFCF2  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 652 :: 		
L_end_I2C1_Start:
0x0E64	0xF8DDE000  LDR	LR, [SP, #0]
0x0E68	0xB001    ADD	SP, SP, #4
0x0E6A	0x4770    BX	LR
0x0E6C	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x0848	0xB084    SUB	SP, SP, #16
0x084A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 195 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x084E	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 196 :: 		
;__Lib_I2C_012.c, 199 :: 		
0x0852	0x4946    LDR	R1, [PC, #280]
0x0854	0x4288    CMP	R0, R1
0x0856	0xD105    BNE	L___Lib_I2C_012_I2Cx_Start9
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 200 :: 		
0x0858	0x4945    LDR	R1, [PC, #276]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x085A	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 201 :: 		
0x085C	0x4945    LDR	R1, [PC, #276]
0x085E	0x6809    LDR	R1, [R1, #0]
0x0860	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 202 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0862	0xE015    B	L___Lib_I2C_012_I2Cx_Start10
L___Lib_I2C_012_I2Cx_Start9:
;__Lib_I2C_012.c, 203 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0864	0x4944    LDR	R1, [PC, #272]
0x0866	0x4288    CMP	R0, R1
0x0868	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start11
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 204 :: 		
0x086A	0x4944    LDR	R1, [PC, #272]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x086C	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 205 :: 		
0x086E	0x4944    LDR	R1, [PC, #272]
0x0870	0x6809    LDR	R1, [R1, #0]
0x0872	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 206 :: 		
0x0874	0x4614    MOV	R4, R2
0x0876	0xE00B    B	L___Lib_I2C_012_I2Cx_Start12
L___Lib_I2C_012_I2Cx_Start11:
;__Lib_I2C_012.c, 207 :: 		
0x0878	0x4942    LDR	R1, [PC, #264]
0x087A	0x4288    CMP	R0, R1
0x087C	0xD106    BNE	L___Lib_I2C_012_I2Cx_Start121
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		
0x087E	0x4942    LDR	R1, [PC, #264]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0880	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 209 :: 		
0x0882	0x4942    LDR	R1, [PC, #264]
0x0884	0x6809    LDR	R1, [R1, #0]
0x0886	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0888	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
0x088A	0xE000    B	L___Lib_I2C_012_I2Cx_Start13
L___Lib_I2C_012_I2Cx_Start121:
;__Lib_I2C_012.c, 207 :: 		
0x088C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 210 :: 		
L___Lib_I2C_012_I2Cx_Start13:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x088E	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Start12:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Start10:
;__Lib_I2C_012.c, 212 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0890	0x9401    STR	R4, [SP, #4]
0x0892	0x9002    STR	R0, [SP, #8]
0x0894	0xF7FFFF20  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x0898	0x9802    LDR	R0, [SP, #8]
0x089A	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 215 :: 		
0x089C	0x1C83    ADDS	R3, R0, #2
0x089E	0x2201    MOVS	R2, #1
0x08A0	0x7819    LDRB	R1, [R3, #0]
0x08A2	0xF3621145  BFI	R1, R2, #5, #1
0x08A6	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 218 :: 		
0x08A8	0x1CC1    ADDS	R1, R0, #3
0x08AA	0x780A    LDRB	R2, [R1, #0]
0x08AC	0xF3C21100  UBFX	R1, R2, #4, #1
0x08B0	0xB1F9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 219 :: 		
0x08B2	0x1C83    ADDS	R3, R0, #2
0x08B4	0x2200    MOVS	R2, #0
0x08B6	0x7819    LDRB	R1, [R3, #0]
0x08B8	0xF3621145  BFI	R1, R2, #5, #1
0x08BC	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 220 :: 		
0x08BE	0x1CC3    ADDS	R3, R0, #3
0x08C0	0x2201    MOVS	R2, #1
0x08C2	0x7819    LDRB	R1, [R3, #0]
0x08C4	0xF3621104  BFI	R1, R2, #4, #1
0x08C8	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 222 :: 		
0x08CA	0x1D81    ADDS	R1, R0, #6
0x08CC	0x780A    LDRB	R2, [R1, #0]
0x08CE	0xF3C21100  UBFX	R1, R2, #4, #1
0x08D2	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start15
;__Lib_I2C_012.c, 223 :: 		
0x08D4	0x1D83    ADDS	R3, R0, #6
0x08D6	0x2201    MOVS	R2, #1
0x08D8	0x7819    LDRB	R1, [R3, #0]
0x08DA	0xF3621104  BFI	R1, R2, #4, #1
0x08DE	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start15:
;__Lib_I2C_012.c, 225 :: 		
0x08E0	0x1CC3    ADDS	R3, R0, #3
; I2C_BASE end address is: 0 (R0)
0x08E2	0x2201    MOVS	R2, #1
0x08E4	0x7819    LDRB	R1, [R3, #0]
0x08E6	0xF3620141  BFI	R1, R2, #1, #1
0x08EA	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 227 :: 		
0x08EC	0xF64F70FF  MOVW	R0, #65535
0x08F0	0xE038    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 228 :: 		
L___Lib_I2C_012_I2Cx_Start14:
;__Lib_I2C_012.c, 230 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x08F2	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x08F4	0x9401    STR	R4, [SP, #4]
0x08F6	0x4604    MOV	R4, R0
0x08F8	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 231 :: 		
L___Lib_I2C_012_I2Cx_Start16:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x08FA	0x1CE1    ADDS	R1, R4, #3
0x08FC	0x780A    LDRB	R2, [R1, #0]
0x08FE	0xF3C20140  UBFX	R1, R2, #1, #1
0x0902	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start17
;__Lib_I2C_012.c, 233 :: 		
0x0904	0xB140    CBZ	R0, L___Lib_I2C_012_I2Cx_Start122
;__Lib_I2C_012.c, 234 :: 		
0x0906	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 235 :: 		
0x0908	0x2005    MOVS	R0, #5
0x090A	0x9C03    LDR	R4, [SP, #12]
0x090C	0x47A0    BLX	R4
;__Lib_I2C_012.c, 236 :: 		
0x090E	0x2001    MOVS	R0, #1
0x0910	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 237 :: 		
L___Lib_I2C_012_I2Cx_Start19:
;__Lib_I2C_012.c, 238 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0912	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0914	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 239 :: 		
0x0916	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start18
L___Lib_I2C_012_I2Cx_Start122:
;__Lib_I2C_012.c, 233 :: 		
;__Lib_I2C_012.c, 239 :: 		
L___Lib_I2C_012_I2Cx_Start18:
;__Lib_I2C_012.c, 240 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0918	0xE7EF    B	L___Lib_I2C_012_I2Cx_Start16
L___Lib_I2C_012_I2Cx_Start17:
;__Lib_I2C_012.c, 242 :: 		
0x091A	0x1DA1    ADDS	R1, R4, #6
0x091C	0x780A    LDRB	R2, [R1, #0]
0x091E	0xF3C21100  UBFX	R1, R2, #4, #1
0x0922	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start20
;__Lib_I2C_012.c, 243 :: 		
0x0924	0x1DA3    ADDS	R3, R4, #6
0x0926	0x2201    MOVS	R2, #1
0x0928	0x7819    LDRB	R1, [R3, #0]
0x092A	0xF3621104  BFI	R1, R2, #4, #1
0x092E	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start20:
;__Lib_I2C_012.c, 245 :: 		
0x0930	0x1CE3    ADDS	R3, R4, #3
0x0932	0x2201    MOVS	R2, #1
0x0934	0x7819    LDRB	R1, [R3, #0]
0x0936	0xF3620141  BFI	R1, R2, #1, #1
0x093A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 247 :: 		
; timeout start address is: 20 (R5)
0x093C	0x4605    MOV	R5, R0
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x093E	0x4623    MOV	R3, R4
;__Lib_I2C_012.c, 248 :: 		
L___Lib_I2C_012_I2Cx_Start21:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
0x0940	0x1CD9    ADDS	R1, R3, #3
0x0942	0x780A    LDRB	R2, [R1, #0]
0x0944	0xF3C20140  UBFX	R1, R2, #1, #1
0x0948	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Start22
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_012.c, 250 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x094A	0xB148    CBZ	R0, L___Lib_I2C_012_I2Cx_Start123
;__Lib_I2C_012.c, 251 :: 		
0x094C	0xB925    CBNZ	R5, L___Lib_I2C_012_I2Cx_Start24
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 252 :: 		
0x094E	0x2005    MOVS	R0, #5
0x0950	0x9C03    LDR	R4, [SP, #12]
0x0952	0x47A0    BLX	R4
;__Lib_I2C_012.c, 253 :: 		
0x0954	0x2001    MOVS	R0, #1
0x0956	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 254 :: 		
L___Lib_I2C_012_I2Cx_Start24:
;__Lib_I2C_012.c, 255 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
0x0958	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 8 (R2)
0x095A	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x095C	0x4615    MOV	R5, R2
;__Lib_I2C_012.c, 256 :: 		
0x095E	0xE7FF    B	L___Lib_I2C_012_I2Cx_Start23
L___Lib_I2C_012_I2Cx_Start123:
;__Lib_I2C_012.c, 250 :: 		
;__Lib_I2C_012.c, 256 :: 		
L___Lib_I2C_012_I2Cx_Start23:
;__Lib_I2C_012.c, 257 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0960	0xE7EE    B	L___Lib_I2C_012_I2Cx_Start21
L___Lib_I2C_012_I2Cx_Start22:
;__Lib_I2C_012.c, 259 :: 		
0x0962	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 260 :: 		
L_end_I2Cx_Start:
0x0964	0xF8DDE000  LDR	LR, [SP, #0]
0x0968	0xB004    ADD	SP, SP, #16
0x096A	0x4770    BX	LR
0x096C	0x60004006  	I2C0_A1+0
0x0970	0x01141FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0974	0x02681FFF  	_I2C0_Timeout_Ptr+0
0x0978	0x70004006  	I2C1_A1+0
0x097C	0x01181FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0980	0x026C1FFF  	_I2C1_Timeout_Ptr+0
0x0984	0x6000400E  	I2C2_A1+0
0x0988	0x011C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x098C	0x02701FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Start
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 162 :: 		
; I2C_BASE start address is: 0 (R0)
0x06D8	0xB082    SUB	SP, SP, #8
0x06DA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 163 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06DE	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 164 :: 		
;__Lib_I2C_012.c, 167 :: 		
0x06E2	0x491A    LDR	R1, [PC, #104]
0x06E4	0x4288    CMP	R0, R1
0x06E6	0xD105    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 168 :: 		
0x06E8	0x4919    LDR	R1, [PC, #100]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x06EA	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_012.c, 169 :: 		
0x06EC	0x4919    LDR	R1, [PC, #100]
0x06EE	0x6809    LDR	R1, [R1, #0]
0x06F0	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 170 :: 		
; I2Cx_TIMEOUT end address is: 12 (R3)
0x06F2	0xE015    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle1
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
;__Lib_I2C_012.c, 171 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06F4	0x4918    LDR	R1, [PC, #96]
0x06F6	0x4288    CMP	R0, R1
0x06F8	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle2
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 172 :: 		
0x06FA	0x4918    LDR	R1, [PC, #96]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x06FC	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 173 :: 		
0x06FE	0x4918    LDR	R1, [PC, #96]
0x0700	0x6809    LDR	R1, [R1, #0]
0x0702	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		
0x0704	0x4613    MOV	R3, R2
0x0706	0xE00B    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle3
L___Lib_I2C_012_I2Cx_Wait_For_Idle2:
;__Lib_I2C_012.c, 175 :: 		
0x0708	0x4916    LDR	R1, [PC, #88]
0x070A	0x4288    CMP	R0, R1
0x070C	0xD106    BNE	L___Lib_I2C_012_I2Cx_Wait_For_Idle119
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 176 :: 		
0x070E	0x4916    LDR	R1, [PC, #88]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0710	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 177 :: 		
0x0712	0x4916    LDR	R1, [PC, #88]
0x0714	0x6809    LDR	R1, [R1, #0]
0x0716	0x9101    STR	R1, [SP, #4]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x0718	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
0x071A	0xE000    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle4
L___Lib_I2C_012_I2Cx_Wait_For_Idle119:
;__Lib_I2C_012.c, 175 :: 		
0x071C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 178 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle4:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x071E	0x460B    MOV	R3, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Wait_For_Idle3:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 180 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x0720	0x461D    MOV	R5, R3
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x0722	0x4604    MOV	R4, R0
;__Lib_I2C_012.c, 181 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle5:
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE start address is: 16 (R4)
0x0724	0x4620    MOV	R0, R4
0x0726	0xF7FFFE73  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x072A	0xB950    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle6
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 183 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x072C	0xB143    CBZ	R3, L___Lib_I2C_012_I2Cx_Wait_For_Idle120
;__Lib_I2C_012.c, 184 :: 		
0x072E	0xB91D    CBNZ	R5, L___Lib_I2C_012_I2Cx_Wait_For_Idle8
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_012.c, 185 :: 		
0x0730	0x2007    MOVS	R0, #7
0x0732	0x9C01    LDR	R4, [SP, #4]
0x0734	0x47A0    BLX	R4
;__Lib_I2C_012.c, 186 :: 		
0x0736	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_012.c, 187 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle8:
;__Lib_I2C_012.c, 188 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0738	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x073A	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x073C	0x4605    MOV	R5, R0
;__Lib_I2C_012.c, 189 :: 		
0x073E	0xE7FF    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle7
L___Lib_I2C_012_I2Cx_Wait_For_Idle120:
;__Lib_I2C_012.c, 183 :: 		
;__Lib_I2C_012.c, 189 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle7:
;__Lib_I2C_012.c, 190 :: 		
; timeout start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 12 (R3)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0740	0xE7F0    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle5
L___Lib_I2C_012_I2Cx_Wait_For_Idle6:
;__Lib_I2C_012.c, 191 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0742	0xF8DDE000  LDR	LR, [SP, #0]
0x0746	0xB002    ADD	SP, SP, #8
0x0748	0x4770    BX	LR
0x074A	0xBF00    NOP
0x074C	0x60004006  	I2C0_A1+0
0x0750	0x01141FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0754	0x02681FFF  	_I2C0_Timeout_Ptr+0
0x0758	0x70004006  	I2C1_A1+0
0x075C	0x01181FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0760	0x026C1FFF  	_I2C1_Timeout_Ptr+0
0x0764	0x6000400E  	I2C2_A1+0
0x0768	0x011C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x076C	0x02701FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 158 :: 		
; I2C_BASE start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 159 :: 		
0x0412	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x0414	0x780A    LDRB	R2, [R1, #0]
0x0416	0xF3C21140  UBFX	R1, R2, #5, #1
0x041A	0xF0810101  EOR	R1, R1, #1
0x041E	0xB2C9    UXTB	R1, R1
0x0420	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 160 :: 		
L_end_I2Cx_Is_Idle:
0x0422	0xB001    ADD	SP, SP, #4
0x0424	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Write:
;__Lib_I2C_012.c, 706 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0F24	0xB081    SUB	SP, SP, #4
0x0F26	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 707 :: 		
0x0F2A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0F2C	0x4613    MOV	R3, R2
0x0F2E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0F30	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0F32	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0F34	0xF7FFFD2C  BL	__Lib_I2C_012_I2Cx_Write+0
0x0F38	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 708 :: 		
L_end_I2C1_Write:
0x0F3A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F3E	0xB001    ADD	SP, SP, #4
0x0F40	0x4770    BX	LR
0x0F42	0xBF00    NOP
0x0F44	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 397 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0990	0xB087    SUB	SP, SP, #28
0x0992	0xF8CDE000  STR	LR, [SP, #0]
0x0996	0x9205    STR	R2, [SP, #20]
0x0998	0x4602    MOV	R2, R0
0x099A	0xB2C8    UXTB	R0, R1
0x099C	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; slave_address start address is: 0 (R0)
0x099E	0x9C07    LDR	R4, [SP, #28]
0x09A0	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_012.c, 399 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x09A2	0xF04F0100  MOV	R1, #0
;__Lib_I2C_012.c, 400 :: 		
;__Lib_I2C_012.c, 403 :: 		
0x09A6	0x4C6C    LDR	R4, [PC, #432]
0x09A8	0x42A2    CMP	R2, R4
0x09AA	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write57
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 404 :: 		
0x09AC	0x4C6B    LDR	R4, [PC, #428]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x09AE	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 405 :: 		
0x09B0	0x4C6B    LDR	R4, [PC, #428]
0x09B2	0x6824    LDR	R4, [R4, #0]
0x09B4	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 406 :: 		
0x09B6	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
0x09B8	0xE014    B	L___Lib_I2C_012_I2Cx_Write58
L___Lib_I2C_012_I2Cx_Write57:
;__Lib_I2C_012.c, 407 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x09BA	0x4C6A    LDR	R4, [PC, #424]
0x09BC	0x42A2    CMP	R2, R4
0x09BE	0xD105    BNE	L___Lib_I2C_012_I2Cx_Write59
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 408 :: 		
0x09C0	0x4C69    LDR	R4, [PC, #420]
; I2Cx_TIMEOUT start address is: 24 (R6)
0x09C2	0x6826    LDR	R6, [R4, #0]
;__Lib_I2C_012.c, 409 :: 		
0x09C4	0x4C69    LDR	R4, [PC, #420]
0x09C6	0x6824    LDR	R4, [R4, #0]
0x09C8	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_012.c, 410 :: 		
; I2Cx_TIMEOUT end address is: 24 (R6)
0x09CA	0xE00A    B	L___Lib_I2C_012_I2Cx_Write60
L___Lib_I2C_012_I2Cx_Write59:
;__Lib_I2C_012.c, 411 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x09CC	0x4C68    LDR	R4, [PC, #416]
0x09CE	0x42A2    CMP	R2, R4
0x09D0	0xD106    BNE	L___Lib_I2C_012_I2Cx_Write131
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 412 :: 		
0x09D2	0x4C68    LDR	R4, [PC, #416]
; I2Cx_TIMEOUT start address is: 4 (R1)
0x09D4	0x6821    LDR	R1, [R4, #0]
;__Lib_I2C_012.c, 413 :: 		
0x09D6	0x4C68    LDR	R4, [PC, #416]
0x09D8	0x6824    LDR	R4, [R4, #0]
0x09DA	0x9404    STR	R4, [SP, #16]
; I2Cx_TIMEOUT end address is: 4 (R1)
0x09DC	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 414 :: 		
0x09DE	0xE000    B	L___Lib_I2C_012_I2Cx_Write61
L___Lib_I2C_012_I2Cx_Write131:
;__Lib_I2C_012.c, 411 :: 		
0x09E0	0x460E    MOV	R6, R1
;__Lib_I2C_012.c, 414 :: 		
L___Lib_I2C_012_I2Cx_Write61:
; I2Cx_TIMEOUT start address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write60:
; I2Cx_TIMEOUT start address is: 24 (R6)
0x09E2	0x4631    MOV	R1, R6
; I2Cx_TIMEOUT end address is: 24 (R6)
L___Lib_I2C_012_I2Cx_Write58:
;__Lib_I2C_012.c, 416 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x09E4	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0x09E6	0x9101    STR	R1, [SP, #4]
0x09E8	0x9202    STR	R2, [SP, #8]
0x09EA	0xB2E1    UXTB	R1, R4
0x09EC	0x4610    MOV	R0, R2
0x09EE	0xF7FFFE0F  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x09F2	0x9A02    LDR	R2, [SP, #8]
0x09F4	0x9901    LDR	R1, [SP, #4]
0x09F6	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write62
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 418 :: 		
0x09F8	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x09FA	0xF7FFFD87  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 419 :: 		
0x09FE	0x2000    MOVS	R0, #0
0x0A00	0xE0A5    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 420 :: 		
L___Lib_I2C_012_I2Cx_Write62:
;__Lib_I2C_012.c, 422 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; i start address is: 28 (R7)
; I2C_BASE start address is: 8 (R2)
0x0A02	0x2700    MOVS	R7, #0
; I2C_BASE end address is: 8 (R2)
; i end address is: 28 (R7)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0A04	0x463B    MOV	R3, R7
L___Lib_I2C_012_I2Cx_Write63:
; i start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x0A06	0x9C06    LDR	R4, [SP, #24]
0x0A08	0x42A3    CMP	R3, R4
0x0A0A	0xD216    BCS	L___Lib_I2C_012_I2Cx_Write64
;__Lib_I2C_012.c, 423 :: 		
0x0A0C	0x9C05    LDR	R4, [SP, #20]
0x0A0E	0x18E4    ADDS	R4, R4, R3
0x0A10	0x7824    LDRB	R4, [R4, #0]
0x0A12	0x9201    STR	R2, [SP, #4]
0x0A14	0x9102    STR	R1, [SP, #8]
0x0A16	0x9303    STR	R3, [SP, #12]
0x0A18	0xB2E1    UXTB	R1, R4
0x0A1A	0x4610    MOV	R0, R2
0x0A1C	0xF7FFFDF8  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0A20	0x9B03    LDR	R3, [SP, #12]
0x0A22	0x9902    LDR	R1, [SP, #8]
0x0A24	0x9A01    LDR	R2, [SP, #4]
0x0A26	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write66
; i end address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 425 :: 		
0x0A28	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0A2A	0xF7FFFD6F  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 426 :: 		
0x0A2E	0x2000    MOVS	R0, #0
0x0A30	0xE08D    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 427 :: 		
L___Lib_I2C_012_I2Cx_Write66:
;__Lib_I2C_012.c, 422 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; i start address is: 12 (R3)
0x0A32	0x1C5C    ADDS	R4, R3, #1
; i end address is: 12 (R3)
; i start address is: 28 (R7)
0x0A34	0x4627    MOV	R7, R4
;__Lib_I2C_012.c, 428 :: 		
; i end address is: 28 (R7)
0x0A36	0x463B    MOV	R3, R7
0x0A38	0xE7E5    B	L___Lib_I2C_012_I2Cx_Write63
L___Lib_I2C_012_I2Cx_Write64:
;__Lib_I2C_012.c, 430 :: 		
0x0A3A	0x9C07    LDR	R4, [SP, #28]
0x0A3C	0x2C01    CMP	R4, #1
0x0A3E	0xD148    BNE	L___Lib_I2C_012_I2Cx_Write67
;__Lib_I2C_012.c, 432 :: 		
; timeout start address is: 12 (R3)
0x0A40	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0A42	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 433 :: 		
L___Lib_I2C_012_I2Cx_Write68:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0A44	0x1CC4    ADDS	R4, R0, #3
0x0A46	0x7825    LDRB	R5, [R4, #0]
0x0A48	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A4C	0xB164    CBZ	R4, L___Lib_I2C_012_I2Cx_Write69
;__Lib_I2C_012.c, 435 :: 		
0x0A4E	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write132
;__Lib_I2C_012.c, 436 :: 		
0x0A50	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write71
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 437 :: 		
0x0A52	0x2004    MOVS	R0, #4
0x0A54	0x9C04    LDR	R4, [SP, #16]
0x0A56	0x47A0    BLX	R4
;__Lib_I2C_012.c, 438 :: 		
0x0A58	0x2001    MOVS	R0, #1
0x0A5A	0xE078    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 439 :: 		
L___Lib_I2C_012_I2Cx_Write71:
;__Lib_I2C_012.c, 440 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A5C	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0A5E	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 441 :: 		
0x0A60	0xE000    B	L___Lib_I2C_012_I2Cx_Write70
L___Lib_I2C_012_I2Cx_Write132:
;__Lib_I2C_012.c, 435 :: 		
0x0A62	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 441 :: 		
L___Lib_I2C_012_I2Cx_Write70:
;__Lib_I2C_012.c, 442 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0A64	0x4623    MOV	R3, R4
0x0A66	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write68
L___Lib_I2C_012_I2Cx_Write69:
;__Lib_I2C_012.c, 444 :: 		
0x0A68	0x1C86    ADDS	R6, R0, #2
0x0A6A	0x2500    MOVS	R5, #0
0x0A6C	0x7834    LDRB	R4, [R6, #0]
0x0A6E	0xF3651445  BFI	R4, R5, #5, #1
0x0A72	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 446 :: 		
; timeout start address is: 8 (R2)
0x0A74	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 447 :: 		
L___Lib_I2C_012_I2Cx_Write72:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A76	0x1CC4    ADDS	R4, R0, #3
0x0A78	0x7825    LDRB	R5, [R4, #0]
0x0A7A	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A7E	0xB95C    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write73
;__Lib_I2C_012.c, 449 :: 		
0x0A80	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write133
;__Lib_I2C_012.c, 450 :: 		
0x0A82	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write75
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 451 :: 		
0x0A84	0x2004    MOVS	R0, #4
0x0A86	0x9C04    LDR	R4, [SP, #16]
0x0A88	0x47A0    BLX	R4
;__Lib_I2C_012.c, 452 :: 		
0x0A8A	0x2001    MOVS	R0, #1
0x0A8C	0xE05F    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 453 :: 		
L___Lib_I2C_012_I2Cx_Write75:
;__Lib_I2C_012.c, 454 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0A8E	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 455 :: 		
0x0A90	0xE000    B	L___Lib_I2C_012_I2Cx_Write74
L___Lib_I2C_012_I2Cx_Write133:
;__Lib_I2C_012.c, 449 :: 		
0x0A92	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 455 :: 		
L___Lib_I2C_012_I2Cx_Write74:
;__Lib_I2C_012.c, 456 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0A94	0x461A    MOV	R2, R3
0x0A96	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write72
L___Lib_I2C_012_I2Cx_Write73:
;__Lib_I2C_012.c, 458 :: 		
0x0A98	0x1D84    ADDS	R4, R0, #6
0x0A9A	0x7825    LDRB	R5, [R4, #0]
0x0A9C	0xF3C51400  UBFX	R4, R5, #4, #1
0x0AA0	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write76
;__Lib_I2C_012.c, 459 :: 		
0x0AA2	0x1D86    ADDS	R6, R0, #6
0x0AA4	0x2501    MOVS	R5, #1
0x0AA6	0x7834    LDRB	R4, [R6, #0]
0x0AA8	0xF3651404  BFI	R4, R5, #4, #1
0x0AAC	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 460 :: 		
L___Lib_I2C_012_I2Cx_Write76:
;__Lib_I2C_012.c, 461 :: 		
0x0AAE	0x1D84    ADDS	R4, R0, #6
0x0AB0	0x7825    LDRB	R5, [R4, #0]
0x0AB2	0xF3C51480  UBFX	R4, R5, #6, #1
0x0AB6	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write77
;__Lib_I2C_012.c, 462 :: 		
0x0AB8	0x1D86    ADDS	R6, R0, #6
0x0ABA	0x2501    MOVS	R5, #1
0x0ABC	0x7834    LDRB	R4, [R6, #0]
0x0ABE	0xF3651486  BFI	R4, R5, #6, #1
0x0AC2	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 463 :: 		
L___Lib_I2C_012_I2Cx_Write77:
;__Lib_I2C_012.c, 465 :: 		
0x0AC4	0x1CC6    ADDS	R6, R0, #3
0x0AC6	0x2501    MOVS	R5, #1
0x0AC8	0x7834    LDRB	R4, [R6, #0]
0x0ACA	0xF3650441  BFI	R4, R5, #1, #1
0x0ACE	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 466 :: 		
; I2C_BASE end address is: 0 (R0)
0x0AD0	0xE02A    B	L___Lib_I2C_012_I2Cx_Write78
L___Lib_I2C_012_I2Cx_Write67:
;__Lib_I2C_012.c, 469 :: 		
; I2C_BASE start address is: 8 (R2)
0x0AD2	0x1C96    ADDS	R6, R2, #2
0x0AD4	0x2501    MOVS	R5, #1
0x0AD6	0x7834    LDRB	R4, [R6, #0]
0x0AD8	0xF3650482  BFI	R4, R5, #2, #1
0x0ADC	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 471 :: 		
; timeout start address is: 12 (R3)
0x0ADE	0x460B    MOV	R3, R1
; I2C_BASE end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0AE0	0x4610    MOV	R0, R2
;__Lib_I2C_012.c, 472 :: 		
L___Lib_I2C_012_I2Cx_Write79:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0AE2	0x1CC4    ADDS	R4, R0, #3
0x0AE4	0x7825    LDRB	R5, [R4, #0]
0x0AE6	0xF3C50440  UBFX	R4, R5, #1, #1
0x0AEA	0xB964    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write80
;__Lib_I2C_012.c, 474 :: 		
0x0AEC	0xB141    CBZ	R1, L___Lib_I2C_012_I2Cx_Write134
;__Lib_I2C_012.c, 475 :: 		
0x0AEE	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Write82
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 476 :: 		
0x0AF0	0x2004    MOVS	R0, #4
0x0AF2	0x9C04    LDR	R4, [SP, #16]
0x0AF4	0x47A0    BLX	R4
;__Lib_I2C_012.c, 477 :: 		
0x0AF6	0x2001    MOVS	R0, #1
0x0AF8	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 478 :: 		
L___Lib_I2C_012_I2Cx_Write82:
;__Lib_I2C_012.c, 479 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0AFA	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0AFC	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 480 :: 		
0x0AFE	0xE000    B	L___Lib_I2C_012_I2Cx_Write81
L___Lib_I2C_012_I2Cx_Write134:
;__Lib_I2C_012.c, 474 :: 		
0x0B00	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 480 :: 		
L___Lib_I2C_012_I2Cx_Write81:
;__Lib_I2C_012.c, 481 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0B02	0x4623    MOV	R3, R4
0x0B04	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write79
L___Lib_I2C_012_I2Cx_Write80:
;__Lib_I2C_012.c, 483 :: 		
0x0B06	0x1D84    ADDS	R4, R0, #6
0x0B08	0x7825    LDRB	R5, [R4, #0]
0x0B0A	0xF3C51400  UBFX	R4, R5, #4, #1
0x0B0E	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write83
;__Lib_I2C_012.c, 484 :: 		
0x0B10	0x1D86    ADDS	R6, R0, #6
0x0B12	0x2501    MOVS	R5, #1
0x0B14	0x7834    LDRB	R4, [R6, #0]
0x0B16	0xF3651404  BFI	R4, R5, #4, #1
0x0B1A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 485 :: 		
L___Lib_I2C_012_I2Cx_Write83:
;__Lib_I2C_012.c, 487 :: 		
0x0B1C	0x1CC6    ADDS	R6, R0, #3
0x0B1E	0x2501    MOVS	R5, #1
0x0B20	0x7834    LDRB	R4, [R6, #0]
0x0B22	0xF3650441  BFI	R4, R5, #1, #1
0x0B26	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 488 :: 		
L___Lib_I2C_012_I2Cx_Write78:
;__Lib_I2C_012.c, 490 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0B28	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 491 :: 		
L___Lib_I2C_012_I2Cx_Write84:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
0x0B2A	0x1CC4    ADDS	R4, R0, #3
0x0B2C	0x7825    LDRB	R5, [R4, #0]
0x0B2E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0B32	0xB15C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write85
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 493 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0B34	0xB139    CBZ	R1, L___Lib_I2C_012_I2Cx_Write135
;__Lib_I2C_012.c, 494 :: 		
0x0B36	0xB922    CBNZ	R2, L___Lib_I2C_012_I2Cx_Write87
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 495 :: 		
0x0B38	0x2004    MOVS	R0, #4
0x0B3A	0x9C04    LDR	R4, [SP, #16]
0x0B3C	0x47A0    BLX	R4
;__Lib_I2C_012.c, 496 :: 		
0x0B3E	0x2001    MOVS	R0, #1
0x0B40	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 497 :: 		
L___Lib_I2C_012_I2Cx_Write87:
;__Lib_I2C_012.c, 498 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
; timeout start address is: 8 (R2)
0x0B42	0x1E53    SUBS	R3, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 499 :: 		
0x0B44	0xE000    B	L___Lib_I2C_012_I2Cx_Write86
L___Lib_I2C_012_I2Cx_Write135:
;__Lib_I2C_012.c, 493 :: 		
0x0B46	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 499 :: 		
L___Lib_I2C_012_I2Cx_Write86:
;__Lib_I2C_012.c, 500 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 12 (R3)
0x0B48	0x461A    MOV	R2, R3
0x0B4A	0xE7EE    B	L___Lib_I2C_012_I2Cx_Write84
L___Lib_I2C_012_I2Cx_Write85:
;__Lib_I2C_012.c, 502 :: 		
0x0B4C	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 503 :: 		
L_end_I2Cx_Write:
0x0B4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B52	0xB007    ADD	SP, SP, #28
0x0B54	0x4770    BX	LR
0x0B56	0xBF00    NOP
0x0B58	0x60004006  	I2C0_A1+0
0x0B5C	0x01141FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x0B60	0x02681FFF  	_I2C0_Timeout_Ptr+0
0x0B64	0x70004006  	I2C1_A1+0
0x0B68	0x01181FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0B6C	0x026C1FFF  	_I2C1_Timeout_Ptr+0
0x0B70	0x6000400E  	I2C2_A1+0
0x0B74	0x011C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x0B78	0x02701FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 320 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0610	0xB082    SUB	SP, SP, #8
0x0612	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 321 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0616	0xF04F0300  MOV	R3, #0
;__Lib_I2C_012.c, 322 :: 		
;__Lib_I2C_012.c, 325 :: 		
0x061A	0x4A26    LDR	R2, [PC, #152]
0x061C	0x4290    CMP	R0, R2
0x061E	0xD105    BNE	L___Lib_I2C_012_I2Cx_WriteByte39
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 326 :: 		
0x0620	0x4A25    LDR	R2, [PC, #148]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0622	0x6815    LDR	R5, [R2, #0]
;__Lib_I2C_012.c, 327 :: 		
0x0624	0x4A25    LDR	R2, [PC, #148]
0x0626	0x6812    LDR	R2, [R2, #0]
0x0628	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 328 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x062A	0xE015    B	L___Lib_I2C_012_I2Cx_WriteByte40
L___Lib_I2C_012_I2Cx_WriteByte39:
;__Lib_I2C_012.c, 329 :: 		
; I2Cx_TIMEOUT start address is: 12 (R3)
0x062C	0x4A24    LDR	R2, [PC, #144]
0x062E	0x4290    CMP	R0, R2
0x0630	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte41
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 330 :: 		
0x0632	0x4A24    LDR	R2, [PC, #144]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0634	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 331 :: 		
0x0636	0x4A24    LDR	R2, [PC, #144]
0x0638	0x6812    LDR	R2, [R2, #0]
0x063A	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_012.c, 332 :: 		
0x063C	0x461D    MOV	R5, R3
0x063E	0xE00B    B	L___Lib_I2C_012_I2Cx_WriteByte42
L___Lib_I2C_012_I2Cx_WriteByte41:
;__Lib_I2C_012.c, 333 :: 		
0x0640	0x4A22    LDR	R2, [PC, #136]
0x0642	0x4290    CMP	R0, R2
0x0644	0xD106    BNE	L___Lib_I2C_012_I2Cx_WriteByte127
; I2Cx_TIMEOUT end address is: 12 (R3)
;__Lib_I2C_012.c, 334 :: 		
0x0646	0x4A22    LDR	R2, [PC, #136]
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0648	0x6813    LDR	R3, [R2, #0]
;__Lib_I2C_012.c, 335 :: 		
0x064A	0x4A22    LDR	R2, [PC, #136]
0x064C	0x6812    LDR	R2, [R2, #0]
0x064E	0x9201    STR	R2, [SP, #4]
; I2Cx_TIMEOUT end address is: 12 (R3)
0x0650	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 336 :: 		
0x0652	0xE000    B	L___Lib_I2C_012_I2Cx_WriteByte43
L___Lib_I2C_012_I2Cx_WriteByte127:
;__Lib_I2C_012.c, 333 :: 		
0x0654	0x461A    MOV	R2, R3
;__Lib_I2C_012.c, 336 :: 		
L___Lib_I2C_012_I2Cx_WriteByte43:
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0656	0x4615    MOV	R5, R2
; I2Cx_TIMEOUT end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_WriteByte42:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_012_I2Cx_WriteByte40:
;__Lib_I2C_012.c, 338 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0658	0x1C84    ADDS	R4, R0, #2
0x065A	0x2301    MOVS	R3, #1
0x065C	0x7822    LDRB	R2, [R4, #0]
0x065E	0xF3631204  BFI	R2, R3, #4, #1
0x0662	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 340 :: 		
0x0664	0x1D02    ADDS	R2, R0, #4
0x0666	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
;__Lib_I2C_012.c, 342 :: 		
; timeout start address is: 16 (R4)
0x0668	0x462C    MOV	R4, R5
; I2Cx_TIMEOUT end address is: 20 (R5)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x066A	0x4629    MOV	R1, R5
;__Lib_I2C_012.c, 343 :: 		
L___Lib_I2C_012_I2Cx_WriteByte44:
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 4 (R1)
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x066C	0x1CC2    ADDS	R2, R0, #3
0x066E	0x7813    LDRB	R3, [R2, #0]
0x0670	0xF3C30240  UBFX	R2, R3, #1, #1
0x0674	0xB95A    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte45
; I2Cx_TIMEOUT end address is: 4 (R1)
;__Lib_I2C_012.c, 345 :: 		
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0676	0xB149    CBZ	R1, L___Lib_I2C_012_I2Cx_WriteByte128
;__Lib_I2C_012.c, 346 :: 		
0x0678	0xB924    CBNZ	R4, L___Lib_I2C_012_I2Cx_WriteByte47
; I2Cx_TIMEOUT end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C_012.c, 347 :: 		
0x067A	0x2004    MOVS	R0, #4
0x067C	0x9C01    LDR	R4, [SP, #4]
0x067E	0x47A0    BLX	R4
;__Lib_I2C_012.c, 348 :: 		
0x0680	0x2001    MOVS	R0, #1
0x0682	0xE012    B	L_end_I2Cx_WriteByte
;__Lib_I2C_012.c, 349 :: 		
L___Lib_I2C_012_I2Cx_WriteByte47:
;__Lib_I2C_012.c, 350 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0684	0x1E62    SUBS	R2, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x0686	0x4613    MOV	R3, R2
; timeout end address is: 12 (R3)
0x0688	0x461C    MOV	R4, R3
;__Lib_I2C_012.c, 351 :: 		
0x068A	0xE7FF    B	L___Lib_I2C_012_I2Cx_WriteByte46
L___Lib_I2C_012_I2Cx_WriteByte128:
;__Lib_I2C_012.c, 345 :: 		
;__Lib_I2C_012.c, 351 :: 		
L___Lib_I2C_012_I2Cx_WriteByte46:
;__Lib_I2C_012.c, 352 :: 		
; timeout start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 4 (R1)
; timeout end address is: 16 (R4)
0x068C	0xE7EE    B	L___Lib_I2C_012_I2Cx_WriteByte44
L___Lib_I2C_012_I2Cx_WriteByte45:
;__Lib_I2C_012.c, 354 :: 		
0x068E	0x1CC4    ADDS	R4, R0, #3
0x0690	0x2301    MOVS	R3, #1
0x0692	0x7822    LDRB	R2, [R4, #0]
0x0694	0xF3630241  BFI	R2, R3, #1, #1
0x0698	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 356 :: 		
0x069A	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x069C	0x7813    LDRB	R3, [R2, #0]
0x069E	0xF3C30200  UBFX	R2, R3, #0, #1
0x06A2	0xF0820201  EOR	R2, R2, #1
0x06A6	0xB2D2    UXTB	R2, R2
0x06A8	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 357 :: 		
L_end_I2Cx_WriteByte:
0x06AA	0xF8DDE000  LDR	LR, [SP, #0]
0x06AE	0xB002    ADD	SP, SP, #8
0x06B0	0x4770    BX	LR
0x06B2	0xBF00    NOP
0x06B4	0x60004006  	I2C0_A1+0
0x06B8	0x01141FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x06BC	0x02681FFF  	_I2C0_Timeout_Ptr+0
0x06C0	0x70004006  	I2C1_A1+0
0x06C4	0x01181FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x06C8	0x026C1FFF  	_I2C1_Timeout_Ptr+0
0x06CC	0x6000400E  	I2C2_A1+0
0x06D0	0x011C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x06D4	0x02701FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 262 :: 		
; I2C_BASE start address is: 0 (R0)
0x050C	0xB084    SUB	SP, SP, #16
0x050E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 263 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0512	0xF04F0200  MOV	R2, #0
;__Lib_I2C_012.c, 264 :: 		
;__Lib_I2C_012.c, 267 :: 		
0x0516	0x4935    LDR	R1, [PC, #212]
0x0518	0x4288    CMP	R0, R1
0x051A	0xD105    BNE	L___Lib_I2C_012_I2Cx_Stop25
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 268 :: 		
0x051C	0x4934    LDR	R1, [PC, #208]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x051E	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_012.c, 269 :: 		
0x0520	0x4934    LDR	R1, [PC, #208]
0x0522	0x6809    LDR	R1, [R1, #0]
0x0524	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 270 :: 		
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0526	0xE015    B	L___Lib_I2C_012_I2Cx_Stop26
L___Lib_I2C_012_I2Cx_Stop25:
;__Lib_I2C_012.c, 271 :: 		
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0528	0x4933    LDR	R1, [PC, #204]
0x052A	0x4288    CMP	R0, R1
0x052C	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop27
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 272 :: 		
0x052E	0x4933    LDR	R1, [PC, #204]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0530	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 273 :: 		
0x0532	0x4933    LDR	R1, [PC, #204]
0x0534	0x6809    LDR	R1, [R1, #0]
0x0536	0x9103    STR	R1, [SP, #12]
;__Lib_I2C_012.c, 274 :: 		
0x0538	0x4614    MOV	R4, R2
0x053A	0xE00B    B	L___Lib_I2C_012_I2Cx_Stop28
L___Lib_I2C_012_I2Cx_Stop27:
;__Lib_I2C_012.c, 275 :: 		
0x053C	0x4931    LDR	R1, [PC, #196]
0x053E	0x4288    CMP	R0, R1
0x0540	0xD106    BNE	L___Lib_I2C_012_I2Cx_Stop124
; I2Cx_TIMEOUT end address is: 8 (R2)
;__Lib_I2C_012.c, 276 :: 		
0x0542	0x4931    LDR	R1, [PC, #196]
; I2Cx_TIMEOUT start address is: 8 (R2)
0x0544	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_012.c, 277 :: 		
0x0546	0x4931    LDR	R1, [PC, #196]
0x0548	0x6809    LDR	R1, [R1, #0]
0x054A	0x9103    STR	R1, [SP, #12]
; I2Cx_TIMEOUT end address is: 8 (R2)
0x054C	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 278 :: 		
0x054E	0xE000    B	L___Lib_I2C_012_I2Cx_Stop29
L___Lib_I2C_012_I2Cx_Stop124:
;__Lib_I2C_012.c, 275 :: 		
0x0550	0x4611    MOV	R1, R2
;__Lib_I2C_012.c, 278 :: 		
L___Lib_I2C_012_I2Cx_Stop29:
; I2Cx_TIMEOUT start address is: 4 (R1)
0x0552	0x460C    MOV	R4, R1
; I2Cx_TIMEOUT end address is: 4 (R1)
L___Lib_I2C_012_I2Cx_Stop28:
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
L___Lib_I2C_012_I2Cx_Stop26:
;__Lib_I2C_012.c, 280 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0554	0x1C83    ADDS	R3, R0, #2
0x0556	0x2200    MOVS	R2, #0
0x0558	0x7819    LDRB	R1, [R3, #0]
0x055A	0xF3621145  BFI	R1, R2, #5, #1
0x055E	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 281 :: 		
0x0560	0x1C83    ADDS	R3, R0, #2
0x0562	0x2200    MOVS	R2, #0
0x0564	0x7819    LDRB	R1, [R3, #0]
0x0566	0xF3621104  BFI	R1, R2, #4, #1
0x056A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 283 :: 		
0x056C	0x9401    STR	R4, [SP, #4]
0x056E	0x9002    STR	R0, [SP, #8]
0x0570	0xF000F8B2  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
0x0574	0x9802    LDR	R0, [SP, #8]
0x0576	0x9C01    LDR	R4, [SP, #4]
;__Lib_I2C_012.c, 285 :: 		
; timeout start address is: 12 (R3)
0x0578	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 286 :: 		
L___Lib_I2C_012_I2Cx_Stop30:
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x057A	0x1CC1    ADDS	R1, R0, #3
0x057C	0x780A    LDRB	R2, [R1, #0]
0x057E	0xF3C20140  UBFX	R1, R2, #1, #1
0x0582	0xB951    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop31
;__Lib_I2C_012.c, 288 :: 		
0x0584	0xB144    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop125
;__Lib_I2C_012.c, 289 :: 		
0x0586	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop33
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 290 :: 		
0x0588	0x2006    MOVS	R0, #6
0x058A	0x9C03    LDR	R4, [SP, #12]
0x058C	0x47A0    BLX	R4
;__Lib_I2C_012.c, 291 :: 		
0x058E	0x2001    MOVS	R0, #1
0x0590	0xE027    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 292 :: 		
L___Lib_I2C_012_I2Cx_Stop33:
;__Lib_I2C_012.c, 293 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0592	0x1E5A    SUBS	R2, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0594	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 294 :: 		
0x0596	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop32
L___Lib_I2C_012_I2Cx_Stop125:
;__Lib_I2C_012.c, 288 :: 		
;__Lib_I2C_012.c, 294 :: 		
L___Lib_I2C_012_I2Cx_Stop32:
;__Lib_I2C_012.c, 295 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0598	0xE7EF    B	L___Lib_I2C_012_I2Cx_Stop30
L___Lib_I2C_012_I2Cx_Stop31:
;__Lib_I2C_012.c, 297 :: 		
0x059A	0x1D81    ADDS	R1, R0, #6
0x059C	0x780A    LDRB	R2, [R1, #0]
0x059E	0xF3C21180  UBFX	R1, R2, #6, #1
0x05A2	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop34
;__Lib_I2C_012.c, 298 :: 		
0x05A4	0x1D83    ADDS	R3, R0, #6
0x05A6	0x2201    MOVS	R2, #1
0x05A8	0x7819    LDRB	R1, [R3, #0]
0x05AA	0xF3621186  BFI	R1, R2, #6, #1
0x05AE	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop34:
;__Lib_I2C_012.c, 300 :: 		
0x05B0	0x1CC3    ADDS	R3, R0, #3
0x05B2	0x2201    MOVS	R2, #1
0x05B4	0x7819    LDRB	R1, [R3, #0]
0x05B6	0xF3620141  BFI	R1, R2, #1, #1
0x05BA	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 302 :: 		
; timeout start address is: 12 (R3)
0x05BC	0x4623    MOV	R3, R4
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 303 :: 		
L___Lib_I2C_012_I2Cx_Stop35:
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2Cx_TIMEOUT end address is: 16 (R4)
0x05BE	0x1CC1    ADDS	R1, R0, #3
0x05C0	0x780A    LDRB	R2, [R1, #0]
0x05C2	0xF3C20140  UBFX	R1, R2, #1, #1
0x05C6	0xB159    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop36
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_012.c, 305 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05C8	0xB14C    CBZ	R4, L___Lib_I2C_012_I2Cx_Stop126
;__Lib_I2C_012.c, 306 :: 		
0x05CA	0xB923    CBNZ	R3, L___Lib_I2C_012_I2Cx_Stop38
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
;__Lib_I2C_012.c, 307 :: 		
0x05CC	0x2006    MOVS	R0, #6
0x05CE	0x9C03    LDR	R4, [SP, #12]
0x05D0	0x47A0    BLX	R4
;__Lib_I2C_012.c, 308 :: 		
0x05D2	0x2001    MOVS	R0, #1
0x05D4	0xE005    B	L_end_I2Cx_Stop
;__Lib_I2C_012.c, 309 :: 		
L___Lib_I2C_012_I2Cx_Stop38:
;__Lib_I2C_012.c, 310 :: 		
; timeout start address is: 12 (R3)
; I2Cx_TIMEOUT start address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x05D6	0x1E59    SUBS	R1, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 8 (R2)
0x05D8	0x460A    MOV	R2, R1
; timeout end address is: 8 (R2)
0x05DA	0x4613    MOV	R3, R2
;__Lib_I2C_012.c, 311 :: 		
0x05DC	0xE7FF    B	L___Lib_I2C_012_I2Cx_Stop37
L___Lib_I2C_012_I2Cx_Stop126:
;__Lib_I2C_012.c, 305 :: 		
;__Lib_I2C_012.c, 311 :: 		
L___Lib_I2C_012_I2Cx_Stop37:
;__Lib_I2C_012.c, 312 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 16 (R4)
; timeout end address is: 12 (R3)
0x05DE	0xE7EE    B	L___Lib_I2C_012_I2Cx_Stop35
L___Lib_I2C_012_I2Cx_Stop36:
;__Lib_I2C_012.c, 314 :: 		
0x05E0	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 315 :: 		
L_end_I2Cx_Stop:
0x05E2	0xF8DDE000  LDR	LR, [SP, #0]
0x05E6	0xB004    ADD	SP, SP, #16
0x05E8	0x4770    BX	LR
0x05EA	0xBF00    NOP
0x05EC	0x60004006  	I2C0_A1+0
0x05F0	0x01141FFF  	__Lib_I2C_012__I2C0_TIMEOUT+0
0x05F4	0x02681FFF  	_I2C0_Timeout_Ptr+0
0x05F8	0x70004006  	I2C1_A1+0
0x05FC	0x01181FFF  	__Lib_I2C_012__I2C1_TIMEOUT+0
0x0600	0x026C1FFF  	_I2C1_Timeout_Ptr+0
0x0604	0x6000400E  	I2C2_A1+0
0x0608	0x011C1FFF  	__Lib_I2C_012__I2C2_TIMEOUT+0
0x060C	0x02701FFF  	_I2C2_Timeout_Ptr+0
; end of __Lib_I2C_012_I2Cx_Stop
_oledClear:
;OLED_096.c, 229 :: 		void oledClear()
0x164C	0xB082    SUB	SP, SP, #8
0x164E	0xF8CDE000  STR	LR, [SP, #0]
;OLED_096.c, 231 :: 		uint16_t row=0;
;OLED_096.c, 232 :: 		uint16_t col = 0;
;OLED_096.c, 233 :: 		for (  row = 0; row < 8; row++ ) {
0x1652	0x2000    MOVS	R0, #0
0x1654	0xF8AD0004  STRH	R0, [SP, #4]
L_oledClear10:
0x1658	0xF8BD0004  LDRH	R0, [SP, #4]
0x165C	0x2808    CMP	R0, #8
0x165E	0xD21B    BCS	L_oledClear11
;OLED_096.c, 234 :: 		for (  col = 0; col < 16; col++ ) {
0x1660	0x2000    MOVS	R0, #0
0x1662	0xF8AD0006  STRH	R0, [SP, #6]
L_oledClear13:
0x1666	0xF8BD0006  LDRH	R0, [SP, #6]
0x166A	0x2810    CMP	R0, #16
0x166C	0xD20E    BCS	L_oledClear14
;OLED_096.c, 235 :: 		oledGotoYX( row, col );
0x166E	0xF8BD1006  LDRH	R1, [SP, #6]
0x1672	0xF8BD0004  LDRH	R0, [SP, #4]
0x1676	0xF7FFFCBF  BL	_oledGotoYX+0
;OLED_096.c, 236 :: 		oledPutChar( ' ' );
0x167A	0x2020    MOVS	R0, #32
0x167C	0xF7FFFC94  BL	_oledPutChar+0
;OLED_096.c, 234 :: 		for (  col = 0; col < 16; col++ ) {
0x1680	0xF8BD0006  LDRH	R0, [SP, #6]
0x1684	0x1C40    ADDS	R0, R0, #1
0x1686	0xF8AD0006  STRH	R0, [SP, #6]
;OLED_096.c, 237 :: 		}
0x168A	0xE7EC    B	L_oledClear13
L_oledClear14:
;OLED_096.c, 233 :: 		for (  row = 0; row < 8; row++ ) {
0x168C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1690	0x1C40    ADDS	R0, R0, #1
0x1692	0xF8AD0004  STRH	R0, [SP, #4]
;OLED_096.c, 238 :: 		}
0x1696	0xE7DF    B	L_oledClear10
L_oledClear11:
;OLED_096.c, 239 :: 		}
L_end_oledClear:
0x1698	0xF8DDE000  LDR	LR, [SP, #0]
0x169C	0xB002    ADD	SP, SP, #8
0x169E	0x4770    BX	LR
; end of _oledClear
_oledGotoYX:
;OLED_096.c, 187 :: 		void oledGotoYX(unsigned char Row, unsigned char Column)
; Row start address is: 0 (R0)
0x0FF8	0xB082    SUB	SP, SP, #8
0x0FFA	0xF8CDE000  STR	LR, [SP, #0]
0x0FFE	0xF88D1004  STRB	R1, [SP, #4]
; Row end address is: 0 (R0)
; Row start address is: 0 (R0)
;OLED_096.c, 189 :: 		oledCommand( 0xB0 + Row);
0x1002	0xF20002B0  ADDW	R2, R0, #176
; Row end address is: 0 (R0)
0x1006	0xB2D0    UXTB	R0, R2
0x1008	0xF000F87C  BL	_oledCommand+0
;OLED_096.c, 190 :: 		oledCommand( 0x00 + (8*Column & 0x0F) );
0x100C	0xF89D2004  LDRB	R2, [SP, #4]
0x1010	0x00D2    LSLS	R2, R2, #3
0x1012	0xB212    SXTH	R2, R2
0x1014	0xF002020F  AND	R2, R2, #15
0x1018	0xB2D0    UXTB	R0, R2
0x101A	0xF000F873  BL	_oledCommand+0
;OLED_096.c, 191 :: 		oledCommand( 0x10 + ((8*Column>>4)&0x0F) );
0x101E	0xF89D2004  LDRB	R2, [SP, #4]
0x1022	0x00D2    LSLS	R2, R2, #3
0x1024	0xB212    SXTH	R2, R2
0x1026	0x1112    ASRS	R2, R2, #4
0x1028	0xB212    SXTH	R2, R2
0x102A	0xF002020F  AND	R2, R2, #15
0x102E	0xB212    SXTH	R2, R2
0x1030	0x3210    ADDS	R2, #16
0x1032	0xB2D0    UXTB	R0, R2
0x1034	0xF000F866  BL	_oledCommand+0
;OLED_096.c, 192 :: 		}
L_end_oledGotoYX:
0x1038	0xF8DDE000  LDR	LR, [SP, #0]
0x103C	0xB002    ADD	SP, SP, #8
0x103E	0x4770    BX	LR
; end of _oledGotoYX
_oledPutChar:
;OLED_096.c, 195 :: 		void oledPutChar( char ch )
; ch start address is: 0 (R0)
0x0FA8	0xB084    SUB	SP, SP, #16
0x0FAA	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;OLED_096.c, 198 :: 		const uint8_t *base = &OledFont[ch - 32][0];
0x0FAE	0xF2A00120  SUBW	R1, R0, #32
0x0FB2	0xB209    SXTH	R1, R1
0x0FB4	0x00CA    LSLS	R2, R1, #3
0x0FB6	0x490F    LDR	R1, [PC, #60]
0x0FB8	0x1889    ADDS	R1, R1, R2
; base start address is: 12 (R3)
0x0FBA	0x460B    MOV	R3, R1
;OLED_096.c, 201 :: 		if ( ( ch < 32 ) || ( ch > 127 ) )
0x0FBC	0x2820    CMP	R0, #32
0x0FBE	0xD302    BCC	L__oledPutChar31
0x0FC0	0x287F    CMP	R0, #127
0x0FC2	0xD800    BHI	L__oledPutChar30
; ch end address is: 0 (R0)
0x0FC4	0xE7FF    B	L_oledPutChar6
L__oledPutChar31:
L__oledPutChar30:
;OLED_096.c, 202 :: 		ch = ' ';
L_oledPutChar6:
;OLED_096.c, 207 :: 		bytes[0] = SSD1308_Data_Mode;
0x0FC6	0xAA01    ADD	R2, SP, #4
0x0FC8	0x2140    MOVS	R1, #64
0x0FCA	0x7011    STRB	R1, [R2, #0]
;OLED_096.c, 208 :: 		memmove( bytes + 1, base, 8 );
0x0FCC	0x1C51    ADDS	R1, R2, #1
0x0FCE	0x2208    MOVS	R2, #8
0x0FD0	0xB212    SXTH	R2, R2
0x0FD2	0x4608    MOV	R0, R1
; base end address is: 12 (R3)
0x0FD4	0x4619    MOV	R1, R3
0x0FD6	0xF7FFFF0F  BL	_memmove+0
;OLED_096.c, 209 :: 		I2C1_Start();
0x0FDA	0xF7FFFF3D  BL	_I2C1_Start+0
;OLED_096.c, 210 :: 		I2C1_Write( SSD1308_Address, bytes, 9,  END_MODE_STOP );
0x0FDE	0xA901    ADD	R1, SP, #4
0x0FE0	0xF2400301  MOVW	R3, #1
0x0FE4	0x2209    MOVS	R2, #9
0x0FE6	0x203C    MOVS	R0, #60
0x0FE8	0xF7FFFF9C  BL	_I2C1_Write+0
;OLED_096.c, 211 :: 		}
L_end_oledPutChar:
0x0FEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF0	0xB004    ADD	SP, SP, #16
0x0FF2	0x4770    BX	LR
0x0FF4	0x27400000  	_OledFont+0
; end of _oledPutChar
_memmove:
;__Lib_CString.c, 58 :: 		
; n start address is: 8 (R2)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0DF8	0xB081    SUB	SP, SP, #4
0x0DFA	0x460C    MOV	R4, R1
; n end address is: 8 (R2)
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 16 (R4)
; n start address is: 8 (R2)
;__Lib_CString.c, 63 :: 		
; tt start address is: 4 (R1)
0x0DFC	0x4601    MOV	R1, R0
;__Lib_CString.c, 64 :: 		
; ff start address is: 20 (R5)
0x0DFE	0x4625    MOV	R5, R4
;__Lib_CString.c, 65 :: 		
0x0E00	0x4284    CMP	R4, R0
0x0E02	0xD215    BCS	L__memmove113
; from end address is: 16 (R4)
0x0E04	0x18AB    ADDS	R3, R5, R2
0x0E06	0x428B    CMP	R3, R1
0x0E08	0xD912    BLS	L__memmove112
L__memmove111:
;__Lib_CString.c, 66 :: 		
0x0E0A	0x18AD    ADDS	R5, R5, R2
;__Lib_CString.c, 67 :: 		
0x0E0C	0x188B    ADDS	R3, R1, R2
0x0E0E	0x4619    MOV	R1, R3
; n end address is: 8 (R2)
; tt end address is: 4 (R1)
0x0E10	0x460B    MOV	R3, R1
0x0E12	0xB211    SXTH	R1, R2
;__Lib_CString.c, 68 :: 		
0x0E14	0xE000    B	L_memmove12
L__memmove114:
;__Lib_CString.c, 70 :: 		
0x0E16	0x4613    MOV	R3, R2
;__Lib_CString.c, 68 :: 		
L_memmove12:
;__Lib_CString.c, 69 :: 		
; n start address is: 4 (R1)
; tt start address is: 8 (R2)
; tt start address is: 12 (R3)
; ff start address is: 20 (R5)
; n start address is: 4 (R1)
; to start address is: 0 (R0)
; to end address is: 0 (R0)
0x0E18	0x1E5C    SUBS	R4, R3, #1
; tt end address is: 12 (R3)
; tt start address is: 8 (R2)
0x0E1A	0x4622    MOV	R2, R4
; tt end address is: 8 (R2)
0x0E1C	0x1E6B    SUBS	R3, R5, #1
0x0E1E	0x461D    MOV	R5, R3
; ff end address is: 20 (R5)
0x0E20	0x781B    LDRB	R3, [R3, #0]
0x0E22	0x7023    STRB	R3, [R4, #0]
;__Lib_CString.c, 70 :: 		
0x0E24	0x1E4B    SUBS	R3, R1, #1
0x0E26	0xB21B    SXTH	R3, R3
0x0E28	0xB219    SXTH	R1, R3
; n end address is: 4 (R1)
0x0E2A	0x2B00    CMP	R3, #0
0x0E2C	0xD1F3    BNE	L__memmove114
; tt end address is: 8 (R2)
; ff end address is: 20 (R5)
; n end address is: 4 (R1)
; to end address is: 0 (R0)
;__Lib_CString.c, 71 :: 		
; to start address is: 0 (R0)
0x0E2E	0xE010    B	L_memmove15
;__Lib_CString.c, 65 :: 		
L__memmove113:
; ff start address is: 20 (R5)
; tt start address is: 4 (R1)
; n start address is: 8 (R2)
L__memmove112:
;__Lib_CString.c, 73 :: 		
0x0E30	0xB17A    CBZ	R2, L__memmove116
; n end address is: 8 (R2)
; tt end address is: 4 (R1)
; ff end address is: 20 (R5)
0x0E32	0x462C    MOV	R4, R5
0x0E34	0x460D    MOV	R5, R1
0x0E36	0xB211    SXTH	R1, R2
;__Lib_CString.c, 74 :: 		
0x0E38	0xE7FF    B	L_memmove17
L__memmove115:
;__Lib_CString.c, 76 :: 		
;__Lib_CString.c, 74 :: 		
L_memmove17:
;__Lib_CString.c, 75 :: 		
; n start address is: 4 (R1)
; ff start address is: 16 (R4)
; ff start address is: 16 (R4)
; tt start address is: 20 (R5)
; tt start address is: 20 (R5)
; n start address is: 4 (R1)
; to start address is: 0 (R0)
; to end address is: 0 (R0)
0x0E3A	0x7823    LDRB	R3, [R4, #0]
0x0E3C	0x702B    STRB	R3, [R5, #0]
0x0E3E	0x1C6B    ADDS	R3, R5, #1
0x0E40	0x461D    MOV	R5, R3
; tt end address is: 20 (R5)
0x0E42	0x1C63    ADDS	R3, R4, #1
0x0E44	0x461C    MOV	R4, R3
; ff end address is: 16 (R4)
;__Lib_CString.c, 76 :: 		
0x0E46	0x1E4B    SUBS	R3, R1, #1
0x0E48	0xB21B    SXTH	R3, R3
0x0E4A	0xB219    SXTH	R1, R3
; n end address is: 4 (R1)
0x0E4C	0x2B00    CMP	R3, #0
0x0E4E	0xD1F4    BNE	L__memmove115
; tt end address is: 20 (R5)
; ff end address is: 16 (R4)
; n end address is: 4 (R1)
; to end address is: 0 (R0)
0x0E50	0xE7FF    B	L_memmove16
L__memmove116:
;__Lib_CString.c, 73 :: 		
;__Lib_CString.c, 76 :: 		
L_memmove16:
; to start address is: 0 (R0)
; to end address is: 0 (R0)
L_memmove15:
;__Lib_CString.c, 78 :: 		
; to start address is: 0 (R0)
; to end address is: 0 (R0)
;__Lib_CString.c, 79 :: 		
L_end_memmove:
0x0E52	0xB001    ADD	SP, SP, #4
0x0E54	0x4770    BX	LR
; end of _memmove
_GSM_PowerON:
;main.c, 387 :: 		void GSM_PowerON()
;main.c, 389 :: 		GPIOD_PSOR |= (1 << 5);
0x1834	0x4819    LDR	R0, [PC, #100]
0x1836	0x6800    LDR	R0, [R0, #0]
0x1838	0xF0400120  ORR	R1, R0, #32
0x183C	0x4817    LDR	R0, [PC, #92]
0x183E	0x6001    STR	R1, [R0, #0]
;main.c, 391 :: 		Delay_ms(200);
0x1840	0xF24117FE  MOVW	R7, #4606
0x1844	0xF2C0077A  MOVT	R7, #122
0x1848	0xBF00    NOP
0x184A	0xBF00    NOP
L_GSM_PowerON130:
0x184C	0x1E7F    SUBS	R7, R7, #1
0x184E	0xD1FD    BNE	L_GSM_PowerON130
0x1850	0xBF00    NOP
0x1852	0xBF00    NOP
0x1854	0xBF00    NOP
;main.c, 393 :: 		GPIOD_PCOR |= (1 << 5);
0x1856	0x4812    LDR	R0, [PC, #72]
0x1858	0x6800    LDR	R0, [R0, #0]
0x185A	0xF0400120  ORR	R1, R0, #32
0x185E	0x4810    LDR	R0, [PC, #64]
0x1860	0x6001    STR	R1, [R0, #0]
;main.c, 395 :: 		Delay_ms(800);
0x1862	0xF24477FE  MOVW	R7, #18430
0x1866	0xF2C017E8  MOVT	R7, #488
0x186A	0xBF00    NOP
0x186C	0xBF00    NOP
L_GSM_PowerON132:
0x186E	0x1E7F    SUBS	R7, R7, #1
0x1870	0xD1FD    BNE	L_GSM_PowerON132
0x1872	0xBF00    NOP
0x1874	0xBF00    NOP
0x1876	0xBF00    NOP
;main.c, 397 :: 		GPIOD_PSOR |= (1 << 5);
0x1878	0x4808    LDR	R0, [PC, #32]
0x187A	0x6800    LDR	R0, [R0, #0]
0x187C	0xF0400120  ORR	R1, R0, #32
0x1880	0x4806    LDR	R0, [PC, #24]
0x1882	0x6001    STR	R1, [R0, #0]
;main.c, 398 :: 		Delay_ms(200);
0x1884	0xF24117FE  MOVW	R7, #4606
0x1888	0xF2C0077A  MOVT	R7, #122
0x188C	0xBF00    NOP
0x188E	0xBF00    NOP
L_GSM_PowerON134:
0x1890	0x1E7F    SUBS	R7, R7, #1
0x1892	0xD1FD    BNE	L_GSM_PowerON134
0x1894	0xBF00    NOP
0x1896	0xBF00    NOP
0x1898	0xBF00    NOP
;main.c, 399 :: 		}
L_end_GSM_PowerON:
0x189A	0x4770    BX	LR
0x189C	0xF0C4400F  	GPIOD_PSOR+0
0x18A0	0xF0C8400F  	GPIOD_PCOR+0
; end of _GSM_PowerON
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1708	0xB081    SUB	SP, SP, #4
0x170A	0x9100    STR	R1, [SP, #0]
0x170C	0x4601    MOV	R1, R0
0x170E	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1710	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x1712	0x461C    MOV	R4, R3
0x1714	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x1716	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x1718	0x4603    MOV	R3, R0
0x171A	0x1C42    ADDS	R2, R0, #1
0x171C	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x171E	0x781A    LDRB	R2, [R3, #0]
0x1720	0x7022    STRB	R2, [R4, #0]
0x1722	0x7822    LDRB	R2, [R4, #0]
0x1724	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x1726	0x462B    MOV	R3, R5
0x1728	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x172A	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x172C	0xB001    ADD	SP, SP, #4
0x172E	0x4770    BX	LR
; end of _strcpy
_Uart2_WriteString:
;uart2.c, 57 :: 		void Uart2_WriteString(const char * s)
; s start address is: 0 (R0)
0x1730	0xB081    SUB	SP, SP, #4
0x1732	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
0x1736	0x4602    MOV	R2, R0
; s end address is: 0 (R0)
;uart2.c, 60 :: 		while(*s)
L_Uart2_WriteString4:
; s start address is: 8 (R2)
0x1738	0x7811    LDRB	R1, [R2, #0]
0x173A	0xB129    CBZ	R1, L_Uart2_WriteString5
;uart2.c, 61 :: 		Uart2_SendChar(*s++);
0x173C	0x7811    LDRB	R1, [R2, #0]
0x173E	0xB2C8    UXTB	R0, R1
0x1740	0xF7FFFCC4  BL	_Uart2_SendChar+0
0x1744	0x1C52    ADDS	R2, R2, #1
; s end address is: 8 (R2)
0x1746	0xE7F7    B	L_Uart2_WriteString4
L_Uart2_WriteString5:
;uart2.c, 62 :: 		}
L_end_Uart2_WriteString:
0x1748	0xF8DDE000  LDR	LR, [SP, #0]
0x174C	0xB001    ADD	SP, SP, #4
0x174E	0x4770    BX	LR
; end of _Uart2_WriteString
_Uart2_SendChar:
;uart2.c, 37 :: 		void Uart2_SendChar(uint8_t send)
; send start address is: 0 (R0)
; send end address is: 0 (R0)
; send start address is: 0 (R0)
; send end address is: 0 (R0)
;uart2.c, 39 :: 		while ( (UART2_S1 & UART_S1_TDRE_MASK) == 0 );   /* Wait for transmit buffer to be empty*/
L_Uart2_SendChar0:
; send start address is: 0 (R0)
0x10CC	0x4904    LDR	R1, [PC, #16]
0x10CE	0x7809    LDRB	R1, [R1, #0]
0x10D0	0xF0010180  AND	R1, R1, #128
0x10D4	0xB2C9    UXTB	R1, R1
0x10D6	0xB901    CBNZ	R1, L_Uart2_SendChar1
0x10D8	0xE7F8    B	L_Uart2_SendChar0
L_Uart2_SendChar1:
;uart2.c, 41 :: 		UART2_D = send;      /* Send data*/
0x10DA	0x4902    LDR	R1, [PC, #8]
0x10DC	0x7008    STRB	R0, [R1, #0]
; send end address is: 0 (R0)
;uart2.c, 42 :: 		}
L_end_Uart2_SendChar:
0x10DE	0x4770    BX	LR
0x10E0	0xC0044006  	UART2_S1+0
0x10E4	0xC0074006  	UART2_D+0
; end of _Uart2_SendChar
_strstr:
;__Lib_CString.c, 280 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1590	0xB081    SUB	SP, SP, #4
0x1592	0xF8CDE000  STR	LR, [SP, #0]
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x1596	0x4606    MOV	R6, R0
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x1598	0x460D    MOV	R5, R1
;__Lib_CString.c, 281 :: 		
L_strstr70:
; s2 start address is: 20 (R5)
; s2 start address is: 20 (R5)
; s2 end address is: 20 (R5)
; s1 start address is: 24 (R6)
0x159A	0xB1AE    CBZ	R6, L__strstr138
; s2 end address is: 20 (R5)
; s2 start address is: 20 (R5)
0x159C	0x7832    LDRB	R2, [R6, #0]
0x159E	0xB19A    CBZ	R2, L__strstr137
L__strstr136:
;__Lib_CString.c, 282 :: 		
0x15A0	0x4628    MOV	R0, R5
0x15A2	0xF7FFFDA1  BL	_strlen+0
0x15A6	0xB2C2    UXTB	R2, R0
0x15A8	0x4629    MOV	R1, R5
0x15AA	0x4630    MOV	R0, R6
0x15AC	0xF7FFFD70  BL	_strncmp+0
0x15B0	0xB908    CBNZ	R0, L_strstr74
; s2 end address is: 20 (R5)
;__Lib_CString.c, 283 :: 		
0x15B2	0x4630    MOV	R0, R6
; s1 end address is: 24 (R6)
0x15B4	0xE009    B	L_end_strstr
L_strstr74:
;__Lib_CString.c, 284 :: 		
; s1 start address is: 24 (R6)
; s2 start address is: 20 (R5)
0x15B6	0x782A    LDRB	R2, [R5, #0]
0x15B8	0xB2D3    UXTB	R3, R2
0x15BA	0x1C72    ADDS	R2, R6, #1
; s1 end address is: 24 (R6)
0x15BC	0xB2D9    UXTB	R1, R3
0x15BE	0x4610    MOV	R0, R2
0x15C0	0xF7FFFD3E  BL	_strchr+0
; s1 start address is: 24 (R6)
0x15C4	0x4606    MOV	R6, R0
;__Lib_CString.c, 285 :: 		
; s2 end address is: 20 (R5)
; s1 end address is: 24 (R6)
0x15C6	0xE7E8    B	L_strstr70
;__Lib_CString.c, 281 :: 		
L__strstr138:
L__strstr137:
;__Lib_CString.c, 286 :: 		
0x15C8	0x2000    MOVS	R0, #0
;__Lib_CString.c, 287 :: 		
L_end_strstr:
0x15CA	0xF8DDE000  LDR	LR, [SP, #0]
0x15CE	0xB001    ADD	SP, SP, #4
0x15D0	0x4770    BX	LR
; end of _strstr
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x10E8	0xB081    SUB	SP, SP, #4
0x10EA	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x10EC	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x10EE	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x10F0	0x4602    MOV	R2, R0
0x10F2	0x1C40    ADDS	R0, R0, #1
0x10F4	0x7811    LDRB	R1, [R2, #0]
0x10F6	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x10F8	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x10FA	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x10FC	0x1E49    SUBS	R1, R1, #1
0x10FE	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x1100	0xB001    ADD	SP, SP, #4
0x1102	0x4770    BX	LR
; end of _strlen
_strncmp:
;__Lib_CString.c, 226 :: 		
; len start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1090	0xB081    SUB	SP, SP, #4
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; len start address is: 8 (R2)
0x1092	0xF88D2000  STRB	R2, [SP, #0]
; s1 end address is: 0 (R0)
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1096	0x4602    MOV	R2, R0
0x1098	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 228 :: 		
L_strncmp58:
; len start address is: 0 (R0)
; len start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x109C	0xB2C4    UXTB	R4, R0
0x109E	0x1E43    SUBS	R3, R0, #1
0x10A0	0xB2D8    UXTB	R0, R3
; len end address is: 0 (R0)
0x10A2	0xB174    CBZ	R4, L_strncmp59
; len end address is: 0 (R0)
;__Lib_CString.c, 229 :: 		
; len start address is: 0 (R0)
0x10A4	0x7813    LDRB	R3, [R2, #0]
0x10A6	0xB123    CBZ	R3, L__strncmp134
0x10A8	0x780C    LDRB	R4, [R1, #0]
0x10AA	0x7813    LDRB	R3, [R2, #0]
0x10AC	0x42A3    CMP	R3, R4
0x10AE	0xD100    BNE	L__strncmp133
0x10B0	0xE004    B	L_strncmp62
; len end address is: 0 (R0)
L__strncmp134:
L__strncmp133:
;__Lib_CString.c, 230 :: 		
0x10B2	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x10B4	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x10B6	0x1AE3    SUB	R3, R4, R3
0x10B8	0xB218    SXTH	R0, R3
0x10BA	0xE004    B	L_end_strncmp
L_strncmp62:
;__Lib_CString.c, 231 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; len start address is: 0 (R0)
0x10BC	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 232 :: 		
0x10BE	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 233 :: 		
; len end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x10C0	0xE7EC    B	L_strncmp58
L_strncmp59:
;__Lib_CString.c, 234 :: 		
0x10C2	0x2000    MOVS	R0, #0
0x10C4	0xB200    SXTH	R0, R0
;__Lib_CString.c, 235 :: 		
L_end_strncmp:
0x10C6	0xB001    ADD	SP, SP, #4
0x10C8	0x4770    BX	LR
; end of _strncmp
_strchr:
;__Lib_CString.c, 109 :: 		
; chr start address is: 4 (R1)
; ptr start address is: 0 (R0)
0x1040	0xB081    SUB	SP, SP, #4
; chr end address is: 4 (R1)
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
; chr start address is: 4 (R1)
0x1042	0xF88D1000  STRB	R1, [SP, #0]
; ptr end address is: 0 (R0)
; chr end address is: 4 (R1)
0x1046	0x4601    MOV	R1, R0
0x1048	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 110 :: 		
0x104C	0xE7FF    B	L_strchr26
L__strchr117:
;__Lib_CString.c, 113 :: 		
;__Lib_CString.c, 110 :: 		
L_strchr26:
;__Lib_CString.c, 111 :: 		
; chr start address is: 0 (R0)
; ptr start address is: 4 (R1)
0x104E	0x780A    LDRB	R2, [R1, #0]
0x1050	0x4282    CMP	R2, R0
0x1052	0xD101    BNE	L_strchr29
; chr end address is: 0 (R0)
;__Lib_CString.c, 112 :: 		
0x1054	0x4608    MOV	R0, R1
; ptr end address is: 4 (R1)
0x1056	0xE005    B	L_end_strchr
L_strchr29:
;__Lib_CString.c, 113 :: 		
; ptr start address is: 4 (R1)
; chr start address is: 0 (R0)
0x1058	0x460B    MOV	R3, R1
0x105A	0x1C49    ADDS	R1, R1, #1
0x105C	0x781A    LDRB	R2, [R3, #0]
0x105E	0x2A00    CMP	R2, #0
0x1060	0xD1F5    BNE	L__strchr117
; chr end address is: 0 (R0)
; ptr end address is: 4 (R1)
;__Lib_CString.c, 115 :: 		
0x1062	0x2000    MOVS	R0, #0
;__Lib_CString.c, 116 :: 		
L_end_strchr:
0x1064	0xB001    ADD	SP, SP, #4
0x1066	0x4770    BX	LR
; end of _strchr
_oledPrint:
;OLED_096.c, 214 :: 		void oledPrint( char *s )
0x1338	0xB083    SUB	SP, SP, #12
0x133A	0xF8CDE000  STR	LR, [SP, #0]
0x133E	0x9002    STR	R0, [SP, #8]
;OLED_096.c, 216 :: 		uint8_t i = 0, red = 0;
0x1340	0x2100    MOVS	R1, #0
0x1342	0xF88D1004  STRB	R1, [SP, #4]
0x1346	0x2100    MOVS	R1, #0
0x1348	0xF88D1005  STRB	R1, [SP, #5]
;OLED_096.c, 217 :: 		while (*s){
L_oledPrint7:
0x134C	0x9902    LDR	R1, [SP, #8]
0x134E	0x7809    LDRB	R1, [R1, #0]
0x1350	0xB1E1    CBZ	R1, L_oledPrint8
;OLED_096.c, 218 :: 		oledPutChar( *s++);
0x1352	0x9902    LDR	R1, [SP, #8]
0x1354	0x7809    LDRB	R1, [R1, #0]
0x1356	0xB2C8    UXTB	R0, R1
0x1358	0xF7FFFE26  BL	_oledPutChar+0
0x135C	0x9902    LDR	R1, [SP, #8]
0x135E	0x1C49    ADDS	R1, R1, #1
0x1360	0x9102    STR	R1, [SP, #8]
;OLED_096.c, 219 :: 		i++;
0x1362	0xF89D1004  LDRB	R1, [SP, #4]
0x1366	0x1C49    ADDS	R1, R1, #1
0x1368	0xB2C9    UXTB	R1, R1
0x136A	0xF88D1004  STRB	R1, [SP, #4]
;OLED_096.c, 220 :: 		if(i>14){
0x136E	0x290E    CMP	R1, #14
0x1370	0xD90B    BLS	L_oledPrint9
;OLED_096.c, 221 :: 		red++;
0x1372	0xF89D1005  LDRB	R1, [SP, #5]
0x1376	0x1C49    ADDS	R1, R1, #1
0x1378	0xF88D1005  STRB	R1, [SP, #5]
;OLED_096.c, 222 :: 		oledGotoYX(red, 0);
0x137C	0xB2C8    UXTB	R0, R1
0x137E	0x2100    MOVS	R1, #0
0x1380	0xF7FFFE3A  BL	_oledGotoYX+0
;OLED_096.c, 223 :: 		i = 0;
0x1384	0x2100    MOVS	R1, #0
0x1386	0xF88D1004  STRB	R1, [SP, #4]
;OLED_096.c, 224 :: 		}
L_oledPrint9:
;OLED_096.c, 225 :: 		}
0x138A	0xE7DF    B	L_oledPrint7
L_oledPrint8:
;OLED_096.c, 226 :: 		}
L_end_oledPrint:
0x138C	0xF8DDE000  LDR	LR, [SP, #0]
0x1390	0xB003    ADD	SP, SP, #12
0x1392	0x4770    BX	LR
; end of _oledPrint
_clear_rx_buffer:
;main.c, 381 :: 		void clear_rx_buffer(){
;main.c, 382 :: 		for(a=0;a<29;a++){
0x14FC	0x2100    MOVS	R1, #0
0x14FE	0x4809    LDR	R0, [PC, #36]
0x1500	0x7001    STRB	R1, [R0, #0]
L_clear_rx_buffer127:
0x1502	0x4808    LDR	R0, [PC, #32]
0x1504	0x7800    LDRB	R0, [R0, #0]
0x1506	0x281D    CMP	R0, #29
0x1508	0xD20A    BCS	L_clear_rx_buffer128
;main.c, 383 :: 		rx_buffer[a]='\0';
0x150A	0x4A06    LDR	R2, [PC, #24]
0x150C	0x7811    LDRB	R1, [R2, #0]
0x150E	0x4806    LDR	R0, [PC, #24]
0x1510	0x1841    ADDS	R1, R0, R1
0x1512	0x2000    MOVS	R0, #0
0x1514	0x7008    STRB	R0, [R1, #0]
;main.c, 382 :: 		for(a=0;a<29;a++){
0x1516	0x4610    MOV	R0, R2
0x1518	0x7800    LDRB	R0, [R0, #0]
0x151A	0x1C40    ADDS	R0, R0, #1
0x151C	0x7010    STRB	R0, [R2, #0]
;main.c, 384 :: 		}
0x151E	0xE7F0    B	L_clear_rx_buffer127
L_clear_rx_buffer128:
;main.c, 385 :: 		}
L_end_clear_rx_buffer:
0x1520	0x4770    BX	LR
0x1522	0xBF00    NOP
0x1524	0x00001FFF  	_a+0
0x1528	0x01201FFF  	_rx_buffer+0
; end of _clear_rx_buffer
_provjeriBrojUBazi:
;main.c, 44 :: 		int provjeriBrojUBazi(const char *broj) {
; broj start address is: 0 (R0)
0x1440	0xB081    SUB	SP, SP, #4
0x1442	0xF8CDE000  STR	LR, [SP, #0]
; broj end address is: 0 (R0)
; broj start address is: 0 (R0)
;main.c, 45 :: 		for (i = 0; i < PARKING_MJESTA; i++) {
0x1446	0x2200    MOVS	R2, #0
0x1448	0x490F    LDR	R1, [PC, #60]
0x144A	0x700A    STRB	R2, [R1, #0]
; broj end address is: 0 (R0)
0x144C	0x4604    MOV	R4, R0
L_provjeriBrojUBazi4:
; broj start address is: 16 (R4)
; broj start address is: 16 (R4)
; broj end address is: 16 (R4)
0x144E	0x490E    LDR	R1, [PC, #56]
0x1450	0x7809    LDRB	R1, [R1, #0]
0x1452	0x2901    CMP	R1, #1
0x1454	0xD212    BCS	L_provjeriBrojUBazi5
; broj end address is: 16 (R4)
;main.c, 46 :: 		if (strcmp(baza[i], broj) == 0) {
; broj start address is: 16 (R4)
0x1456	0x490C    LDR	R1, [PC, #48]
0x1458	0x780A    LDRB	R2, [R1, #0]
0x145A	0x210D    MOVS	R1, #13
0x145C	0x434A    MULS	R2, R1, R2
0x145E	0x490B    LDR	R1, [PC, #44]
0x1460	0x1889    ADDS	R1, R1, R2
0x1462	0x4608    MOV	R0, R1
0x1464	0x4621    MOV	R1, R4
0x1466	0xF7FFFDFF  BL	_strcmp+0
0x146A	0xB910    CBNZ	R0, L_provjeriBrojUBazi7
; broj end address is: 16 (R4)
;main.c, 47 :: 		return 1; // Broj pronaden
0x146C	0x2001    MOVS	R0, #1
0x146E	0xB200    SXTH	R0, R0
0x1470	0xE006    B	L_end_provjeriBrojUBazi
;main.c, 48 :: 		}
L_provjeriBrojUBazi7:
;main.c, 45 :: 		for (i = 0; i < PARKING_MJESTA; i++) {
; broj start address is: 16 (R4)
0x1472	0x4A05    LDR	R2, [PC, #20]
0x1474	0x7811    LDRB	R1, [R2, #0]
0x1476	0x1C49    ADDS	R1, R1, #1
0x1478	0x7011    STRB	R1, [R2, #0]
;main.c, 49 :: 		}
; broj end address is: 16 (R4)
0x147A	0xE7E8    B	L_provjeriBrojUBazi4
L_provjeriBrojUBazi5:
;main.c, 50 :: 		return 0; // Broj nije pronaden
0x147C	0x2000    MOVS	R0, #0
0x147E	0xB200    SXTH	R0, R0
;main.c, 51 :: 		}
L_end_provjeriBrojUBazi:
0x1480	0xF8DDE000  LDR	LR, [SP, #0]
0x1484	0xB001    ADD	SP, SP, #4
0x1486	0x4770    BX	LR
0x1488	0x00011FFF  	_i+0
0x148C	0x02201FFF  	_baza+0
; end of _provjeriBrojUBazi
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1068	0xB081    SUB	SP, SP, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x106A	0x9100    STR	R1, [SP, #0]
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x106C	0x4601    MOV	R1, R0
0x106E	0x9800    LDR	R0, [SP, #0]
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x1070	0x780A    LDRB	R2, [R1, #0]
0x1072	0xB132    CBZ	R2, L__strcmp120
0x1074	0x780B    LDRB	R3, [R1, #0]
0x1076	0x7802    LDRB	R2, [R0, #0]
0x1078	0x4293    CMP	R3, R2
0x107A	0xD102    BNE	L__strcmp119
L__strcmp118:
;__Lib_CString.c, 125 :: 		
0x107C	0x1C49    ADDS	R1, R1, #1
0x107E	0x1C40    ADDS	R0, R0, #1
0x1080	0xE7F6    B	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp120:
L__strcmp119:
;__Lib_CString.c, 127 :: 		
0x1082	0x780B    LDRB	R3, [R1, #0]
; s1 end address is: 4 (R1)
0x1084	0x7802    LDRB	R2, [R0, #0]
; s2 end address is: 0 (R0)
0x1086	0x1A9A    SUB	R2, R3, R2
0x1088	0xB210    SXTH	R0, R2
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x108A	0xB001    ADD	SP, SP, #4
0x108C	0x4770    BX	LR
; end of _strcmp
_dodajBrojUBazu:
;main.c, 54 :: 		int dodajBrojUBazu(const char *broj) {
; broj start address is: 0 (R0)
0x1490	0xB081    SUB	SP, SP, #4
0x1492	0xF8CDE000  STR	LR, [SP, #0]
; broj end address is: 0 (R0)
; broj start address is: 0 (R0)
;main.c, 55 :: 		for (i = 0; i < PARKING_MJESTA; i++) {
0x1496	0x2200    MOVS	R2, #0
0x1498	0x4915    LDR	R1, [PC, #84]
0x149A	0x700A    STRB	R2, [R1, #0]
; broj end address is: 0 (R0)
0x149C	0x4604    MOV	R4, R0
L_dodajBrojUBazu8:
; broj start address is: 16 (R4)
; broj start address is: 16 (R4)
; broj end address is: 16 (R4)
0x149E	0x4914    LDR	R1, [PC, #80]
0x14A0	0x7809    LDRB	R1, [R1, #0]
0x14A2	0x2901    CMP	R1, #1
0x14A4	0xD21D    BCS	L_dodajBrojUBazu9
; broj end address is: 16 (R4)
;main.c, 56 :: 		if (strcmp(baza[i], "") == 0) {
; broj start address is: 16 (R4)
0x14A6	0x4B13    LDR	R3, [PC, #76]
0x14A8	0x4911    LDR	R1, [PC, #68]
0x14AA	0x780A    LDRB	R2, [R1, #0]
0x14AC	0x210D    MOVS	R1, #13
0x14AE	0x434A    MULS	R2, R1, R2
0x14B0	0x4911    LDR	R1, [PC, #68]
0x14B2	0x1889    ADDS	R1, R1, R2
0x14B4	0x4608    MOV	R0, R1
0x14B6	0x4619    MOV	R1, R3
0x14B8	0xF7FFFDD6  BL	_strcmp+0
0x14BC	0xB960    CBNZ	R0, L_dodajBrojUBazu11
;main.c, 57 :: 		strcpy(baza[i], broj); // Kopiraj broj u prvo slobodno mjesto u bazi
0x14BE	0x490C    LDR	R1, [PC, #48]
0x14C0	0x780A    LDRB	R2, [R1, #0]
0x14C2	0x210D    MOVS	R1, #13
0x14C4	0x434A    MULS	R2, R1, R2
0x14C6	0x490C    LDR	R1, [PC, #48]
0x14C8	0x1889    ADDS	R1, R1, R2
0x14CA	0x4608    MOV	R0, R1
; broj end address is: 16 (R4)
0x14CC	0x4621    MOV	R1, R4
0x14CE	0xF000F91B  BL	_strcpy+0
;main.c, 58 :: 		return 1; // Uspjeno dodan broj
0x14D2	0x2001    MOVS	R0, #1
0x14D4	0xB200    SXTH	R0, R0
0x14D6	0xE006    B	L_end_dodajBrojUBazu
;main.c, 63 :: 		}       }
L_dodajBrojUBazu11:
;main.c, 55 :: 		for (i = 0; i < PARKING_MJESTA; i++) {
; broj start address is: 16 (R4)
0x14D8	0x4A05    LDR	R2, [PC, #20]
0x14DA	0x7811    LDRB	R1, [R2, #0]
0x14DC	0x1C49    ADDS	R1, R1, #1
0x14DE	0x7011    STRB	R1, [R2, #0]
;main.c, 63 :: 		}       }
; broj end address is: 16 (R4)
0x14E0	0xE7DD    B	L_dodajBrojUBazu8
L_dodajBrojUBazu9:
;main.c, 64 :: 		return 0; // Nema slobodnog mjesta u bazi
0x14E2	0x2000    MOVS	R0, #0
0x14E4	0xB200    SXTH	R0, R0
;main.c, 65 :: 		}
L_end_dodajBrojUBazu:
0x14E6	0xF8DDE000  LDR	LR, [SP, #0]
0x14EA	0xB001    ADD	SP, SP, #4
0x14EC	0x4770    BX	LR
0x14EE	0xBF00    NOP
0x14F0	0x00011FFF  	_i+0
0x14F4	0x00021FFF  	?lstr1_main+0
0x14F8	0x02201FFF  	_baza+0
; end of _dodajBrojUBazu
_obrisiBrojIzBaze:
;main.c, 66 :: 		int obrisiBrojIzBaze(const char *broj) {
; broj start address is: 0 (R0)
0x152C	0xB081    SUB	SP, SP, #4
0x152E	0xF8CDE000  STR	LR, [SP, #0]
; broj end address is: 0 (R0)
; broj start address is: 0 (R0)
;main.c, 67 :: 		for (i = 0; i < PARKING_MJESTA; i++) {
0x1532	0x2200    MOVS	R2, #0
0x1534	0x4913    LDR	R1, [PC, #76]
0x1536	0x700A    STRB	R2, [R1, #0]
; broj end address is: 0 (R0)
0x1538	0x4606    MOV	R6, R0
L_obrisiBrojIzBaze12:
; broj start address is: 24 (R6)
; broj start address is: 24 (R6)
; broj end address is: 24 (R6)
0x153A	0x4912    LDR	R1, [PC, #72]
0x153C	0x7809    LDRB	R1, [R1, #0]
0x153E	0x2901    CMP	R1, #1
0x1540	0xD21A    BCS	L_obrisiBrojIzBaze13
; broj end address is: 24 (R6)
;main.c, 68 :: 		if (strcmp(baza[i], broj) == 0) {
; broj start address is: 24 (R6)
0x1542	0x4910    LDR	R1, [PC, #64]
0x1544	0x780A    LDRB	R2, [R1, #0]
0x1546	0x210D    MOVS	R1, #13
0x1548	0x434A    MULS	R2, R1, R2
0x154A	0x490F    LDR	R1, [PC, #60]
0x154C	0x1889    ADDS	R1, R1, R2
0x154E	0x4608    MOV	R0, R1
0x1550	0x4631    MOV	R1, R6
0x1552	0xF7FFFD89  BL	_strcmp+0
0x1556	0xB950    CBNZ	R0, L_obrisiBrojIzBaze15
;main.c, 70 :: 		strcpy(baza[i], ""); // Postavi prazan string na mjesto broja u bazi
0x1558	0x4B0C    LDR	R3, [PC, #48]
0x155A	0x490A    LDR	R1, [PC, #40]
0x155C	0x780A    LDRB	R2, [R1, #0]
0x155E	0x210D    MOVS	R1, #13
0x1560	0x434A    MULS	R2, R1, R2
0x1562	0x4909    LDR	R1, [PC, #36]
0x1564	0x1889    ADDS	R1, R1, R2
0x1566	0x4608    MOV	R0, R1
0x1568	0x4619    MOV	R1, R3
0x156A	0xF000F8CD  BL	_strcpy+0
;main.c, 72 :: 		}
L_obrisiBrojIzBaze15:
;main.c, 67 :: 		for (i = 0; i < PARKING_MJESTA; i++) {
0x156E	0x4A05    LDR	R2, [PC, #20]
0x1570	0x7811    LDRB	R1, [R2, #0]
0x1572	0x1C49    ADDS	R1, R1, #1
0x1574	0x7011    STRB	R1, [R2, #0]
;main.c, 73 :: 		}return 0;
; broj end address is: 24 (R6)
0x1576	0xE7E0    B	L_obrisiBrojIzBaze12
L_obrisiBrojIzBaze13:
0x1578	0x2000    MOVS	R0, #0
0x157A	0xB200    SXTH	R0, R0
;main.c, 74 :: 		}
L_end_obrisiBrojIzBaze:
0x157C	0xF8DDE000  LDR	LR, [SP, #0]
0x1580	0xB001    ADD	SP, SP, #4
0x1582	0x4770    BX	LR
0x1584	0x00011FFF  	_i+0
0x1588	0x02201FFF  	_baza+0
0x158C	0x00031FFF  	?lstr2_main+0
; end of _obrisiBrojIzBaze
_pronadjiSlobodnuLed:
;main.c, 32 :: 		int pronadjiSlobodnuLed() {
;main.c, 34 :: 		for ( i = 0; i < PARKING_MJESTA; i++) {
0x13F4	0x2100    MOVS	R1, #0
0x13F6	0x4810    LDR	R0, [PC, #64]
0x13F8	0x7001    STRB	R1, [R0, #0]
L_pronadjiSlobodnuLed0:
0x13FA	0x480F    LDR	R0, [PC, #60]
0x13FC	0x7800    LDRB	R0, [R0, #0]
0x13FE	0x2801    CMP	R0, #1
0x1400	0xD215    BCS	L_pronadjiSlobodnuLed1
;main.c, 36 :: 		if (!(GPIOB_PDIR & (1 << i+8))) {
0x1402	0x480D    LDR	R0, [PC, #52]
0x1404	0x7800    LDRB	R0, [R0, #0]
0x1406	0xF2000108  ADDW	R1, R0, #8
0x140A	0xB209    SXTH	R1, R1
0x140C	0x2001    MOVS	R0, #1
0x140E	0xB200    SXTH	R0, R0
0x1410	0xFA00F101  LSL	R1, R0, R1
0x1414	0xB209    SXTH	R1, R1
0x1416	0x4809    LDR	R0, [PC, #36]
0x1418	0x6800    LDR	R0, [R0, #0]
0x141A	0x4008    ANDS	R0, R1
0x141C	0xB910    CBNZ	R0, L_pronadjiSlobodnuLed3
;main.c, 37 :: 		return i;
0x141E	0x4806    LDR	R0, [PC, #24]
0x1420	0x7800    LDRB	R0, [R0, #0]
0x1422	0xE007    B	L_end_pronadjiSlobodnuLed
;main.c, 38 :: 		}
L_pronadjiSlobodnuLed3:
;main.c, 34 :: 		for ( i = 0; i < PARKING_MJESTA; i++) {
0x1424	0x4904    LDR	R1, [PC, #16]
0x1426	0x7808    LDRB	R0, [R1, #0]
0x1428	0x1C40    ADDS	R0, R0, #1
0x142A	0x7008    STRB	R0, [R1, #0]
;main.c, 39 :: 		}
0x142C	0xE7E5    B	L_pronadjiSlobodnuLed0
L_pronadjiSlobodnuLed1:
;main.c, 41 :: 		return -1;
0x142E	0xF64F70FF  MOVW	R0, #65535
0x1432	0xB200    SXTH	R0, R0
;main.c, 42 :: 		}
L_end_pronadjiSlobodnuLed:
0x1434	0x4770    BX	LR
0x1436	0xBF00    NOP
0x1438	0x00011FFF  	_i+0
0x143C	0xF050400F  	GPIOB_PDIR+0
; end of _pronadjiSlobodnuLed
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x13D4	0xB081    SUB	SP, SP, #4
0x13D6	0xB213    SXTH	R3, R2
0x13D8	0x4602    MOV	R2, R0
0x13DA	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x13DC	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x13DE	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x13E0	0xB22C    SXTH	R4, R5
0x13E2	0x1E6B    SUBS	R3, R5, #1
0x13E4	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x13E6	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x13E8	0x7008    STRB	R0, [R1, #0]
0x13EA	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x13EC	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x13EE	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x13F0	0xB001    ADD	SP, SP, #4
0x13F2	0x4770    BX	LR
; end of _memset
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1017 :: 		
0x21F8	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1024 :: 		
0x21FA	0xB672    CPSID	i
;__Lib_System.c, 1026 :: 		
0x21FC	0x4898    LDR	R0, [PC, #608]
0x21FE	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1027 :: 		
0x2200	0x4898    LDR	R0, [PC, #608]
0x2202	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1028 :: 		
0x2204	0x4898    LDR	R0, [PC, #608]
0x2206	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1029 :: 		
0x2208	0x4898    LDR	R0, [PC, #608]
0x220A	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1030 :: 		
0x220C	0x4898    LDR	R0, [PC, #608]
0x220E	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1031 :: 		
0x2210	0x4898    LDR	R0, [PC, #608]
0x2212	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1032 :: 		
0x2214	0x4898    LDR	R0, [PC, #608]
0x2216	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1033 :: 		
0x2218	0x4898    LDR	R0, [PC, #608]
0x221A	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1034 :: 		
0x221C	0x4898    LDR	R0, [PC, #608]
0x221E	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1035 :: 		
0x2220	0x4898    LDR	R0, [PC, #608]
0x2222	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1036 :: 		
0x2224	0x4898    LDR	R0, [PC, #608]
0x2226	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1037 :: 		
0x2228	0x4898    LDR	R0, [PC, #608]
0x222A	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1038 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x222C	0x4998    LDR	R1, [PC, #608]
;__Lib_System.c, 1039 :: 		
0x222E	0x4899    LDR	R0, [PC, #612]
0x2230	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1041 :: 		
0x2232	0x4899    LDR	R0, [PC, #612]
0x2234	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1043 :: 		
0x2236	0x980D    LDR	R0, [SP, #52]
0x2238	0xF0000007  AND	R0, R0, #7
0x223C	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1046 :: 		
0x223E	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x2242	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1049 :: 		
0x2244	0xF24C5020  MOVW	R0, #50464
0x2248	0x4994    LDR	R1, [PC, #592]
0x224A	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1051 :: 		
0x224C	0xF64D1028  MOVW	R0, #55592
0x2250	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1058 :: 		
0x2252	0xF24011D2  MOVW	R1, #466
0x2256	0x4892    LDR	R0, [PC, #584]
0x2258	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1059 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1063 :: 		
0x225A	0x4892    LDR	R0, [PC, #584]
0x225C	0x7800    LDRB	R0, [R0, #0]
0x225E	0xF0000001  AND	R0, R0, #1
0x2262	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC235
;__Lib_System.c, 1065 :: 		
0x2264	0x4890    LDR	R0, [PC, #576]
0x2266	0x7800    LDRB	R0, [R0, #0]
0x2268	0xF0000008  AND	R0, R0, #8
0x226C	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1067 :: 		
0x226E	0x498E    LDR	R1, [PC, #568]
0x2270	0x7808    LDRB	R0, [R1, #0]
0x2272	0xF0400008  ORR	R0, R0, #8
0x2276	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1068 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1069 :: 		
0x2278	0xE025    B	L___Lib_System_InitialSetUpRCCRCC237
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1070 :: 		
0x227A	0x9806    LDR	R0, [SP, #24]
0x227C	0xF0000040  AND	R0, R0, #64
0x2280	0xB308    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC238
;__Lib_System.c, 1072 :: 		
0x2282	0x488A    LDR	R0, [PC, #552]
0x2284	0x6800    LDR	R0, [R0, #0]
0x2286	0xF0405100  ORR	R1, R0, #536870912
0x228A	0x4888    LDR	R0, [PC, #544]
0x228C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x228E	0x4888    LDR	R0, [PC, #544]
0x2290	0x6800    LDR	R0, [R0, #0]
0x2292	0xF4007080  AND	R0, R0, #256
0x2296	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC239
;__Lib_System.c, 1075 :: 		
0x2298	0x4885    LDR	R0, [PC, #532]
0x229A	0x6801    LDR	R1, [R0, #0]
0x229C	0xF46F5070  MVN	R0, #15360
0x22A0	0xEA010000  AND	R0, R1, R0, LSL #0
0x22A4	0xF4407140  ORR	R1, R0, #768
0x22A8	0x4881    LDR	R0, [PC, #516]
0x22AA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1076 :: 		
0x22AC	0x4880    LDR	R0, [PC, #512]
0x22AE	0x6800    LDR	R0, [R0, #0]
0x22B0	0xF4407180  ORR	R1, R0, #256
0x22B4	0x487E    LDR	R0, [PC, #504]
0x22B6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1077 :: 		
0x22B8	0x487D    LDR	R0, [PC, #500]
0x22BA	0x6801    LDR	R1, [R0, #0]
0x22BC	0xF46F7000  MVN	R0, #512
0x22C0	0x4001    ANDS	R1, R0
0x22C2	0x487B    LDR	R0, [PC, #492]
0x22C4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1078 :: 		
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1079 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
L___Lib_System_InitialSetUpRCCRCC237:
;__Lib_System.c, 1082 :: 		
0x22C6	0x21AA    MOVS	R1, #170
0x22C8	0x487A    LDR	R0, [PC, #488]
0x22CA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
0x22CC	0x980D    LDR	R0, [SP, #52]
0x22CE	0xF0000010  AND	R0, R0, #16
0x22D2	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC240
;__Lib_System.c, 1086 :: 		
0x22D4	0x4878    LDR	R0, [PC, #480]
0x22D6	0x7801    LDRB	R1, [R0, #0]
0x22D8	0xF06F0060  MVN	R0, #96
0x22DC	0x4001    ANDS	R1, R0
0x22DE	0x4876    LDR	R0, [PC, #472]
0x22E0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1088 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
0x22E2	0x4876    LDR	R0, [PC, #472]
0x22E4	0x7800    LDRB	R0, [R0, #0]
0x22E6	0x2801    CMP	R0, #1
0x22E8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC242
0x22EA	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC241
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1089 :: 		
0x22EC	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC240:
0x22EE	0x980D    LDR	R0, [SP, #52]
0x22F0	0xF0000010  AND	R0, R0, #16
0x22F4	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC244
;__Lib_System.c, 1091 :: 		
0x22F6	0x990E    LDR	R1, [SP, #56]
0x22F8	0x4871    LDR	R0, [PC, #452]
0x22FA	0x4281    CMP	R1, R0
0x22FC	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC245
;__Lib_System.c, 1093 :: 		
0x22FE	0x2160    MOVS	R1, #96
0x2300	0x486D    LDR	R0, [PC, #436]
0x2302	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x2304	0x486D    LDR	R0, [PC, #436]
0x2306	0x7800    LDRB	R0, [R0, #0]
0x2308	0x2880    CMP	R0, #128
0x230A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x230C	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1096 :: 		
0x230E	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC248
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1097 :: 		
0x2310	0x4869    LDR	R0, [PC, #420]
0x2312	0x7801    LDRB	R1, [R0, #0]
0x2314	0xF06F0060  MVN	R0, #96
0x2318	0x4001    ANDS	R1, R0
0x231A	0x4867    LDR	R0, [PC, #412]
0x231C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1098 :: 		
L___Lib_System_InitialSetUpRCCRCC249:
0x231E	0x4867    LDR	R0, [PC, #412]
0x2320	0x7800    LDRB	R0, [R0, #0]
0x2322	0x2801    CMP	R0, #1
0x2324	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC250
0x2326	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC249
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1099 :: 		
L___Lib_System_InitialSetUpRCCRCC248:
;__Lib_System.c, 1100 :: 		
L___Lib_System_InitialSetUpRCCRCC244:
L___Lib_System_InitialSetUpRCCRCC243:
;__Lib_System.c, 1102 :: 		
0x2328	0x9904    LDR	R1, [SP, #16]
0x232A	0x4866    LDR	R0, [PC, #408]
0x232C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x232E	0x4866    LDR	R0, [PC, #408]
0x2330	0x6801    LDR	R1, [R0, #0]
0x2332	0xF46F2040  MVN	R0, #786432
0x2336	0x4001    ANDS	R1, R0
0x2338	0x9802    LDR	R0, [SP, #8]
0x233A	0xF4002040  AND	R0, R0, #786432
0x233E	0x4301    ORRS	R1, R0
0x2340	0x4861    LDR	R0, [PC, #388]
0x2342	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1106 :: 		
0x2344	0x4861    LDR	R0, [PC, #388]
0x2346	0x6801    LDR	R1, [R0, #0]
0x2348	0xF46F3040  MVN	R0, #196608
0x234C	0x4001    ANDS	R1, R0
0x234E	0x9803    LDR	R0, [SP, #12]
0x2350	0xF4003040  AND	R0, R0, #196608
0x2354	0x4301    ORRS	R1, R0
0x2356	0x485D    LDR	R0, [PC, #372]
0x2358	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1108 :: 		
0x235A	0x980F    LDR	R0, [SP, #60]
0x235C	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x235E	0x980F    LDR	R0, [SP, #60]
0x2360	0x2801    CMP	R0, #1
0x2362	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2127
0x2364	0x980F    LDR	R0, [SP, #60]
0x2366	0x2802    CMP	R0, #2
0x2368	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2126
0x236A	0xE061    B	L___Lib_System_InitialSetUpRCCRCC253
L___Lib_System_InitialSetUpRCCRCC2128:
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
;__Lib_System.c, 1110 :: 		
0x236C	0x9801    LDR	R0, [SP, #4]
0x236E	0xF0000080  AND	R0, R0, #128
0x2372	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
0x2374	0x9808    LDR	R0, [SP, #32]
0x2376	0xF0000040  AND	R0, R0, #64
0x237A	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x237C	0x980B    LDR	R0, [SP, #44]
0x237E	0xF0000003  AND	R0, R0, #3
0x2382	0x2800    CMP	R0, #0
0x2384	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2129
0x2386	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2123
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
0x2388	0xE015    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC2123:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1112 :: 		
0x238A	0x4851    LDR	R0, [PC, #324]
0x238C	0x6800    LDR	R0, [R0, #0]
0x238E	0xF4407100  ORR	R1, R0, #512
0x2392	0x484F    LDR	R0, [PC, #316]
0x2394	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1114 :: 		
0x2396	0x484F    LDR	R0, [PC, #316]
0x2398	0x6801    LDR	R1, [R0, #0]
0x239A	0x484F    LDR	R0, [PC, #316]
0x239C	0x4001    ANDS	R1, R0
0x239E	0x484D    LDR	R0, [PC, #308]
0x23A0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
0x23A2	0x9806    LDR	R0, [SP, #24]
0x23A4	0xF0000004  AND	R0, R0, #4
0x23A8	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1118 :: 		
0x23AA	0x484C    LDR	R0, [PC, #304]
0x23AC	0x6801    LDR	R1, [R0, #0]
0x23AE	0x484A    LDR	R0, [PC, #296]
0x23B0	0x4001    ANDS	R1, R0
0x23B2	0x484A    LDR	R0, [PC, #296]
0x23B4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1119 :: 		
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1120 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
;__Lib_System.c, 1121 :: 		
0x23B6	0x990A    LDR	R1, [SP, #40]
0x23B8	0x4849    LDR	R0, [PC, #292]
0x23BA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1122 :: 		
0x23BC	0x9905    LDR	R1, [SP, #20]
0x23BE	0x4849    LDR	R0, [PC, #292]
0x23C0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1124 :: 		
0x23C2	0x9805    LDR	R0, [SP, #20]
0x23C4	0xF0000004  AND	R0, R0, #4
0x23C8	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC260
;__Lib_System.c, 1125 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x23CA	0x4847    LDR	R0, [PC, #284]
0x23CC	0x7800    LDRB	R0, [R0, #0]
0x23CE	0xF0000010  AND	R0, R0, #16
0x23D2	0x2800    CMP	R0, #0
0x23D4	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1126 :: 		
0x23D6	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1127 :: 		
0x23D8	0xE005    B	L___Lib_System_InitialSetUpRCCRCC263
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1128 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
0x23DA	0x4843    LDR	R0, [PC, #268]
0x23DC	0x7800    LDRB	R0, [R0, #0]
0x23DE	0xF0000010  AND	R0, R0, #16
0x23E2	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC265
;__Lib_System.c, 1129 :: 		
0x23E4	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC265:
;__Lib_System.c, 1130 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1131 :: 		
0x23E6	0x4841    LDR	R0, [PC, #260]
0x23E8	0x7800    LDRB	R0, [R0, #0]
0x23EA	0xF00001BF  AND	R1, R0, #191
0x23EE	0xB2C9    UXTB	R1, R1
0x23F0	0x9806    LDR	R0, [SP, #24]
0x23F2	0xF00000FD  AND	R0, R0, #253
0x23F6	0x4301    ORRS	R1, R0
0x23F8	0x483C    LDR	R0, [PC, #240]
0x23FA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1132 :: 		
0x23FC	0x9807    LDR	R0, [SP, #28]
0x23FE	0xF00001E0  AND	R1, R0, #224
0x2402	0x483B    LDR	R0, [PC, #236]
0x2404	0x7800    LDRB	R0, [R0, #0]
0x2406	0xF000001F  AND	R0, R0, #31
0x240A	0x4301    ORRS	R1, R0
0x240C	0x4838    LDR	R0, [PC, #224]
0x240E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1133 :: 		
0x2410	0x9901    LDR	R1, [SP, #4]
0x2412	0x4838    LDR	R0, [PC, #224]
0x2414	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
0x2416	0x990B    LDR	R1, [SP, #44]
0x2418	0x4837    LDR	R0, [PC, #220]
0x241A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1135 :: 		
0x241C	0x980F    LDR	R0, [SP, #60]
0x241E	0x2802    CMP	R0, #2
0x2420	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC266
;__Lib_System.c, 1137 :: 		
0x2422	0x4832    LDR	R0, [PC, #200]
0x2424	0x7800    LDRB	R0, [R0, #0]
0x2426	0xF0400102  ORR	R1, R0, #2
0x242A	0x4830    LDR	R0, [PC, #192]
0x242C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1138 :: 		
L___Lib_System_InitialSetUpRCCRCC266:
;__Lib_System.c, 1139 :: 		
0x242E	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC253:
;__Lib_System.c, 1141 :: 		
0x2430	0x9801    LDR	R0, [SP, #4]
0x2432	0xF0000080  AND	R0, R0, #128
0x2436	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2133
0x2438	0x980B    LDR	R0, [SP, #44]
0x243A	0xF0000003  AND	R0, R0, #3
0x243E	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x2440	0xE065    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC2133:
L___Lib_System_InitialSetUpRCCRCC2132:
;__Lib_System.c, 1143 :: 		
0x2442	0x4823    LDR	R0, [PC, #140]
0x2444	0x6800    LDR	R0, [R0, #0]
0x2446	0xF4407100  ORR	R1, R0, #512
0x244A	0x4821    LDR	R0, [PC, #132]
0x244C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1145 :: 		
0x244E	0x4821    LDR	R0, [PC, #132]
0x2450	0x6801    LDR	R1, [R0, #0]
0x2452	0x4821    LDR	R0, [PC, #132]
0x2454	0x4001    ANDS	R1, R0
0x2456	0x481F    LDR	R0, [PC, #124]
0x2458	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
0x245A	0x9806    LDR	R0, [SP, #24]
0x245C	0xF000B84E  B	#156
0x2460	0x00800000  	#128
0x2464	0x0000000C  	#786432
0x2468	0x00000001  	#65536
0x246C	0x00000114  	#18087936
0x2470	0x00220000  	#34
0x2474	0x00240000  	#36
0x2478	0x00000000  	#0
0x247C	0x00020000  	#2
0x2480	0x00460000  	#70
0x2484	0x00000000  	#0
0x2488	0x00000000  	#0
0x248C	0x00000000  	#0
0x2490	0x00000000  	#0
0x2494	0x00070000  	#7
0x2498	0xD4C00001  	#120000
0x249C	0x200E4005  	#1074077710
0x24A0	0x20004005  	#1074077696
0x24A4	0xF0004007  	#1074262016
0x24A8	0xD0024007  	#1074253826
0x24AC	0x803C4004  	SIM_SCGC6+0
0x24B0	0xD0104003  	RTC_CR+0
0x24B4	0xE0004007  	SMC_PMPROT+0
0x24B8	0xE0014007  	SMC_PMCTRL+0
0x24BC	0xE0034007  	SMC_PMSTAT+0
0x24C0	0x38800001  	#80000
0x24C4	0x80444004  	SIM_CLKDIV1+0
0x24C8	0x70004004  	SIM_SOPT1+0
0x24CC	0x80044004  	SIM_SOPT2+0
0x24D0	0x80384004  	SIM_SCGC5+0
0x24D4	0x90484004  	PORTA_PCR18+0
0x24D8	0xF8FFFEFF  	#-16779009
0x24DC	0x904C4004  	PORTA_PCR19+0
0x24E0	0x40084006  	MCG_SC+0
0x24E4	0x40004006  	MCG_C1+0
0x24E8	0x40064006  	MCG_S+0
0x24EC	0x40014006  	MCG_C2+0
0x24F0	0x40034006  	MCG_C4+0
0x24F4	0x50004006  	OSC_CR+0
0x24F8	0x400C4006  	MCG_C7+0
0x24FC	0xF0000004  AND	R0, R0, #4
0x2500	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC271
;__Lib_System.c, 1149 :: 		
0x2502	0x487A    LDR	R0, [PC, #488]
0x2504	0x6801    LDR	R1, [R0, #0]
0x2506	0x487A    LDR	R0, [PC, #488]
0x2508	0x4001    ANDS	R1, R0
0x250A	0x4878    LDR	R0, [PC, #480]
0x250C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
L___Lib_System_InitialSetUpRCCRCC271:
;__Lib_System.c, 1151 :: 		
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1152 :: 		
0x250E	0x990A    LDR	R1, [SP, #40]
0x2510	0x4878    LDR	R0, [PC, #480]
0x2512	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1153 :: 		
0x2514	0x4878    LDR	R0, [PC, #480]
0x2516	0x7800    LDRB	R0, [R0, #0]
0x2518	0xF00001BF  AND	R1, R0, #191
0x251C	0xB2C9    UXTB	R1, R1
0x251E	0x9806    LDR	R0, [SP, #24]
0x2520	0xF00000FD  AND	R0, R0, #253
0x2524	0x4301    ORRS	R1, R0
0x2526	0x4874    LDR	R0, [PC, #464]
0x2528	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1154 :: 		
0x252A	0x9901    LDR	R1, [SP, #4]
0x252C	0x4873    LDR	R0, [PC, #460]
0x252E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1155 :: 		
0x2530	0x990B    LDR	R1, [SP, #44]
0x2532	0x4873    LDR	R0, [PC, #460]
0x2534	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1156 :: 		
0x2536	0x980F    LDR	R0, [SP, #60]
0x2538	0x2807    CMP	R0, #7
0x253A	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC272
;__Lib_System.c, 1157 :: 		
0x253C	0x9805    LDR	R0, [SP, #20]
0x253E	0xF0400180  ORR	R1, R0, #128
0x2542	0x4870    LDR	R0, [PC, #448]
0x2544	0x7001    STRB	R1, [R0, #0]
0x2546	0xE002    B	L___Lib_System_InitialSetUpRCCRCC273
L___Lib_System_InitialSetUpRCCRCC272:
;__Lib_System.c, 1159 :: 		
0x2548	0x9905    LDR	R1, [SP, #20]
0x254A	0x486E    LDR	R0, [PC, #440]
0x254C	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC273:
;__Lib_System.c, 1161 :: 		
0x254E	0x9806    LDR	R0, [SP, #24]
0x2550	0xF0000004  AND	R0, R0, #4
0x2554	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2135
0x2556	0x980B    LDR	R0, [SP, #44]
0x2558	0xF0000003  AND	R0, R0, #3
0x255C	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2134
L___Lib_System_InitialSetUpRCCRCC2121:
;__Lib_System.c, 1162 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x255E	0x486A    LDR	R0, [PC, #424]
0x2560	0x7800    LDRB	R0, [R0, #0]
0x2562	0xF0000002  AND	R0, R0, #2
0x2566	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1163 :: 		
0x2568	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1161 :: 		
L___Lib_System_InitialSetUpRCCRCC2135:
L___Lib_System_InitialSetUpRCCRCC2134:
;__Lib_System.c, 1166 :: 		
0x256A	0x9805    LDR	R0, [SP, #20]
0x256C	0xF0000004  AND	R0, R0, #4
0x2570	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC279
;__Lib_System.c, 1167 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x2572	0x4865    LDR	R0, [PC, #404]
0x2574	0x7800    LDRB	R0, [R0, #0]
0x2576	0xF0000010  AND	R0, R0, #16
0x257A	0x2800    CMP	R0, #0
0x257C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1168 :: 		
0x257E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1169 :: 		
0x2580	0xE005    B	L___Lib_System_InitialSetUpRCCRCC282
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC283:
0x2582	0x4861    LDR	R0, [PC, #388]
0x2584	0x7800    LDRB	R0, [R0, #0]
0x2586	0xF0000010  AND	R0, R0, #16
0x258A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC284
;__Lib_System.c, 1171 :: 		
0x258C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC283
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1172 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1173 :: 		
0x258E	0x9807    LDR	R0, [SP, #28]
0x2590	0xF00001E0  AND	R1, R0, #224
0x2594	0x485D    LDR	R0, [PC, #372]
0x2596	0x7800    LDRB	R0, [R0, #0]
0x2598	0xF000001F  AND	R0, R0, #31
0x259C	0x4301    ORRS	R1, R0
0x259E	0x485B    LDR	R0, [PC, #364]
0x25A0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1174 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1178 :: 		
0x25A2	0x9808    LDR	R0, [SP, #32]
0x25A4	0xF00001BF  AND	R1, R0, #191
0x25A8	0x4859    LDR	R0, [PC, #356]
0x25AA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
0x25AC	0x9809    LDR	R0, [SP, #36]
0x25AE	0xF00001BF  AND	R1, R0, #191
0x25B2	0x4858    LDR	R0, [PC, #352]
0x25B4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1180 :: 		
0x25B6	0x9808    LDR	R0, [SP, #32]
0x25B8	0xF0000040  AND	R0, R0, #64
0x25BC	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC285
;__Lib_System.c, 1182 :: 		
0x25BE	0x4854    LDR	R0, [PC, #336]
0x25C0	0x7800    LDRB	R0, [R0, #0]
0x25C2	0xF0400140  ORR	R1, R0, #64
0x25C6	0x4852    LDR	R0, [PC, #328]
0x25C8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1183 :: 		
L___Lib_System_InitialSetUpRCCRCC285:
;__Lib_System.c, 1186 :: 		
0x25CA	0x980F    LDR	R0, [SP, #60]
0x25CC	0x2805    CMP	R0, #5
0x25CE	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC286
;__Lib_System.c, 1187 :: 		
0x25D0	0x4849    LDR	R0, [PC, #292]
0x25D2	0x7800    LDRB	R0, [R0, #0]
0x25D4	0xF0400102  ORR	R1, R0, #2
0x25D8	0x4847    LDR	R0, [PC, #284]
0x25DA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1188 :: 		
0x25DC	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC286:
;__Lib_System.c, 1189 :: 		
0x25DE	0x980F    LDR	R0, [SP, #60]
0x25E0	0x2806    CMP	R0, #6
0x25E2	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x25E4	0x980F    LDR	R0, [SP, #60]
0x25E6	0x2807    CMP	R0, #7
0x25E8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2136
0x25EA	0xE014    B	L___Lib_System_InitialSetUpRCCRCC290
L___Lib_System_InitialSetUpRCCRCC2137:
L___Lib_System_InitialSetUpRCCRCC2136:
;__Lib_System.c, 1190 :: 		
0x25EC	0x4849    LDR	R0, [PC, #292]
0x25EE	0x7800    LDRB	R0, [R0, #0]
0x25F0	0xF0400140  ORR	R1, R0, #64
0x25F4	0x4847    LDR	R0, [PC, #284]
0x25F6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1191 :: 		
L___Lib_System_InitialSetUpRCCRCC291:
0x25F8	0x4843    LDR	R0, [PC, #268]
0x25FA	0x7800    LDRB	R0, [R0, #0]
0x25FC	0xF0000040  AND	R0, R0, #64
0x2600	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC292
;__Lib_System.c, 1192 :: 		
0x2602	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC291
L___Lib_System_InitialSetUpRCCRCC292:
;__Lib_System.c, 1193 :: 		
0x2604	0x980F    LDR	R0, [SP, #60]
0x2606	0x2807    CMP	R0, #7
0x2608	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC293
;__Lib_System.c, 1195 :: 		
0x260A	0x483E    LDR	R0, [PC, #248]
0x260C	0x7800    LDRB	R0, [R0, #0]
0x260E	0xF000013F  AND	R1, R0, #63
0x2612	0x483C    LDR	R0, [PC, #240]
0x2614	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1196 :: 		
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
L___Lib_System_InitialSetUpRCCRCC287:
;__Lib_System.c, 1199 :: 		
0x2616	0x980F    LDR	R0, [SP, #60]
0x2618	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2139
0x261A	0x980F    LDR	R0, [SP, #60]
0x261C	0x2803    CMP	R0, #3
0x261E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x2620	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC2139:
L___Lib_System_InitialSetUpRCCRCC2138:
;__Lib_System.c, 1201 :: 		
L___Lib_System_InitialSetUpRCCRCC297:
0x2622	0x4839    LDR	R0, [PC, #228]
0x2624	0x7800    LDRB	R0, [R0, #0]
0x2626	0xF000000C  AND	R0, R0, #12
0x262A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC298
;__Lib_System.c, 1202 :: 		
0x262C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC297
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1204 :: 		
0x262E	0x483A    LDR	R0, [PC, #232]
0x2630	0x6800    LDR	R0, [R0, #0]
0x2632	0xF0400101  ORR	R1, R0, #1
0x2636	0x4838    LDR	R0, [PC, #224]
0x2638	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
0x263A	0xF04F0100  MOV	R1, #0
0x263E	0x4837    LDR	R0, [PC, #220]
0x2640	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1206 :: 		
0x2642	0xF04F0180  MOV	R1, #128
0x2646	0x4836    LDR	R0, [PC, #216]
0x2648	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1207 :: 		
0x264A	0xF04F0105  MOV	R1, #5
0x264E	0x4835    LDR	R0, [PC, #212]
0x2650	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x2652	0xF04F0101  MOV	R1, #1
0x2656	0x4832    LDR	R0, [PC, #200]
0x2658	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
L___Lib_System_InitialSetUpRCCRCC299:
0x265A	0x4831    LDR	R0, [PC, #196]
0x265C	0x6800    LDR	R0, [R0, #0]
0x265E	0xF0000080  AND	R0, R0, #128
0x2662	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2100
;__Lib_System.c, 1210 :: 		
0x2664	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC299
L___Lib_System_InitialSetUpRCCRCC2100:
;__Lib_System.c, 1211 :: 		
0x2666	0x2100    MOVS	R1, #0
0x2668	0x482D    LDR	R0, [PC, #180]
0x266A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1212 :: 		
0x266C	0x482A    LDR	R0, [PC, #168]
0x266E	0x6801    LDR	R1, [R0, #0]
0x2670	0xF06F0001  MVN	R0, #1
0x2674	0x4001    ANDS	R1, R0
0x2676	0x4828    LDR	R0, [PC, #160]
0x2678	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1213 :: 		
0x267A	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC296:
;__Lib_System.c, 1214 :: 		
0x267C	0x980F    LDR	R0, [SP, #60]
0x267E	0x2801    CMP	R0, #1
0x2680	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x2682	0x980F    LDR	R0, [SP, #60]
0x2684	0x2802    CMP	R0, #2
0x2686	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x2688	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2105:
0x268A	0x481F    LDR	R0, [PC, #124]
0x268C	0x7800    LDRB	R0, [R0, #0]
0x268E	0xF000000C  AND	R0, R0, #12
0x2692	0x2804    CMP	R0, #4
0x2694	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2106
;__Lib_System.c, 1216 :: 		
0x2696	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2105
L___Lib_System_InitialSetUpRCCRCC2106:
;__Lib_System.c, 1217 :: 		
0x2698	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2104:
;__Lib_System.c, 1218 :: 		
0x269A	0x980F    LDR	R0, [SP, #60]
0x269C	0x2804    CMP	R0, #4
0x269E	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2144
0x26A0	0x980F    LDR	R0, [SP, #60]
0x26A2	0x2806    CMP	R0, #6
0x26A4	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2143
0x26A6	0x980F    LDR	R0, [SP, #60]
0x26A8	0x2805    CMP	R0, #5
0x26AA	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2142
0x26AC	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2144:
L___Lib_System_InitialSetUpRCCRCC2143:
L___Lib_System_InitialSetUpRCCRCC2142:
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
0x26AE	0x4816    LDR	R0, [PC, #88]
0x26B0	0x7800    LDRB	R0, [R0, #0]
0x26B2	0xF000000C  AND	R0, R0, #12
0x26B6	0x2808    CMP	R0, #8
0x26B8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2112
;__Lib_System.c, 1220 :: 		
0x26BA	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2111
L___Lib_System_InitialSetUpRCCRCC2112:
;__Lib_System.c, 1221 :: 		
0x26BC	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2113
L___Lib_System_InitialSetUpRCCRCC2110:
;__Lib_System.c, 1222 :: 		
0x26BE	0x980F    LDR	R0, [SP, #60]
0x26C0	0x2807    CMP	R0, #7
0x26C2	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2114
;__Lib_System.c, 1223 :: 		
L___Lib_System_InitialSetUpRCCRCC2115:
0x26C4	0x4810    LDR	R0, [PC, #64]
0x26C6	0x7800    LDRB	R0, [R0, #0]
0x26C8	0xF000000C  AND	R0, R0, #12
0x26CC	0x280C    CMP	R0, #12
0x26CE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2116
;__Lib_System.c, 1224 :: 		
0x26D0	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2115
L___Lib_System_InitialSetUpRCCRCC2116:
;__Lib_System.c, 1225 :: 		
L___Lib_System_InitialSetUpRCCRCC2114:
L___Lib_System_InitialSetUpRCCRCC2113:
L___Lib_System_InitialSetUpRCCRCC2107:
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1235 :: 		
0x26D2	0x4815    LDR	R0, [PC, #84]
0x26D4	0x6801    LDR	R1, [R0, #0]
0x26D6	0xF06F000F  MVN	R0, #15
0x26DA	0x4001    ANDS	R1, R0
0x26DC	0x980C    LDR	R0, [SP, #48]
0x26DE	0xF000000F  AND	R0, R0, #15
0x26E2	0x4301    ORRS	R1, R0
0x26E4	0x4810    LDR	R0, [PC, #64]
0x26E6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1236 :: 		
L_end_InitialSetUpRCCRCC2:
0x26E8	0xB010    ADD	SP, SP, #64
0x26EA	0x4770    BX	LR
0x26EC	0x904C4004  	PORTA_PCR19+0
0x26F0	0xF8FFFEFF  	#-16779009
0x26F4	0x40084006  	MCG_SC+0
0x26F8	0x40014006  	MCG_C2+0
0x26FC	0x50004006  	OSC_CR+0
0x2700	0x400C4006  	MCG_C7+0
0x2704	0x40004006  	MCG_C1+0
0x2708	0x40064006  	MCG_S+0
0x270C	0x40034006  	MCG_C4+0
0x2710	0x40044006  	MCG_C5+0
0x2714	0x40054006  	MCG_C6+0
0x2718	0x80384004  	SIM_SCGC5+0
0x271C	0x00084004  	LPTMR0_CMR+0
0x2720	0x00004004  	LPTMR0_CSR+0
0x2724	0x00044004  	LPTMR0_PSR+0
0x2728	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 977 :: 		
0x272C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 978 :: 		
0x272E	0x4902    LDR	R1, [PC, #8]
0x2730	0x4802    LDR	R0, [PC, #8]
0x2732	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 979 :: 		
L_end_InitialSetUpFosc:
0x2734	0xB001    ADD	SP, SP, #4
0x2736	0x4770    BX	LR
0x2738	0xD4C00001  	#120000
0x273C	0x02641FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 557 :: 		
0x18A4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 558 :: 		
L___GenExcept30:
0x18A6	0xE7FE    B	L___GenExcept30
;__Lib_System.c, 559 :: 		
L_end___GenExcept:
0x18A8	0xB001    ADD	SP, SP, #4
0x18AA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 590 :: 		
0x18AC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 591 :: 		
0x18AE	0xB672    CPSID	i
;__Lib_System.c, 592 :: 		
0x18B0	0x4908    LDR	R1, [PC, #32]
0x18B2	0x6808    LDR	R0, [R1, #0]
0x18B4	0xF4400070  ORR	R0, R0, #15728640
0x18B8	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 593 :: 		
0x18BA	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x18BC	0xBF00    NOP
;__Lib_System.c, 595 :: 		
0x18BE	0xBF00    NOP
;__Lib_System.c, 596 :: 		
0x18C0	0xBF00    NOP
;__Lib_System.c, 598 :: 		
0x18C2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 599 :: 		
0x18C6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 600 :: 		
0x18CA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 601 :: 		
0x18CE	0xB662    CPSIE	i
;__Lib_System.c, 602 :: 		
L_end___EnableFPU:
0x18D0	0xB001    ADD	SP, SP, #4
0x18D2	0x4770    BX	LR
0x18D4	0xED88E000  	#3758157192
; end of ___EnableFPU
0x2E38	0xB500    PUSH	(R14)
0x2E3A	0xF8DFB034  LDR	R11, [PC, #52]
0x2E3E	0xF8DFA034  LDR	R10, [PC, #52]
0x2E42	0xF8DFC034  LDR	R12, [PC, #52]
0x2E46	0xF7FEFC37  BL	5816
0x2E4A	0xF8DFB030  LDR	R11, [PC, #48]
0x2E4E	0xF8DFA030  LDR	R10, [PC, #48]
0x2E52	0xF8DFC030  LDR	R12, [PC, #48]
0x2E56	0xF7FEFC2F  BL	5816
0x2E5A	0xF8DFB024  LDR	R11, [PC, #36]
0x2E5E	0xF8DFA028  LDR	R10, [PC, #40]
0x2E62	0xF8DFC028  LDR	R12, [PC, #40]
0x2E66	0xF7FEFC27  BL	5816
0x2E6A	0xBD00    POP	(R15)
0x2E6C	0x4770    BX	LR
0x2E6E	0xBF00    NOP
0x2E70	0x00001FFF  	#536805376
0x2E74	0x00F11FFF  	#536805617
0x2E78	0x2BD00000  	#11216
0x2E7C	0x00F21FFF  	#536805618
0x2E80	0x01141FFF  	#536805652
0x2E84	0x2D9C0000  	#11676
0x2E88	0x01201FFF  	#536805664
0x2E8C	0x2DD40000  	#11732
0x2EF0	0xB500    PUSH	(R14)
0x2EF2	0xF8DFB010  LDR	R11, [PC, #16]
0x2EF6	0xF8DFA010  LDR	R10, [PC, #16]
0x2EFA	0xF7FEFBE7  BL	5836
0x2EFE	0xBD00    POP	(R15)
0x2F00	0x4770    BX	LR
0x2F02	0xBF00    NOP
0x2F04	0x00001FFF  	#536805376
0x2F08	0x02901FFF  	#536806032
_INT_UART2_RX:
;main.c, 78 :: 		void INT_UART2_RX() iv IVT_INT_UART2_RX_TX ics ICS_AUTO
;main.c, 80 :: 		while ( ( UART2_S1 & UART_S1_RDRF_MASK) == 0 );    /* Wait for received buffer to be full*/
L_INT_UART2_RX16:
0x18D8	0x4811    LDR	R0, [PC, #68]
0x18DA	0x7800    LDRB	R0, [R0, #0]
0x18DC	0xF0000020  AND	R0, R0, #32
0x18E0	0xB2C0    UXTB	R0, R0
0x18E2	0xB900    CBNZ	R0, L_INT_UART2_RX17
0x18E4	0xE7F8    B	L_INT_UART2_RX16
L_INT_UART2_RX17:
;main.c, 83 :: 		receive = UART2_D;           /* Read received data*/
0x18E6	0x480F    LDR	R0, [PC, #60]
0x18E8	0x7801    LDRB	R1, [R0, #0]
0x18EA	0x480F    LDR	R0, [PC, #60]
0x18EC	0x7001    STRB	R1, [R0, #0]
;main.c, 85 :: 		if(receive!=0x0D)
0x18EE	0x7800    LDRB	R0, [R0, #0]
0x18F0	0x280D    CMP	R0, #13
0x18F2	0xD00B    BEQ	L_INT_UART2_RX18
;main.c, 87 :: 		rx_buffer[i]=receive;
0x18F4	0x4A0D    LDR	R2, [PC, #52]
0x18F6	0x7811    LDRB	R1, [R2, #0]
0x18F8	0x480D    LDR	R0, [PC, #52]
0x18FA	0x1841    ADDS	R1, R0, R1
0x18FC	0x480A    LDR	R0, [PC, #40]
0x18FE	0x7800    LDRB	R0, [R0, #0]
0x1900	0x7008    STRB	R0, [R1, #0]
;main.c, 88 :: 		i++;
0x1902	0x4610    MOV	R0, R2
0x1904	0x7800    LDRB	R0, [R0, #0]
0x1906	0x1C40    ADDS	R0, R0, #1
0x1908	0x7010    STRB	R0, [R2, #0]
;main.c, 89 :: 		}
0x190A	0xE008    B	L_INT_UART2_RX19
L_INT_UART2_RX18:
;main.c, 92 :: 		receive=0;
0x190C	0x2100    MOVS	R1, #0
0x190E	0x4806    LDR	R0, [PC, #24]
0x1910	0x7001    STRB	R1, [R0, #0]
;main.c, 93 :: 		i=0;
0x1912	0x2100    MOVS	R1, #0
0x1914	0x4805    LDR	R0, [PC, #20]
0x1916	0x7001    STRB	R1, [R0, #0]
;main.c, 94 :: 		stringUART=STIGAO;
0x1918	0x2101    MOVS	R1, #1
0x191A	0x4806    LDR	R0, [PC, #24]
0x191C	0x7001    STRB	R1, [R0, #0]
;main.c, 95 :: 		}
L_INT_UART2_RX19:
;main.c, 96 :: 		}
L_end_INT_UART2_RX:
0x191E	0x4770    BX	LR
0x1920	0xC0044006  	UART2_S1+0
0x1924	0xC0074006  	UART2_D+0
0x1928	0x00F11FFF  	_receive+0
0x192C	0x00011FFF  	_i+0
0x1930	0x01201FFF  	_rx_buffer+0
0x1934	0x00061FFF  	_stringUART+0
; end of _INT_UART2_RX
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;OLED_096.c,5 :: _OledFont [768]
0x2740	0x00000000 ;_OledFont+0
0x2744	0x00000000 ;_OledFont+4
0x2748	0x005F0000 ;_OledFont+8
0x274C	0x00000000 ;_OledFont+12
0x2750	0x00070000 ;_OledFont+16
0x2754	0x00000007 ;_OledFont+20
0x2758	0x147F1400 ;_OledFont+24
0x275C	0x0000147F ;_OledFont+28
0x2760	0x7F2A2400 ;_OledFont+32
0x2764	0x0000122A ;_OledFont+36
0x2768	0x08132300 ;_OledFont+40
0x276C	0x00006264 ;_OledFont+44
0x2770	0x55493600 ;_OledFont+48
0x2774	0x00005022 ;_OledFont+52
0x2778	0x03050000 ;_OledFont+56
0x277C	0x00000000 ;_OledFont+60
0x2780	0x41221C00 ;_OledFont+64
0x2784	0x00000000 ;_OledFont+68
0x2788	0x1C224100 ;_OledFont+72
0x278C	0x00000000 ;_OledFont+76
0x2790	0x1C2A0800 ;_OledFont+80
0x2794	0x0000082A ;_OledFont+84
0x2798	0x3E080800 ;_OledFont+88
0x279C	0x00000808 ;_OledFont+92
0x27A0	0x0060A000 ;_OledFont+96
0x27A4	0x00000000 ;_OledFont+100
0x27A8	0x08080800 ;_OledFont+104
0x27AC	0x00000808 ;_OledFont+108
0x27B0	0x00606000 ;_OledFont+112
0x27B4	0x00000000 ;_OledFont+116
0x27B8	0x08102000 ;_OledFont+120
0x27BC	0x00000204 ;_OledFont+124
0x27C0	0x49513E00 ;_OledFont+128
0x27C4	0x00003E45 ;_OledFont+132
0x27C8	0x7F420000 ;_OledFont+136
0x27CC	0x00000040 ;_OledFont+140
0x27D0	0x49516200 ;_OledFont+144
0x27D4	0x00004649 ;_OledFont+148
0x27D8	0x49412200 ;_OledFont+152
0x27DC	0x00003649 ;_OledFont+156
0x27E0	0x12141800 ;_OledFont+160
0x27E4	0x0000107F ;_OledFont+164
0x27E8	0x45452700 ;_OledFont+168
0x27EC	0x00003945 ;_OledFont+172
0x27F0	0x494A3C00 ;_OledFont+176
0x27F4	0x00003049 ;_OledFont+180
0x27F8	0x09710100 ;_OledFont+184
0x27FC	0x00000305 ;_OledFont+188
0x2800	0x49493600 ;_OledFont+192
0x2804	0x00003649 ;_OledFont+196
0x2808	0x49490600 ;_OledFont+200
0x280C	0x00001E29 ;_OledFont+204
0x2810	0x36360000 ;_OledFont+208
0x2814	0x00000000 ;_OledFont+212
0x2818	0x6CAC0000 ;_OledFont+216
0x281C	0x00000000 ;_OledFont+220
0x2820	0x22140800 ;_OledFont+224
0x2824	0x00000041 ;_OledFont+228
0x2828	0x14141400 ;_OledFont+232
0x282C	0x00001414 ;_OledFont+236
0x2830	0x14224100 ;_OledFont+240
0x2834	0x00000008 ;_OledFont+244
0x2838	0x51010200 ;_OledFont+248
0x283C	0x00000609 ;_OledFont+252
0x2840	0x79493200 ;_OledFont+256
0x2844	0x00003E41 ;_OledFont+260
0x2848	0x09097E00 ;_OledFont+264
0x284C	0x00007E09 ;_OledFont+268
0x2850	0x49497F00 ;_OledFont+272
0x2854	0x00003649 ;_OledFont+276
0x2858	0x41413E00 ;_OledFont+280
0x285C	0x00002241 ;_OledFont+284
0x2860	0x41417F00 ;_OledFont+288
0x2864	0x00001C22 ;_OledFont+292
0x2868	0x49497F00 ;_OledFont+296
0x286C	0x00004149 ;_OledFont+300
0x2870	0x09097F00 ;_OledFont+304
0x2874	0x00000109 ;_OledFont+308
0x2878	0x41413E00 ;_OledFont+312
0x287C	0x00007251 ;_OledFont+316
0x2880	0x08087F00 ;_OledFont+320
0x2884	0x00007F08 ;_OledFont+324
0x2888	0x417F4100 ;_OledFont+328
0x288C	0x00000000 ;_OledFont+332
0x2890	0x41402000 ;_OledFont+336
0x2894	0x0000013F ;_OledFont+340
0x2898	0x14087F00 ;_OledFont+344
0x289C	0x00004122 ;_OledFont+348
0x28A0	0x40407F00 ;_OledFont+352
0x28A4	0x00004040 ;_OledFont+356
0x28A8	0x0C027F00 ;_OledFont+360
0x28AC	0x00007F02 ;_OledFont+364
0x28B0	0x08047F00 ;_OledFont+368
0x28B4	0x00007F10 ;_OledFont+372
0x28B8	0x41413E00 ;_OledFont+376
0x28BC	0x00003E41 ;_OledFont+380
0x28C0	0x09097F00 ;_OledFont+384
0x28C4	0x00000609 ;_OledFont+388
0x28C8	0x51413E00 ;_OledFont+392
0x28CC	0x00005E21 ;_OledFont+396
0x28D0	0x19097F00 ;_OledFont+400
0x28D4	0x00004629 ;_OledFont+404
0x28D8	0x49492600 ;_OledFont+408
0x28DC	0x00003249 ;_OledFont+412
0x28E0	0x7F010100 ;_OledFont+416
0x28E4	0x00000101 ;_OledFont+420
0x28E8	0x40403F00 ;_OledFont+424
0x28EC	0x00003F40 ;_OledFont+428
0x28F0	0x40201F00 ;_OledFont+432
0x28F4	0x00001F20 ;_OledFont+436
0x28F8	0x38403F00 ;_OledFont+440
0x28FC	0x00003F40 ;_OledFont+444
0x2900	0x08146300 ;_OledFont+448
0x2904	0x00006314 ;_OledFont+452
0x2908	0x78040300 ;_OledFont+456
0x290C	0x00000304 ;_OledFont+460
0x2910	0x49516100 ;_OledFont+464
0x2914	0x00004345 ;_OledFont+468
0x2918	0x41417F00 ;_OledFont+472
0x291C	0x00000000 ;_OledFont+476
0x2920	0x08040200 ;_OledFont+480
0x2924	0x00002010 ;_OledFont+484
0x2928	0x7F414100 ;_OledFont+488
0x292C	0x00000000 ;_OledFont+492
0x2930	0x01020400 ;_OledFont+496
0x2934	0x00000402 ;_OledFont+500
0x2938	0x80808000 ;_OledFont+504
0x293C	0x00008080 ;_OledFont+508
0x2940	0x04020100 ;_OledFont+512
0x2944	0x00000000 ;_OledFont+516
0x2948	0x54542000 ;_OledFont+520
0x294C	0x00007854 ;_OledFont+524
0x2950	0x44487F00 ;_OledFont+528
0x2954	0x00003844 ;_OledFont+532
0x2958	0x44443800 ;_OledFont+536
0x295C	0x00000028 ;_OledFont+540
0x2960	0x44443800 ;_OledFont+544
0x2964	0x00007F48 ;_OledFont+548
0x2968	0x54543800 ;_OledFont+552
0x296C	0x00001854 ;_OledFont+556
0x2970	0x097E0800 ;_OledFont+560
0x2974	0x00000002 ;_OledFont+564
0x2978	0xA4A41800 ;_OledFont+568
0x297C	0x00007CA4 ;_OledFont+572
0x2980	0x04087F00 ;_OledFont+576
0x2984	0x00007804 ;_OledFont+580
0x2988	0x007D0000 ;_OledFont+584
0x298C	0x00000000 ;_OledFont+588
0x2990	0x7D848000 ;_OledFont+592
0x2994	0x00000000 ;_OledFont+596
0x2998	0x28107F00 ;_OledFont+600
0x299C	0x00000044 ;_OledFont+604
0x29A0	0x407F4100 ;_OledFont+608
0x29A4	0x00000000 ;_OledFont+612
0x29A8	0x18047C00 ;_OledFont+616
0x29AC	0x00007804 ;_OledFont+620
0x29B0	0x04087C00 ;_OledFont+624
0x29B4	0x0000007C ;_OledFont+628
0x29B8	0x44443800 ;_OledFont+632
0x29BC	0x00000038 ;_OledFont+636
0x29C0	0x2424FC00 ;_OledFont+640
0x29C4	0x00000018 ;_OledFont+644
0x29C8	0x24241800 ;_OledFont+648
0x29CC	0x000000FC ;_OledFont+652
0x29D0	0x087C0000 ;_OledFont+656
0x29D4	0x00000004 ;_OledFont+660
0x29D8	0x54544800 ;_OledFont+664
0x29DC	0x00000024 ;_OledFont+668
0x29E0	0x447F0400 ;_OledFont+672
0x29E4	0x00000000 ;_OledFont+676
0x29E8	0x40403C00 ;_OledFont+680
0x29EC	0x0000007C ;_OledFont+684
0x29F0	0x40201C00 ;_OledFont+688
0x29F4	0x00001C20 ;_OledFont+692
0x29F8	0x30403C00 ;_OledFont+696
0x29FC	0x00003C40 ;_OledFont+700
0x2A00	0x10284400 ;_OledFont+704
0x2A04	0x00004428 ;_OledFont+708
0x2A08	0xA0A01C00 ;_OledFont+712
0x2A0C	0x0000007C ;_OledFont+716
0x2A10	0x54644400 ;_OledFont+720
0x2A14	0x0000444C ;_OledFont+724
0x2A18	0x41360800 ;_OledFont+728
0x2A1C	0x00000000 ;_OledFont+732
0x2A20	0x007F0000 ;_OledFont+736
0x2A24	0x00000000 ;_OledFont+740
0x2A28	0x08364100 ;_OledFont+744
0x2A2C	0x00000000 ;_OledFont+748
0x2A30	0x01010200 ;_OledFont+752
0x2A34	0x00000102 ;_OledFont+756
0x2A38	0x05050200 ;_OledFont+760
0x2A3C	0x00000002 ;_OledFont+764
; end of _OledFont
;__Lib_I2C_012.c,32 :: _divTable [400]
0x2A40	0x00000000 ;_divTable+0
0x2A44	0x00000014 ;_divTable+4
0x2A48	0x00000001 ;_divTable+8
0x2A4C	0x00000016 ;_divTable+12
0x2A50	0x00000002 ;_divTable+16
0x2A54	0x00000018 ;_divTable+20
0x2A58	0x00000003 ;_divTable+24
0x2A5C	0x0000001A ;_divTable+28
0x2A60	0x00000004 ;_divTable+32
0x2A64	0x0000001C ;_divTable+36
0x2A68	0x00000005 ;_divTable+40
0x2A6C	0x0000001E ;_divTable+44
0x2A70	0x00000009 ;_divTable+48
0x2A74	0x00000020 ;_divTable+52
0x2A78	0x00000006 ;_divTable+56
0x2A7C	0x00000022 ;_divTable+60
0x2A80	0x0000000A ;_divTable+64
0x2A84	0x00000024 ;_divTable+68
0x2A88	0x00000007 ;_divTable+72
0x2A8C	0x00000028 ;_divTable+76
0x2A90	0x0000000C ;_divTable+80
0x2A94	0x0000002C ;_divTable+84
0x2A98	0x00000010 ;_divTable+88
0x2A9C	0x00000030 ;_divTable+92
0x2AA0	0x00000011 ;_divTable+96
0x2AA4	0x00000038 ;_divTable+100
0x2AA8	0x00000012 ;_divTable+104
0x2AAC	0x00000040 ;_divTable+108
0x2AB0	0x0000000F ;_divTable+112
0x2AB4	0x00000044 ;_divTable+116
0x2AB8	0x00000013 ;_divTable+120
0x2ABC	0x00000048 ;_divTable+124
0x2AC0	0x00000014 ;_divTable+128
0x2AC4	0x00000050 ;_divTable+132
0x2AC8	0x00000015 ;_divTable+136
0x2ACC	0x00000058 ;_divTable+140
0x2AD0	0x00000019 ;_divTable+144
0x2AD4	0x00000060 ;_divTable+148
0x2AD8	0x00000016 ;_divTable+152
0x2ADC	0x00000068 ;_divTable+156
0x2AE0	0x0000001A ;_divTable+160
0x2AE4	0x00000070 ;_divTable+164
0x2AE8	0x00000017 ;_divTable+168
0x2AEC	0x00000080 ;_divTable+172
0x2AF0	0x0000001C ;_divTable+176
0x2AF4	0x00000090 ;_divTable+180
0x2AF8	0x0000001D ;_divTable+184
0x2AFC	0x000000A0 ;_divTable+188
0x2B00	0x0000001E ;_divTable+192
0x2B04	0x000000C0 ;_divTable+196
0x2B08	0x00000022 ;_divTable+200
0x2B0C	0x000000E0 ;_divTable+204
0x2B10	0x0000001F ;_divTable+208
0x2B14	0x000000F0 ;_divTable+212
0x2B18	0x00000023 ;_divTable+216
0x2B1C	0x00000100 ;_divTable+220
0x2B20	0x00000024 ;_divTable+224
0x2B24	0x00000120 ;_divTable+228
0x2B28	0x00000025 ;_divTable+232
0x2B2C	0x00000140 ;_divTable+236
0x2B30	0x00000026 ;_divTable+240
0x2B34	0x00000180 ;_divTable+244
0x2B38	0x0000002A ;_divTable+248
0x2B3C	0x000001C0 ;_divTable+252
0x2B40	0x00000027 ;_divTable+256
0x2B44	0x000001E0 ;_divTable+260
0x2B48	0x0000002B ;_divTable+264
0x2B4C	0x00000200 ;_divTable+268
0x2B50	0x0000002C ;_divTable+272
0x2B54	0x00000240 ;_divTable+276
0x2B58	0x0000002D ;_divTable+280
0x2B5C	0x00000280 ;_divTable+284
0x2B60	0x0000002E ;_divTable+288
0x2B64	0x00000300 ;_divTable+292
0x2B68	0x00000032 ;_divTable+296
0x2B6C	0x00000380 ;_divTable+300
0x2B70	0x0000002F ;_divTable+304
0x2B74	0x000003C0 ;_divTable+308
0x2B78	0x00000033 ;_divTable+312
0x2B7C	0x00000400 ;_divTable+316
0x2B80	0x00000034 ;_divTable+320
0x2B84	0x00000480 ;_divTable+324
0x2B88	0x00000035 ;_divTable+328
0x2B8C	0x00000500 ;_divTable+332
0x2B90	0x00000036 ;_divTable+336
0x2B94	0x00000600 ;_divTable+340
0x2B98	0x0000003A ;_divTable+344
0x2B9C	0x00000700 ;_divTable+348
0x2BA0	0x00000037 ;_divTable+352
0x2BA4	0x00000780 ;_divTable+356
0x2BA8	0x0000003B ;_divTable+360
0x2BAC	0x00000800 ;_divTable+364
0x2BB0	0x0000003C ;_divTable+368
0x2BB4	0x00000900 ;_divTable+372
0x2BB8	0x0000003D ;_divTable+376
0x2BBC	0x00000A00 ;_divTable+380
0x2BC0	0x0000003E ;_divTable+384
0x2BC4	0x00000C00 ;_divTable+388
0x2BC8	0x0000003F ;_divTable+392
0x2BCC	0x00000F00 ;_divTable+396
; end of _divTable
;,0 :: _initBlock_3 [2]
; Containing: ?ICS_a [1]
;             ?ICS_i [1]
0x2BD0	0x0000 ;_initBlock_3+0 : ?ICS_a at 0x2BD0 : ?ICS_i at 0x2BD1
; end of _initBlock_3
;,0 :: _initBlock_4 [2]
; Containing: ?ICS?lstr1_main [1]
;             ?ICS?lstr2_main [1]
0x2BD2	0x0000 ;_initBlock_4+0 : ?ICS?lstr1_main at 0x2BD2 : ?ICS?lstr2_main at 0x2BD3
; end of _initBlock_4
;,0 :: _initBlock_5 [2]
; Containing: ?ICS?lstr3_main [1]
;             ?ICS_stanje [1]
0x2BD4	0x0000 ;_initBlock_5+0 : ?ICS?lstr3_main at 0x2BD4 : ?ICS_stanje at 0x2BD5
; end of _initBlock_5
;,0 :: _initBlock_6 [4]
; Containing: ?ICS_stringUART [1]
;             ?ICS?lstr5_main [3]
0x2BD6	0x004B4F00 ;_initBlock_6+0 : ?ICS_stringUART at 0x2BD6 : ?ICS?lstr5_main at 0x2BD7
; end of _initBlock_6
;main.c,0 :: ?ICS?lstr6_main [12]
0x2BDA	0x6A6C6B55 ;?ICS?lstr6_main+0
0x2BDE	0x6E656375 ;?ICS?lstr6_main+4
0x2BE2	0x00656A20 ;?ICS?lstr6_main+8
; end of ?ICS?lstr6_main
;main.c,0 :: ?ICS?lstr7_main [6]
0x2BE6	0x65646F6D ;?ICS?lstr7_main+0
0x2BEA	0x006D ;?ICS?lstr7_main+4
; end of ?ICS?lstr7_main
;,0 :: _initBlock_9 [26]
; Containing: ?ICS?lstr9_main [3]
;             ?ICS?lstr10_main [14]
;             ?ICS?lstr11_main [6]
;             ?ICS?lstr18_main [3]
0x2BEC	0x50004B4F ;_initBlock_9+0 : ?ICS?lstr9_main at 0x2BEC : ?ICS?lstr10_main at 0x2BEF
0x2BF0	0x616A6972 ;_initBlock_9+4
0x2BF4	0x656A6C76 ;_initBlock_9+8
0x2BF8	0x616E206E ;_initBlock_9+12
0x2BFC	0x65726D00 ;_initBlock_9+16 : ?ICS?lstr11_main at 0x2BFD
0x2C00	0x4F00757A ;_initBlock_9+20 : ?ICS?lstr18_main at 0x2C03
0x2C04	0x004B ;_initBlock_9+24
; end of _initBlock_9
;,0 :: _initBlock_10 [22]
; Containing: ?ICS?lstr20_main [13]
;             ?ICS?lstr21_main [9]
0x2C06	0x616B6543 ;_initBlock_10+0 : ?ICS?lstr20_main at 0x2C06
0x2C0A	0x6F70206D ;_initBlock_10+4
0x2C0E	0x756B7572 ;_initBlock_10+8
0x2C12	0x41502B00 ;_initBlock_10+12 : ?ICS?lstr21_main at 0x2C13
0x2C16	0x4E494B52 ;_initBlock_10+16
0x2C1A	0x0047 ;_initBlock_10+20
; end of _initBlock_10
;,0 :: _initBlock_11 [22]
; Containing: ?ICS?lstr22_main [9]
;             ?ICS?lstr24_main [13]
0x2C1C	0x5241502D ;_initBlock_11+0 : ?ICS?lstr22_main at 0x2C1C
0x2C20	0x474E494B ;_initBlock_11+4
0x2C24	0x6B654300 ;_initBlock_11+8 : ?ICS?lstr24_main at 0x2C25
0x2C28	0x70206D61 ;_initBlock_11+12
0x2C2C	0x6B75726F ;_initBlock_11+16
0x2C30	0x0075 ;_initBlock_11+20
; end of _initBlock_11
;,0 :: _initBlock_12 [26]
; Containing: ?ICS?lstr25_main [9]
;             ?ICS?lstr26_main [4]
;             ?ICS?lstr27_main [13]
0x2C32	0x5241502B ;_initBlock_12+0 : ?ICS?lstr25_main at 0x2C32
0x2C36	0x474E494B ;_initBlock_12+4
0x2C3A	0x31383300 ;_initBlock_12+8 : ?ICS?lstr26_main at 0x2C3B
0x2C3E	0x6F724200 ;_initBlock_12+12 : ?ICS?lstr27_main at 0x2C3F
0x2C42	0x2075206A ;_initBlock_12+16
0x2C46	0x697A6162 ;_initBlock_12+20
0x2C4A	0x002E ;_initBlock_12+24
; end of _initBlock_12
;main.c,0 :: ?ICS?lstr28_main [12]
0x2C4C	0x6A6F7242 ;?ICS?lstr28_main+0
0x2C50	0x6A696E20 ;?ICS?lstr28_main+4
0x2C54	0x00752065 ;?ICS?lstr28_main+8
; end of ?ICS?lstr28_main
;,0 :: _initBlock_14 [42]
; Containing: ?ICS?lstr29_main [5]
;             ?ICS?lstr30_main [14]
;             ?ICS?lstr31_main [8]
;             ?ICS?lstr32_main [6]
;             ?ICS?lstr33_main [9]
0x2C58	0x697A6162 ;_initBlock_14+0 : ?ICS?lstr29_main at 0x2C58
0x2C5C	0x6D654E00 ;_initBlock_14+4 : ?ICS?lstr30_main at 0x2C5D
0x2C60	0x72702061 ;_initBlock_14+8
0x2C64	0x6F74736F ;_initBlock_14+12
0x2C68	0x75006172 ;_initBlock_14+16 : ?ICS?lstr31_main at 0x2C6B
0x2C6C	0x7A616220 ;_initBlock_14+20
0x2C70	0x42002E69 ;_initBlock_14+24 : ?ICS?lstr32_main at 0x2C73
0x2C74	0x206A6F72 ;_initBlock_14+28
0x2C78	0x41502D00 ;_initBlock_14+32 : ?ICS?lstr33_main at 0x2C79
0x2C7C	0x4E494B52 ;_initBlock_14+36
0x2C80	0x0047 ;_initBlock_14+40
; end of _initBlock_14
;main.c,0 :: ?ICS?lstr34_main [4]
0x2C82	0x00313833 ;?ICS?lstr34_main+0
; end of ?ICS?lstr34_main
;,0 :: _initBlock_16 [34]
; Containing: ?ICS?lstr35_main [13]
;             ?ICS?lstr36_main [8]
;             ?ICS?lstr37_main [4]
;             ?ICS?lstr38_main [9]
0x2C86	0x6A6F7242 ;_initBlock_16+0 : ?ICS?lstr35_main at 0x2C86
0x2C8A	0x72626F20 ;_initBlock_16+4
0x2C8E	0x6E617369 ;_initBlock_16+8
0x2C92	0x207A6900 ;_initBlock_16+12 : ?ICS?lstr36_main at 0x2C93
0x2C96	0x657A6162 ;_initBlock_16+16
0x2C9A	0x31383300 ;_initBlock_16+20 : ?ICS?lstr37_main at 0x2C9B
0x2C9E	0x7A6F5000 ;_initBlock_16+24 : ?ICS?lstr38_main at 0x2C9F
0x2CA2	0x7469766F ;_initBlock_16+28
0x2CA6	0x0065 ;_initBlock_16+32
; end of _initBlock_16
;main.c,0 :: ?ICS?lstr39_main [14]
0x2CA8	0x6E61765A ;?ICS?lstr39_main+0
0x2CAC	0x7520656A ;?ICS?lstr39_main+4
0x2CB0	0x6B6F7420 ;?ICS?lstr39_main+8
0x2CB4	0x0075 ;?ICS?lstr39_main+12
; end of ?ICS?lstr39_main
;main.c,0 :: ?ICS?lstr40_main [11]
0x2CB6	0x6B726150 ;?ICS?lstr40_main+0
0x2CBA	0x6E617269 ;?ICS?lstr40_main+4
0x2CBE	0x00656A ;?ICS?lstr40_main+8
; end of ?ICS?lstr40_main
;__Lib_GPIO_MK64_Defs.c,776 :: __GPIO_Module_I2C1_PE1_0 [108]
0x2CC4	0x00000681 ;__GPIO_Module_I2C1_PE1_0+0
0x2CC8	0x00000680 ;__GPIO_Module_I2C1_PE1_0+4
0x2CCC	0xFFFFFFFF ;__GPIO_Module_I2C1_PE1_0+8
0x2CD0	0x00000000 ;__GPIO_Module_I2C1_PE1_0+12
0x2CD4	0x00000000 ;__GPIO_Module_I2C1_PE1_0+16
0x2CD8	0x00000000 ;__GPIO_Module_I2C1_PE1_0+20
0x2CDC	0x00000000 ;__GPIO_Module_I2C1_PE1_0+24
0x2CE0	0x00000000 ;__GPIO_Module_I2C1_PE1_0+28
0x2CE4	0x00000000 ;__GPIO_Module_I2C1_PE1_0+32
0x2CE8	0x00000000 ;__GPIO_Module_I2C1_PE1_0+36
0x2CEC	0x00000000 ;__GPIO_Module_I2C1_PE1_0+40
0x2CF0	0x00000000 ;__GPIO_Module_I2C1_PE1_0+44
0x2CF4	0x00000000 ;__GPIO_Module_I2C1_PE1_0+48
0x2CF8	0x00080023 ;__GPIO_Module_I2C1_PE1_0+52
0x2CFC	0x00080023 ;__GPIO_Module_I2C1_PE1_0+56
0x2D00	0xFFFFFFFF ;__GPIO_Module_I2C1_PE1_0+60
0x2D04	0x00000000 ;__GPIO_Module_I2C1_PE1_0+64
0x2D08	0x00000000 ;__GPIO_Module_I2C1_PE1_0+68
0x2D0C	0x00000000 ;__GPIO_Module_I2C1_PE1_0+72
0x2D10	0x00000000 ;__GPIO_Module_I2C1_PE1_0+76
0x2D14	0x00000000 ;__GPIO_Module_I2C1_PE1_0+80
0x2D18	0x00000000 ;__GPIO_Module_I2C1_PE1_0+84
0x2D1C	0x00000000 ;__GPIO_Module_I2C1_PE1_0+88
0x2D20	0x00000000 ;__GPIO_Module_I2C1_PE1_0+92
0x2D24	0x00000000 ;__GPIO_Module_I2C1_PE1_0+96
0x2D28	0x00000000 ;__GPIO_Module_I2C1_PE1_0+100
0x2D2C	0x00000000 ;__GPIO_Module_I2C1_PE1_0+104
; end of __GPIO_Module_I2C1_PE1_0
;__Lib_GPIO_MK64_Defs.c,453 :: __GPIO_Module_UART2_PD3_2 [108]
0x2D30	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x2D34	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x2D38	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x2D3C	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x2D40	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x2D44	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x2D48	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x2D4C	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x2D50	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x2D54	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x2D58	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x2D5C	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x2D60	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x2D64	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x2D68	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x2D6C	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x2D70	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x2D74	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x2D78	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x2D7C	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x2D80	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x2D84	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x2D88	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x2D8C	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x2D90	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x2D94	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x2D98	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;main.c,0 :: ?ICS_index [2]
0x2D9C	0xFFFF ;?ICS_index+0
; end of ?ICS_index
;main.c,0 :: ?ICS?lstr41_main [10]
0x2D9E	0x6B726150 ;?ICS?lstr41_main+0
0x2DA2	0x6E617269 ;?ICS?lstr41_main+4
0x2DA6	0x006F ;?ICS?lstr41_main+8
; end of ?ICS?lstr41_main
;,0 :: _initBlock_23 [22]
; Containing: ?ICS?lstr42_main [15]
;             ?ICS?lstr43_main [7]
0x2DA8	0x616D654E ;_initBlock_23+0 : ?ICS?lstr42_main at 0x2DA8
0x2DAC	0x6F6C7320 ;_initBlock_23+4
0x2DB0	0x6E646F62 ;_initBlock_23+8
0x2DB4	0x6D006869 ;_initBlock_23+12 : ?ICS?lstr43_main at 0x2DB7
0x2DB8	0x7473656A ;_initBlock_23+16
0x2DBC	0x0061 ;_initBlock_23+20
; end of _initBlock_23
;main.c,0 :: ?lstr_23_main [19]
0x2DBE	0x432B5441 ;?lstr_23_main+0
0x2DC2	0x3D494D4E ;?lstr_23_main+4
0x2DC6	0x2C322C31 ;?lstr_23_main+8
0x2DCA	0x2C302C30 ;?lstr_23_main+12
0x2DCE	0x000D30 ;?lstr_23_main+16
; end of ?lstr_23_main
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C0_TIMEOUT [4]
0x2DD4	0x00000000 ;?ICS__Lib_I2C_012__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C0_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C1_TIMEOUT [4]
0x2DD8	0x00000000 ;?ICS__Lib_I2C_012__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C1_TIMEOUT
;__Lib_I2C_012.c,0 :: ?ICS__Lib_I2C_012__I2C2_TIMEOUT [4]
0x2DDC	0x00000000 ;?ICS__Lib_I2C_012__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_012__I2C2_TIMEOUT
;,0 :: _initBlock_28 [22]
; Containing: ?lstr_17_main [11]
;             ?lstr_13_main [11]
0x2DE0	0x432B5441 ;_initBlock_28+0 : ?lstr_17_main at 0x2DE0
0x2DE4	0x3D44474D ;_initBlock_28+4
0x2DE8	0x41000D34 ;_initBlock_28+8 : ?lstr_13_main at 0x2DEB
0x2DEC	0x4D432B54 ;_initBlock_28+12
0x2DF0	0x303D4447 ;_initBlock_28+16
0x2DF4	0x000D ;_initBlock_28+20
; end of _initBlock_28
;,0 :: _initBlock_29 [22]
; Containing: ?lstr_12_main [11]
;             ?lstr_8_main [11]
0x2DF6	0x432B5441 ;_initBlock_29+0 : ?lstr_12_main at 0x2DF6
0x2DFA	0x3D46474D ;_initBlock_29+4
0x2DFE	0x41000D31 ;_initBlock_29+8 : ?lstr_8_main at 0x2E01
0x2E02	0x52432B54 ;_initBlock_29+12
0x2E06	0x313D4745 ;_initBlock_29+16
0x2E0A	0x000D ;_initBlock_29+20
; end of _initBlock_29
;,0 :: _initBlock_30 [22]
; Containing: ?lstr_14_main [11]
;             ?lstr_16_main [11]
0x2E0C	0x432B5441 ;_initBlock_30+0 : ?lstr_14_main at 0x2E0C
0x2E10	0x3D44474D ;_initBlock_30+4
0x2E14	0x41000D31 ;_initBlock_30+8 : ?lstr_16_main at 0x2E17
0x2E18	0x4D432B54 ;_initBlock_30+12
0x2E1C	0x333D4447 ;_initBlock_30+16
0x2E20	0x000D ;_initBlock_30+20
; end of _initBlock_30
;,0 :: _initBlock_31 [21]
; Containing: ?lstr_15_main [11]
;             ?lstr_19_main [6]
;             ?lstr_4_main [4]
0x2E22	0x432B5441 ;_initBlock_31+0 : ?lstr_15_main at 0x2E22
0x2E26	0x3D44474D ;_initBlock_31+4
0x2E2A	0x41000D32 ;_initBlock_31+8 : ?lstr_19_main at 0x2E2D
0x2E2E	0x0D304554 ;_initBlock_31+12
0x2E32	0x0D544100 ;_initBlock_31+16 : ?lstr_4_main at 0x2E33
0x2E36	0x00 ;_initBlock_31+20
; end of _initBlock_31
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x0428      [12]    _Get_Fosc_kHz
0x0434      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x048C     [128]    _SIM_GetClocksFrequency
0x050C     [260]    __Lib_I2C_012_I2Cx_Stop
0x0610     [200]    __Lib_I2C_012_I2Cx_WriteByte
0x06D8     [152]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x0770      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x07A8      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x07B4     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x0828      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x0848     [328]    __Lib_I2C_012_I2Cx_Start
0x0990     [492]    __Lib_I2C_012_I2Cx_Write
0x0B7C      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0B8C      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x0B9C     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x0C30      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0C60      [74]    _GPIO_Alternate_Function_Enable
0x0CAC     [332]    __Lib_UART_012345_UART_AssignPtr
0x0DF8      [94]    _memmove
0x0E58      [24]    _I2C1_Start
0x0E70     [180]    __Lib_GPIO_GPIO_HAL_Config
0x0F24      [36]    _I2C1_Write
0x0F48      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x0FA8      [80]    _oledPutChar
0x0FF8      [72]    _oledGotoYX
0x1040      [40]    _strchr
0x1068      [38]    _strcmp
0x1090      [58]    _strncmp
0x10CC      [28]    _Uart2_SendChar
0x10E8      [28]    _strlen
0x1104      [42]    _oledCommand
0x1130      [18]    _GPIO_Config
0x1144      [60]    _UART2_Init
0x1180     [416]    __Lib_I2C_012_I2Cx_Init_Advanced
0x1320      [24]    _GPIO_Digital_Output
0x1338      [92]    _oledPrint
0x1394      [64]    _UART2_Inicijalizacija
0x13D4      [32]    _memset
0x13F4      [76]    _pronadjiSlobodnuLed
0x1440      [80]    _provjeriBrojUBazi
0x1490     [108]    _dodajBrojUBazu
0x14FC      [48]    _clear_rx_buffer
0x152C     [100]    _obrisiBrojIzBaze
0x1590      [66]    _strstr
0x15D4     [120]    _NVIC_IntEnable
0x164C      [84]    _oledClear
0x16A0      [24]    _GPIO_Digital_Input
0x16B8      [20]    ___CC2DW
0x16CC      [58]    ___FillZeros
0x1708      [40]    _strcpy
0x1730      [32]    _Uart2_WriteString
0x1750      [28]    _I2C1_Init_Advanced
0x176C     [200]    _Init_OLED
0x1834     [112]    _GSM_PowerON
0x18A4       [8]    ___GenExcept
0x18AC      [44]    ___EnableFPU
0x18D8      [96]    _INT_UART2_RX
0x1938    [2240]    _main
0x21F8    [1332]    __Lib_System_InitialSetUpRCCRCC2
0x272C      [20]    __Lib_System_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x1FFF0000       [1]    _a
0x1FFF0001       [1]    _i
0x1FFF0002       [1]    ?lstr1_main
0x1FFF0003       [1]    ?lstr2_main
0x1FFF0004       [1]    ?lstr3_main
0x1FFF0005       [1]    _stanje
0x1FFF0006       [1]    _stringUART
0x1FFF0007       [3]    ?lstr5_main
0x1FFF000A      [12]    ?lstr6_main
0x1FFF0016       [6]    ?lstr7_main
0x1FFF001C       [3]    ?lstr9_main
0x1FFF001F      [14]    ?lstr10_main
0x1FFF002D       [6]    ?lstr11_main
0x1FFF0033       [3]    ?lstr18_main
0x1FFF0036      [13]    ?lstr20_main
0x1FFF0043       [9]    ?lstr21_main
0x1FFF004C       [9]    ?lstr22_main
0x1FFF0055      [13]    ?lstr24_main
0x1FFF0062       [9]    ?lstr25_main
0x1FFF006B       [4]    ?lstr26_main
0x1FFF006F      [13]    ?lstr27_main
0x1FFF007C      [12]    ?lstr28_main
0x1FFF0088       [5]    ?lstr29_main
0x1FFF008D      [14]    ?lstr30_main
0x1FFF009B       [8]    ?lstr31_main
0x1FFF00A3       [6]    ?lstr32_main
0x1FFF00A9       [9]    ?lstr33_main
0x1FFF00B2       [4]    ?lstr34_main
0x1FFF00B6      [13]    ?lstr35_main
0x1FFF00C3       [8]    ?lstr36_main
0x1FFF00CB       [4]    ?lstr37_main
0x1FFF00CF       [9]    ?lstr38_main
0x1FFF00D8      [14]    ?lstr39_main
0x1FFF00E6      [11]    ?lstr40_main
0x1FFF00F1       [1]    _receive
0x1FFF00F2       [2]    _index
0x1FFF00F4      [10]    ?lstr41_main
0x1FFF00FE      [15]    ?lstr42_main
0x1FFF010D       [7]    ?lstr43_main
0x1FFF0114       [4]    __Lib_I2C_012__I2C0_TIMEOUT
0x1FFF0118       [4]    __Lib_I2C_012__I2C1_TIMEOUT
0x1FFF011C       [4]    __Lib_I2C_012__I2C2_TIMEOUT
0x1FFF0120     [256]    _rx_buffer
0x1FFF0220      [13]    _baza
0x1FFF022E       [2]    _x
0x1FFF0230       [4]    _br
0x1FFF0234      [13]    _phoneNumber
0x1FFF0244       [4]    _s
0x1FFF0248      [13]    _broj
0x1FFF0255      [13]    _mob
0x1FFF0264       [4]    ___System_CLOCK_IN_KHZ
0x1FFF0268       [4]    _I2C0_Timeout_Ptr
0x1FFF026C       [4]    _I2C1_Timeout_Ptr
0x1FFF0270       [4]    _I2C2_Timeout_Ptr
0x1FFF0274       [4]    _I2C_Start_Ptr
0x1FFF0278       [4]    _I2C_Read_Ptr
0x1FFF027C       [4]    _I2C_Write_Ptr
0x1FFF0280       [4]    _UART_Wr_Ptr
0x1FFF0284       [4]    _UART_Rd_Ptr
0x1FFF0288       [4]    _UART_Rdy_Ptr
0x1FFF028C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2740     [768]    _OledFont
0x2A40     [400]    _divTable
0x2BD0       [1]    ?ICS_a
0x2BD1       [1]    ?ICS_i
0x2BD2       [1]    ?ICS?lstr1_main
0x2BD3       [1]    ?ICS?lstr2_main
0x2BD4       [1]    ?ICS?lstr3_main
0x2BD5       [1]    ?ICS_stanje
0x2BD6       [1]    ?ICS_stringUART
0x2BD7       [3]    ?ICS?lstr5_main
0x2BDA      [12]    ?ICS?lstr6_main
0x2BE6       [6]    ?ICS?lstr7_main
0x2BEC       [3]    ?ICS?lstr9_main
0x2BEF      [14]    ?ICS?lstr10_main
0x2BFD       [6]    ?ICS?lstr11_main
0x2C03       [3]    ?ICS?lstr18_main
0x2C06      [13]    ?ICS?lstr20_main
0x2C13       [9]    ?ICS?lstr21_main
0x2C1C       [9]    ?ICS?lstr22_main
0x2C25      [13]    ?ICS?lstr24_main
0x2C32       [9]    ?ICS?lstr25_main
0x2C3B       [4]    ?ICS?lstr26_main
0x2C3F      [13]    ?ICS?lstr27_main
0x2C4C      [12]    ?ICS?lstr28_main
0x2C58       [5]    ?ICS?lstr29_main
0x2C5D      [14]    ?ICS?lstr30_main
0x2C6B       [8]    ?ICS?lstr31_main
0x2C73       [6]    ?ICS?lstr32_main
0x2C79       [9]    ?ICS?lstr33_main
0x2C82       [4]    ?ICS?lstr34_main
0x2C86      [13]    ?ICS?lstr35_main
0x2C93       [8]    ?ICS?lstr36_main
0x2C9B       [4]    ?ICS?lstr37_main
0x2C9F       [9]    ?ICS?lstr38_main
0x2CA8      [14]    ?ICS?lstr39_main
0x2CB6      [11]    ?ICS?lstr40_main
0x2CC4     [108]    __GPIO_Module_I2C1_PE1_0
0x2D30     [108]    __GPIO_Module_UART2_PD3_2
0x2D9C       [2]    ?ICS_index
0x2D9E      [10]    ?ICS?lstr41_main
0x2DA8      [15]    ?ICS?lstr42_main
0x2DB7       [7]    ?ICS?lstr43_main
0x2DBE      [19]    ?lstr_23_main
0x2DD4       [4]    ?ICS__Lib_I2C_012__I2C0_TIMEOUT
0x2DD8       [4]    ?ICS__Lib_I2C_012__I2C1_TIMEOUT
0x2DDC       [4]    ?ICS__Lib_I2C_012__I2C2_TIMEOUT
0x2DE0      [11]    ?lstr_17_main
0x2DEB      [11]    ?lstr_13_main
0x2DF6      [11]    ?lstr_12_main
0x2E01      [11]    ?lstr_8_main
0x2E0C      [11]    ?lstr_14_main
0x2E17      [11]    ?lstr_16_main
0x2E22      [11]    ?lstr_15_main
0x2E2D       [6]    ?lstr_19_main
0x2E33       [4]    ?lstr_4_main
