// Seed: 136085836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_28 = 0;
  output wire id_2;
  input wire id_1;
  logic [-1 : 1  ==  1] id_5 = 1 - (id_5);
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire [1  +  -1 : -1] id_5;
  wire id_6;
  tri  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ;
  module_0 modCall_1 (
      id_40,
      id_27,
      id_23,
      id_44
  );
  assign id_19 = id_19 - id_0 ? (id_25) : id_22 ? id_10 : id_23 ? 1'b0 : id_1 ==? 1;
endmodule
