ARM GAS  /tmp/ccF0F8f4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB130:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccF0F8f4.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU3
  48              		.loc 1 38 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 43 3 is_stmt 1 view .LVU5
  53              		.loc 1 43 18 is_stmt 0 view .LVU6
  54 0014 1248     		ldr	r0, .L7
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 44 3 is_stmt 1 view .LVU7
  58              		.loc 1 44 24 is_stmt 0 view .LVU8
  59 001c 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  63              		.loc 1 46 3 is_stmt 1 view .LVU11
  64              		.loc 1 46 21 is_stmt 0 view .LVU12
  65 0020 4FF6FF72 		movw	r2, #65535
  66 0024 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccF0F8f4.s 			page 3


  69 0026 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 48 3 is_stmt 1 view .LVU15
  71              		.loc 1 48 32 is_stmt 0 view .LVU16
  72 0028 8023     		movs	r3, #128
  73 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  74              		.loc 1 49 3 is_stmt 1 view .LVU17
  75              		.loc 1 49 23 is_stmt 0 view .LVU18
  76 002c 0323     		movs	r3, #3
  77 002e 0393     		str	r3, [sp, #12]
  50:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 50 3 is_stmt 1 view .LVU19
  51:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 51 3 view .LVU20
  80              		.loc 1 51 24 is_stmt 0 view .LVU21
  81 0030 0123     		movs	r3, #1
  82 0032 0593     		str	r3, [sp, #20]
  52:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  83              		.loc 1 52 3 is_stmt 1 view .LVU22
  53:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  84              		.loc 1 53 3 view .LVU23
  54:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  85              		.loc 1 54 3 view .LVU24
  55:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  86              		.loc 1 55 3 view .LVU25
  87              		.loc 1 55 24 is_stmt 0 view .LVU26
  88 0034 0993     		str	r3, [sp, #36]
  56:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  89              		.loc 1 56 3 is_stmt 1 view .LVU27
  57:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  90              		.loc 1 57 3 view .LVU28
  58:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  91              		.loc 1 58 3 view .LVU29
  92              		.loc 1 58 7 is_stmt 0 view .LVU30
  93 0036 03A9     		add	r1, sp, #12
  94 0038 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  95              	.LVL1:
  96              		.loc 1 58 6 view .LVU31
  97 003c 50B9     		cbnz	r0, .L5
  98              	.L2:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  99              		.loc 1 62 3 is_stmt 1 view .LVU32
 100              		.loc 1 62 37 is_stmt 0 view .LVU33
 101 003e 0023     		movs	r3, #0
 102 0040 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 103              		.loc 1 63 3 is_stmt 1 view .LVU34
 104              		.loc 1 63 33 is_stmt 0 view .LVU35
 105 0042 0293     		str	r3, [sp, #8]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 106              		.loc 1 64 3 is_stmt 1 view .LVU36
 107              		.loc 1 64 7 is_stmt 0 view .LVU37
 108 0044 01A9     		add	r1, sp, #4
ARM GAS  /tmp/ccF0F8f4.s 			page 4


 109 0046 0648     		ldr	r0, .L7
 110 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 111              	.LVL2:
 112              		.loc 1 64 6 view .LVU38
 113 004c 28B9     		cbnz	r0, .L6
 114              	.L1:
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 115              		.loc 1 72 1 view .LVU39
 116 004e 0DB0     		add	sp, sp, #52
 117              	.LCFI2:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 0050 5DF804FB 		ldr	pc, [sp], #4
 122              	.L5:
 123              	.LCFI3:
 124              		.cfi_restore_state
  60:Core/Src/tim.c ****   }
 125              		.loc 1 60 5 is_stmt 1 view .LVU40
 126 0054 FFF7FEFF 		bl	Error_Handler
 127              	.LVL3:
 128 0058 F1E7     		b	.L2
 129              	.L6:
  66:Core/Src/tim.c ****   }
 130              		.loc 1 66 5 view .LVU41
 131 005a FFF7FEFF 		bl	Error_Handler
 132              	.LVL4:
 133              		.loc 1 72 1 is_stmt 0 view .LVU42
 134 005e F6E7     		b	.L1
 135              	.L8:
 136              		.align	2
 137              	.L7:
 138 0060 00000000 		.word	htim2
 139              		.cfi_endproc
 140              	.LFE130:
 142              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 143              		.align	1
 144              		.global	HAL_TIM_Encoder_MspInit
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	HAL_TIM_Encoder_MspInit:
 150              	.LVL5:
 151              	.LFB131:
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
  75:Core/Src/tim.c **** {
 152              		.loc 1 75 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccF0F8f4.s 			page 5


 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		.loc 1 75 1 is_stmt 0 view .LVU44
 157 0000 10B5     		push	{r4, lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 4, -8
 161              		.cfi_offset 14, -4
 162 0002 88B0     		sub	sp, sp, #32
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 40
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 165              		.loc 1 77 3 is_stmt 1 view .LVU45
 166              		.loc 1 77 20 is_stmt 0 view .LVU46
 167 0004 0023     		movs	r3, #0
 168 0006 0393     		str	r3, [sp, #12]
 169 0008 0493     		str	r3, [sp, #16]
 170 000a 0593     		str	r3, [sp, #20]
 171 000c 0693     		str	r3, [sp, #24]
 172 000e 0793     		str	r3, [sp, #28]
  78:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 173              		.loc 1 78 3 is_stmt 1 view .LVU47
 174              		.loc 1 78 23 is_stmt 0 view .LVU48
 175 0010 0368     		ldr	r3, [r0]
 176              		.loc 1 78 5 view .LVU49
 177 0012 B3F1804F 		cmp	r3, #1073741824
 178 0016 01D0     		beq	.L12
 179              	.LVL6:
 180              	.L9:
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  83:Core/Src/tim.c ****     /* TIM2 clock enable */
  84:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  87:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
  88:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
  89:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
  90:Core/Src/tim.c ****     */
  91:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  92:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  96:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****     /* TIM2 interrupt Init */
  99:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 100:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c **** }
 181              		.loc 1 105 1 view .LVU50
ARM GAS  /tmp/ccF0F8f4.s 			page 6


 182 0018 08B0     		add	sp, sp, #32
 183              	.LCFI6:
 184              		.cfi_remember_state
 185              		.cfi_def_cfa_offset 8
 186              		@ sp needed
 187 001a 10BD     		pop	{r4, pc}
 188              	.LVL7:
 189              	.L12:
 190              	.LCFI7:
 191              		.cfi_restore_state
  84:Core/Src/tim.c **** 
 192              		.loc 1 84 5 is_stmt 1 view .LVU51
 193              	.LBB2:
  84:Core/Src/tim.c **** 
 194              		.loc 1 84 5 view .LVU52
 195 001c 0024     		movs	r4, #0
 196 001e 0194     		str	r4, [sp, #4]
  84:Core/Src/tim.c **** 
 197              		.loc 1 84 5 view .LVU53
 198 0020 03F50E33 		add	r3, r3, #145408
 199 0024 1A6C     		ldr	r2, [r3, #64]
 200 0026 42F00102 		orr	r2, r2, #1
 201 002a 1A64     		str	r2, [r3, #64]
  84:Core/Src/tim.c **** 
 202              		.loc 1 84 5 view .LVU54
 203 002c 1A6C     		ldr	r2, [r3, #64]
 204 002e 02F00102 		and	r2, r2, #1
 205 0032 0192     		str	r2, [sp, #4]
  84:Core/Src/tim.c **** 
 206              		.loc 1 84 5 view .LVU55
 207 0034 019A     		ldr	r2, [sp, #4]
 208              	.LBE2:
  84:Core/Src/tim.c **** 
 209              		.loc 1 84 5 view .LVU56
  86:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 210              		.loc 1 86 5 view .LVU57
 211              	.LBB3:
  86:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 212              		.loc 1 86 5 view .LVU58
 213 0036 0294     		str	r4, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 214              		.loc 1 86 5 view .LVU59
 215 0038 1A6B     		ldr	r2, [r3, #48]
 216 003a 42F00102 		orr	r2, r2, #1
 217 003e 1A63     		str	r2, [r3, #48]
  86:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 218              		.loc 1 86 5 view .LVU60
 219 0040 1B6B     		ldr	r3, [r3, #48]
 220 0042 03F00103 		and	r3, r3, #1
 221 0046 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 222              		.loc 1 86 5 view .LVU61
 223 0048 029B     		ldr	r3, [sp, #8]
 224              	.LBE3:
  86:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 225              		.loc 1 86 5 view .LVU62
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccF0F8f4.s 			page 7


 226              		.loc 1 91 5 view .LVU63
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227              		.loc 1 91 25 is_stmt 0 view .LVU64
 228 004a 0323     		movs	r3, #3
 229 004c 0393     		str	r3, [sp, #12]
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 92 5 is_stmt 1 view .LVU65
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 92 26 is_stmt 0 view .LVU66
 232 004e 0223     		movs	r3, #2
 233 0050 0493     		str	r3, [sp, #16]
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 93 5 is_stmt 1 view .LVU67
  94:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 235              		.loc 1 94 5 view .LVU68
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 95 5 view .LVU69
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 95 31 is_stmt 0 view .LVU70
 238 0052 0123     		movs	r3, #1
 239 0054 0793     		str	r3, [sp, #28]
  96:Core/Src/tim.c **** 
 240              		.loc 1 96 5 is_stmt 1 view .LVU71
 241 0056 03A9     		add	r1, sp, #12
 242 0058 0548     		ldr	r0, .L13
 243              	.LVL8:
  96:Core/Src/tim.c **** 
 244              		.loc 1 96 5 is_stmt 0 view .LVU72
 245 005a FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL9:
  99:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 247              		.loc 1 99 5 is_stmt 1 view .LVU73
 248 005e 2246     		mov	r2, r4
 249 0060 2146     		mov	r1, r4
 250 0062 1C20     		movs	r0, #28
 251 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 252              	.LVL10:
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 253              		.loc 1 100 5 view .LVU74
 254 0068 1C20     		movs	r0, #28
 255 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 256              	.LVL11:
 257              		.loc 1 105 1 is_stmt 0 view .LVU75
 258 006e D3E7     		b	.L9
 259              	.L14:
 260              		.align	2
 261              	.L13:
 262 0070 00000240 		.word	1073872896
 263              		.cfi_endproc
 264              	.LFE131:
 266              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_TIM_Encoder_MspDeInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	HAL_TIM_Encoder_MspDeInit:
ARM GAS  /tmp/ccF0F8f4.s 			page 8


 274              	.LVL12:
 275              	.LFB132:
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 108:Core/Src/tim.c **** {
 276              		.loc 1 108 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 108 1 is_stmt 0 view .LVU77
 281 0000 08B5     		push	{r3, lr}
 282              	.LCFI8:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 286              		.loc 1 110 3 is_stmt 1 view .LVU78
 287              		.loc 1 110 23 is_stmt 0 view .LVU79
 288 0002 0368     		ldr	r3, [r0]
 289              		.loc 1 110 5 view .LVU80
 290 0004 B3F1804F 		cmp	r3, #1073741824
 291 0008 00D0     		beq	.L18
 292              	.LVL13:
 293              	.L15:
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 115:Core/Src/tim.c ****     /* Peripheral clock disable */
 116:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 119:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 120:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 121:Core/Src/tim.c ****     */
 122:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 125:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c **** }
 294              		.loc 1 130 1 view .LVU81
 295 000a 08BD     		pop	{r3, pc}
 296              	.LVL14:
 297              	.L18:
 116:Core/Src/tim.c **** 
 298              		.loc 1 116 5 is_stmt 1 view .LVU82
 299 000c 064A     		ldr	r2, .L19
 300 000e 136C     		ldr	r3, [r2, #64]
 301 0010 23F00103 		bic	r3, r3, #1
 302 0014 1364     		str	r3, [r2, #64]
 122:Core/Src/tim.c **** 
 303              		.loc 1 122 5 view .LVU83
ARM GAS  /tmp/ccF0F8f4.s 			page 9


 304 0016 0321     		movs	r1, #3
 305 0018 0448     		ldr	r0, .L19+4
 306              	.LVL15:
 122:Core/Src/tim.c **** 
 307              		.loc 1 122 5 is_stmt 0 view .LVU84
 308 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 309              	.LVL16:
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 310              		.loc 1 125 5 is_stmt 1 view .LVU85
 311 001e 1C20     		movs	r0, #28
 312 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 313              	.LVL17:
 314              		.loc 1 130 1 is_stmt 0 view .LVU86
 315 0024 F1E7     		b	.L15
 316              	.L20:
 317 0026 00BF     		.align	2
 318              	.L19:
 319 0028 00380240 		.word	1073887232
 320 002c 00000240 		.word	1073872896
 321              		.cfi_endproc
 322              	.LFE132:
 324              		.global	htim2
 325              		.section	.bss.htim2,"aw",%nobits
 326              		.align	2
 329              	htim2:
 330 0000 00000000 		.space	72
 330      00000000 
 330      00000000 
 330      00000000 
 330      00000000 
 331              		.text
 332              	.Letext0:
 333              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 334              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 335              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 336              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 337              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 338              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 339              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 340              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 341              		.file 10 "Core/Inc/tim.h"
 342              		.file 11 "Core/Inc/main.h"
 343              		.file 12 "<built-in>"
ARM GAS  /tmp/ccF0F8f4.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccF0F8f4.s:21     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccF0F8f4.s:27     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccF0F8f4.s:138    .text.MX_TIM2_Init:0000000000000060 $d
     /tmp/ccF0F8f4.s:329    .bss.htim2:0000000000000000 htim2
     /tmp/ccF0F8f4.s:143    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccF0F8f4.s:149    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccF0F8f4.s:262    .text.HAL_TIM_Encoder_MspInit:0000000000000070 $d
     /tmp/ccF0F8f4.s:267    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccF0F8f4.s:273    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccF0F8f4.s:319    .text.HAL_TIM_Encoder_MspDeInit:0000000000000028 $d
     /tmp/ccF0F8f4.s:326    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
