0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/user/Documents/GitHub/Tut-8/mnistbnn/mnistbnn.sim/sim_1/impl/func/xsim/top_sim_func_impl.v,1651830559,verilog,,C:/Users/user/Documents/GitHub/Tut-8/src/fpga/tb/top_sim.v,,Layer_1;Layer_2;Layer_3;Sig_ROM;Sig_ROM_0;Sig_ROM_1;Sig_ROM_10;Sig_ROM_11;Sig_ROM_12;Sig_ROM_13;Sig_ROM_14;Sig_ROM_15;Sig_ROM_16;Sig_ROM_17;Sig_ROM_18;Sig_ROM_19;Sig_ROM_2;Sig_ROM_20;Sig_ROM_21;Sig_ROM_22;Sig_ROM_23;Sig_ROM_24;Sig_ROM_25;Sig_ROM_26;Sig_ROM_27;Sig_ROM_28;Sig_ROM_3;Sig_ROM_4;Sig_ROM_5;Sig_ROM_6;Sig_ROM_7;Sig_ROM_8;Sig_ROM_9;Weight_Memory__parameterized29;Weight_Memory__parameterized30;Weight_Memory__parameterized31;Weight_Memory__parameterized32;Weight_Memory__parameterized33;Weight_Memory__parameterized34;Weight_Memory__parameterized35;Weight_Memory__parameterized36;Weight_Memory__parameterized37;Weight_Memory__parameterized38;Weight_Memory__parameterized39;Weight_Memory__parameterized40;Weight_Memory__parameterized41;Weight_Memory__parameterized42;Weight_Memory__parameterized43;Weight_Memory__parameterized44;Weight_Memory__parameterized45;Weight_Memory__parameterized46;Weight_Memory__parameterized47;Weight_Memory__parameterized48;Weight_Memory__parameterized49;Weight_Memory__parameterized50;Weight_Memory__parameterized51;Weight_Memory__parameterized52;Weight_Memory__parameterized53;Weight_Memory__parameterized54;Weight_Memory__parameterized55;Weight_Memory__parameterized56;Weight_Memory__parameterized57;Weight_Memory__parameterized58;axi_lite_wrapper;glbl;maxFinder;neuron;neuron__parameterized0;neuron__parameterized1;neuron__parameterized10;neuron__parameterized11;neuron__parameterized12;neuron__parameterized13;neuron__parameterized14;neuron__parameterized15;neuron__parameterized16;neuron__parameterized17;neuron__parameterized18;neuron__parameterized19;neuron__parameterized2;neuron__parameterized20;neuron__parameterized21;neuron__parameterized22;neuron__parameterized23;neuron__parameterized24;neuron__parameterized25;neuron__parameterized26;neuron__parameterized27;neuron__parameterized28;neuron__parameterized29;neuron__parameterized3;neuron__parameterized30;neuron__parameterized31;neuron__parameterized32;neuron__parameterized33;neuron__parameterized34;neuron__parameterized35;neuron__parameterized36;neuron__parameterized37;neuron__parameterized38;neuron__parameterized39;neuron__parameterized4;neuron__parameterized40;neuron__parameterized41;neuron__parameterized42;neuron__parameterized43;neuron__parameterized44;neuron__parameterized45;neuron__parameterized46;neuron__parameterized47;neuron__parameterized48;neuron__parameterized49;neuron__parameterized5;neuron__parameterized50;neuron__parameterized51;neuron__parameterized52;neuron__parameterized53;neuron__parameterized54;neuron__parameterized55;neuron__parameterized56;neuron__parameterized57;neuron__parameterized58;neuron__parameterized6;neuron__parameterized7;neuron__parameterized8;neuron__parameterized9;zyNet,,,,,,,,
C:/Users/user/Documents/GitHub/Tut-8/src/fpga/rtl/include.v,1651830281,verilog,,,,,,,,,,,,
C:/Users/user/Documents/GitHub/Tut-8/src/fpga/tb/top_sim.v,1651830281,verilog,,,C:/Users/user/Documents/GitHub/Tut-8/src/fpga/rtl/include.v,top_sim,,,,,,,,
