==39550== Cachegrind, a cache and branch-prediction profiler
==39550== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39550== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39550== Command: ./sift .
==39550== 
--39550-- warning: L3 cache found, using its data for the LL simulation.
--39550-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39550-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39550== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39550== (see section Limitations in user manual)
==39550== NOTE: further instances of this message will not be shown
==39550== 
==39550== I   refs:      3,167,698,658
==39550== I1  misses:            1,822
==39550== LLi misses:            1,817
==39550== I1  miss rate:          0.00%
==39550== LLi miss rate:          0.00%
==39550== 
==39550== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39550== D1  misses:        5,395,752  (  3,230,755 rd   +   2,164,997 wr)
==39550== LLd misses:        4,905,788  (  2,798,963 rd   +   2,106,825 wr)
==39550== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39550== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39550== 
==39550== LL refs:           5,397,574  (  3,232,577 rd   +   2,164,997 wr)
==39550== LL misses:         4,907,605  (  2,800,780 rd   +   2,106,825 wr)
==39550== LL miss rate:            0.1% (        0.1%     +         0.7%  )
