
AMT212E-V_Micro-ROS_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a034  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ee0  0801a218  0801a218  0001b218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b0f8  0801b0f8  0001d1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b0f8  0801b0f8  0001c0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b100  0801b100  0001d1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0801b100  0801b100  0001c100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b10c  0801b10c  0001c10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0801b110  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae5c  200001e8  0801b2f4  0001d1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000b044  0801b2f4  0001e044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025e40  00000000  00000000  0001d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005686  00000000  00000000  00043054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ca8  00000000  00000000  000486e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f5  00000000  00000000  0004a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d8dd  00000000  00000000  0004b97d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002494d  00000000  00000000  0007925a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011374a  00000000  00000000  0009dba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  001b12f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008554  00000000  00000000  001b1368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001b98bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a1fc 	.word	0x0801a1fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0801a1fc 	.word	0x0801a1fc

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2uiz>:
 8000b9c:	004a      	lsls	r2, r1, #1
 8000b9e:	d211      	bcs.n	8000bc4 <__aeabi_d2uiz+0x28>
 8000ba0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba4:	d211      	bcs.n	8000bca <__aeabi_d2uiz+0x2e>
 8000ba6:	d50d      	bpl.n	8000bc4 <__aeabi_d2uiz+0x28>
 8000ba8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb0:	d40e      	bmi.n	8000bd0 <__aeabi_d2uiz+0x34>
 8000bb2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	4770      	bx	lr
 8000bc4:	f04f 0000 	mov.w	r0, #0
 8000bc8:	4770      	bx	lr
 8000bca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bce:	d102      	bne.n	8000bd6 <__aeabi_d2uiz+0x3a>
 8000bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bd4:	4770      	bx	lr
 8000bd6:	f04f 0000 	mov.w	r0, #0
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_d2f>:
 8000bdc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be4:	bf24      	itt	cs
 8000be6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bee:	d90d      	bls.n	8000c0c <__aeabi_d2f+0x30>
 8000bf0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bfc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c04:	bf08      	it	eq
 8000c06:	f020 0001 	biceq.w	r0, r0, #1
 8000c0a:	4770      	bx	lr
 8000c0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c10:	d121      	bne.n	8000c56 <__aeabi_d2f+0x7a>
 8000c12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c16:	bfbc      	itt	lt
 8000c18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	4770      	bxlt	lr
 8000c1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c26:	f1c2 0218 	rsb	r2, r2, #24
 8000c2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c32:	fa20 f002 	lsr.w	r0, r0, r2
 8000c36:	bf18      	it	ne
 8000c38:	f040 0001 	orrne.w	r0, r0, #1
 8000c3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c48:	ea40 000c 	orr.w	r0, r0, ip
 8000c4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c54:	e7cc      	b.n	8000bf0 <__aeabi_d2f+0x14>
 8000c56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5a:	d107      	bne.n	8000c6c <__aeabi_d2f+0x90>
 8000c5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c60:	bf1e      	ittt	ne
 8000c62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c6a:	4770      	bxne	lr
 8000c6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <__aeabi_ldivmod>:
 8000c7c:	b97b      	cbnz	r3, 8000c9e <__aeabi_ldivmod+0x22>
 8000c7e:	b972      	cbnz	r2, 8000c9e <__aeabi_ldivmod+0x22>
 8000c80:	2900      	cmp	r1, #0
 8000c82:	bfbe      	ittt	lt
 8000c84:	2000      	movlt	r0, #0
 8000c86:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c8a:	e006      	blt.n	8000c9a <__aeabi_ldivmod+0x1e>
 8000c8c:	bf08      	it	eq
 8000c8e:	2800      	cmpeq	r0, #0
 8000c90:	bf1c      	itt	ne
 8000c92:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c96:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9a:	f000 b9d3 	b.w	8001044 <__aeabi_idiv0>
 8000c9e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	db09      	blt.n	8000cbe <__aeabi_ldivmod+0x42>
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	db1a      	blt.n	8000ce4 <__aeabi_ldivmod+0x68>
 8000cae:	f000 f84d 	bl	8000d4c <__udivmoddi4>
 8000cb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cba:	b004      	add	sp, #16
 8000cbc:	4770      	bx	lr
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	db1b      	blt.n	8000d00 <__aeabi_ldivmod+0x84>
 8000cc8:	f000 f840 	bl	8000d4c <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	4770      	bx	lr
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cea:	f000 f82f 	bl	8000d4c <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4240      	negs	r0, r0
 8000cfa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f821 	bl	8000d4c <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4252      	negs	r2, r2
 8000d16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1a:	4770      	bx	lr

08000d1c <__aeabi_uldivmod>:
 8000d1c:	b953      	cbnz	r3, 8000d34 <__aeabi_uldivmod+0x18>
 8000d1e:	b94a      	cbnz	r2, 8000d34 <__aeabi_uldivmod+0x18>
 8000d20:	2900      	cmp	r1, #0
 8000d22:	bf08      	it	eq
 8000d24:	2800      	cmpeq	r0, #0
 8000d26:	bf1c      	itt	ne
 8000d28:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d2c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d30:	f000 b988 	b.w	8001044 <__aeabi_idiv0>
 8000d34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d3c:	f000 f806 	bl	8000d4c <__udivmoddi4>
 8000d40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d48:	b004      	add	sp, #16
 8000d4a:	4770      	bx	lr

08000d4c <__udivmoddi4>:
 8000d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d50:	9d08      	ldr	r5, [sp, #32]
 8000d52:	468e      	mov	lr, r1
 8000d54:	4604      	mov	r4, r0
 8000d56:	4688      	mov	r8, r1
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d14a      	bne.n	8000df2 <__udivmoddi4+0xa6>
 8000d5c:	428a      	cmp	r2, r1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	d962      	bls.n	8000e28 <__udivmoddi4+0xdc>
 8000d62:	fab2 f682 	clz	r6, r2
 8000d66:	b14e      	cbz	r6, 8000d7c <__udivmoddi4+0x30>
 8000d68:	f1c6 0320 	rsb	r3, r6, #32
 8000d6c:	fa01 f806 	lsl.w	r8, r1, r6
 8000d70:	fa20 f303 	lsr.w	r3, r0, r3
 8000d74:	40b7      	lsls	r7, r6
 8000d76:	ea43 0808 	orr.w	r8, r3, r8
 8000d7a:	40b4      	lsls	r4, r6
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d88:	0c23      	lsrs	r3, r4, #16
 8000d8a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d8e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d92:	fb01 f20c 	mul.w	r2, r1, ip
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d909      	bls.n	8000dae <__udivmoddi4+0x62>
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000da0:	f080 80ea 	bcs.w	8000f78 <__udivmoddi4+0x22c>
 8000da4:	429a      	cmp	r2, r3
 8000da6:	f240 80e7 	bls.w	8000f78 <__udivmoddi4+0x22c>
 8000daa:	3902      	subs	r1, #2
 8000dac:	443b      	add	r3, r7
 8000dae:	1a9a      	subs	r2, r3, r2
 8000db0:	b2a3      	uxth	r3, r4
 8000db2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000db6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dc2:	459c      	cmp	ip, r3
 8000dc4:	d909      	bls.n	8000dda <__udivmoddi4+0x8e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dcc:	f080 80d6 	bcs.w	8000f7c <__udivmoddi4+0x230>
 8000dd0:	459c      	cmp	ip, r3
 8000dd2:	f240 80d3 	bls.w	8000f7c <__udivmoddi4+0x230>
 8000dd6:	443b      	add	r3, r7
 8000dd8:	3802      	subs	r0, #2
 8000dda:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dde:	eba3 030c 	sub.w	r3, r3, ip
 8000de2:	2100      	movs	r1, #0
 8000de4:	b11d      	cbz	r5, 8000dee <__udivmoddi4+0xa2>
 8000de6:	40f3      	lsrs	r3, r6
 8000de8:	2200      	movs	r2, #0
 8000dea:	e9c5 3200 	strd	r3, r2, [r5]
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	428b      	cmp	r3, r1
 8000df4:	d905      	bls.n	8000e02 <__udivmoddi4+0xb6>
 8000df6:	b10d      	cbz	r5, 8000dfc <__udivmoddi4+0xb0>
 8000df8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e7f5      	b.n	8000dee <__udivmoddi4+0xa2>
 8000e02:	fab3 f183 	clz	r1, r3
 8000e06:	2900      	cmp	r1, #0
 8000e08:	d146      	bne.n	8000e98 <__udivmoddi4+0x14c>
 8000e0a:	4573      	cmp	r3, lr
 8000e0c:	d302      	bcc.n	8000e14 <__udivmoddi4+0xc8>
 8000e0e:	4282      	cmp	r2, r0
 8000e10:	f200 8105 	bhi.w	800101e <__udivmoddi4+0x2d2>
 8000e14:	1a84      	subs	r4, r0, r2
 8000e16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	4690      	mov	r8, r2
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0e5      	beq.n	8000dee <__udivmoddi4+0xa2>
 8000e22:	e9c5 4800 	strd	r4, r8, [r5]
 8000e26:	e7e2      	b.n	8000dee <__udivmoddi4+0xa2>
 8000e28:	2a00      	cmp	r2, #0
 8000e2a:	f000 8090 	beq.w	8000f4e <__udivmoddi4+0x202>
 8000e2e:	fab2 f682 	clz	r6, r2
 8000e32:	2e00      	cmp	r6, #0
 8000e34:	f040 80a4 	bne.w	8000f80 <__udivmoddi4+0x234>
 8000e38:	1a8a      	subs	r2, r1, r2
 8000e3a:	0c03      	lsrs	r3, r0, #16
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	b280      	uxth	r0, r0
 8000e42:	b2bc      	uxth	r4, r7
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e52:	fb04 f20c 	mul.w	r2, r4, ip
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x11e>
 8000e5a:	18fb      	adds	r3, r7, r3
 8000e5c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e60:	d202      	bcs.n	8000e68 <__udivmoddi4+0x11c>
 8000e62:	429a      	cmp	r2, r3
 8000e64:	f200 80e0 	bhi.w	8001028 <__udivmoddi4+0x2dc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e78:	fb02 f404 	mul.w	r4, r2, r4
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	d907      	bls.n	8000e90 <__udivmoddi4+0x144>
 8000e80:	18fb      	adds	r3, r7, r3
 8000e82:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x142>
 8000e88:	429c      	cmp	r4, r3
 8000e8a:	f200 80ca 	bhi.w	8001022 <__udivmoddi4+0x2d6>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	1b1b      	subs	r3, r3, r4
 8000e92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0x98>
 8000e98:	f1c1 0620 	rsb	r6, r1, #32
 8000e9c:	408b      	lsls	r3, r1
 8000e9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eb0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eb4:	4323      	orrs	r3, r4
 8000eb6:	fa00 f801 	lsl.w	r8, r0, r1
 8000eba:	fa1f fc87 	uxth.w	ip, r7
 8000ebe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ec2:	0c1c      	lsrs	r4, r3, #16
 8000ec4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ecc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ed0:	45a6      	cmp	lr, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	d909      	bls.n	8000eec <__udivmoddi4+0x1a0>
 8000ed8:	193c      	adds	r4, r7, r4
 8000eda:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ede:	f080 809c 	bcs.w	800101a <__udivmoddi4+0x2ce>
 8000ee2:	45a6      	cmp	lr, r4
 8000ee4:	f240 8099 	bls.w	800101a <__udivmoddi4+0x2ce>
 8000ee8:	3802      	subs	r0, #2
 8000eea:	443c      	add	r4, r7
 8000eec:	eba4 040e 	sub.w	r4, r4, lr
 8000ef0:	fa1f fe83 	uxth.w	lr, r3
 8000ef4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef8:	fb09 4413 	mls	r4, r9, r3, r4
 8000efc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f04:	45a4      	cmp	ip, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x1ce>
 8000f08:	193c      	adds	r4, r7, r4
 8000f0a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f0e:	f080 8082 	bcs.w	8001016 <__udivmoddi4+0x2ca>
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d97f      	bls.n	8001016 <__udivmoddi4+0x2ca>
 8000f16:	3b02      	subs	r3, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f26:	4564      	cmp	r4, ip
 8000f28:	4673      	mov	r3, lr
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	d362      	bcc.n	8000ff4 <__udivmoddi4+0x2a8>
 8000f2e:	d05f      	beq.n	8000ff0 <__udivmoddi4+0x2a4>
 8000f30:	b15d      	cbz	r5, 8000f4a <__udivmoddi4+0x1fe>
 8000f32:	ebb8 0203 	subs.w	r2, r8, r3
 8000f36:	eb64 0409 	sbc.w	r4, r4, r9
 8000f3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f42:	431e      	orrs	r6, r3
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	e9c5 6400 	strd	r6, r4, [r5]
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	e74f      	b.n	8000dee <__udivmoddi4+0xa2>
 8000f4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f52:	0c01      	lsrs	r1, r0, #16
 8000f54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f58:	b280      	uxth	r0, r0
 8000f5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4638      	mov	r0, r7
 8000f62:	463c      	mov	r4, r7
 8000f64:	46b8      	mov	r8, r7
 8000f66:	46be      	mov	lr, r7
 8000f68:	2620      	movs	r6, #32
 8000f6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f6e:	eba2 0208 	sub.w	r2, r2, r8
 8000f72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f76:	e766      	b.n	8000e46 <__udivmoddi4+0xfa>
 8000f78:	4601      	mov	r1, r0
 8000f7a:	e718      	b.n	8000dae <__udivmoddi4+0x62>
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	e72c      	b.n	8000dda <__udivmoddi4+0x8e>
 8000f80:	f1c6 0220 	rsb	r2, r6, #32
 8000f84:	fa2e f302 	lsr.w	r3, lr, r2
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	40b1      	lsls	r1, r6
 8000f8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000f90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f94:	430a      	orrs	r2, r1
 8000f96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f9a:	b2bc      	uxth	r4, r7
 8000f9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fa0:	0c11      	lsrs	r1, r2, #16
 8000fa2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa6:	fb08 f904 	mul.w	r9, r8, r4
 8000faa:	40b0      	lsls	r0, r6
 8000fac:	4589      	cmp	r9, r1
 8000fae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fb2:	b280      	uxth	r0, r0
 8000fb4:	d93e      	bls.n	8001034 <__udivmoddi4+0x2e8>
 8000fb6:	1879      	adds	r1, r7, r1
 8000fb8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fbc:	d201      	bcs.n	8000fc2 <__udivmoddi4+0x276>
 8000fbe:	4589      	cmp	r9, r1
 8000fc0:	d81f      	bhi.n	8001002 <__udivmoddi4+0x2b6>
 8000fc2:	eba1 0109 	sub.w	r1, r1, r9
 8000fc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fca:	fb09 f804 	mul.w	r8, r9, r4
 8000fce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fd2:	b292      	uxth	r2, r2
 8000fd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd8:	4542      	cmp	r2, r8
 8000fda:	d229      	bcs.n	8001030 <__udivmoddi4+0x2e4>
 8000fdc:	18ba      	adds	r2, r7, r2
 8000fde:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fe2:	d2c4      	bcs.n	8000f6e <__udivmoddi4+0x222>
 8000fe4:	4542      	cmp	r2, r8
 8000fe6:	d2c2      	bcs.n	8000f6e <__udivmoddi4+0x222>
 8000fe8:	f1a9 0102 	sub.w	r1, r9, #2
 8000fec:	443a      	add	r2, r7
 8000fee:	e7be      	b.n	8000f6e <__udivmoddi4+0x222>
 8000ff0:	45f0      	cmp	r8, lr
 8000ff2:	d29d      	bcs.n	8000f30 <__udivmoddi4+0x1e4>
 8000ff4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ffc:	3801      	subs	r0, #1
 8000ffe:	46e1      	mov	r9, ip
 8001000:	e796      	b.n	8000f30 <__udivmoddi4+0x1e4>
 8001002:	eba7 0909 	sub.w	r9, r7, r9
 8001006:	4449      	add	r1, r9
 8001008:	f1a8 0c02 	sub.w	ip, r8, #2
 800100c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001010:	fb09 f804 	mul.w	r8, r9, r4
 8001014:	e7db      	b.n	8000fce <__udivmoddi4+0x282>
 8001016:	4673      	mov	r3, lr
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1ce>
 800101a:	4650      	mov	r0, sl
 800101c:	e766      	b.n	8000eec <__udivmoddi4+0x1a0>
 800101e:	4608      	mov	r0, r1
 8001020:	e6fd      	b.n	8000e1e <__udivmoddi4+0xd2>
 8001022:	443b      	add	r3, r7
 8001024:	3a02      	subs	r2, #2
 8001026:	e733      	b.n	8000e90 <__udivmoddi4+0x144>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	443b      	add	r3, r7
 800102e:	e71c      	b.n	8000e6a <__udivmoddi4+0x11e>
 8001030:	4649      	mov	r1, r9
 8001032:	e79c      	b.n	8000f6e <__udivmoddi4+0x222>
 8001034:	eba1 0109 	sub.w	r1, r1, r9
 8001038:	46c4      	mov	ip, r8
 800103a:	fbb1 f9fe 	udiv	r9, r1, lr
 800103e:	fb09 f804 	mul.w	r8, r9, r4
 8001042:	e7c4      	b.n	8000fce <__udivmoddi4+0x282>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <AMT212EV_Init>:
 * (total count per revolute) that depend on the resolution.
 */


void AMT212EV_Init(AMT212EV *amt212ev ,UART_HandleTypeDef *huartx,uint16_t freq,int16_t cpr)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	4611      	mov	r1, r2
 8001054:	461a      	mov	r2, r3
 8001056:	460b      	mov	r3, r1
 8001058:	80fb      	strh	r3, [r7, #6]
 800105a:	4613      	mov	r3, r2
 800105c:	80bb      	strh	r3, [r7, #4]
	amt212ev->huartx = huartx;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	68ba      	ldr	r2, [r7, #8]
 8001062:	601a      	str	r2, [r3, #0]
	amt212ev->freq = freq;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	88fa      	ldrh	r2, [r7, #6]
 8001068:	809a      	strh	r2, [r3, #4]
	amt212ev->cpr = cpr;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	88ba      	ldrh	r2, [r7, #4]
 800106e:	80da      	strh	r2, [r3, #6]
	amt212ev->left_limit = 0;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2200      	movs	r2, #0
 8001074:	82da      	strh	r2, [r3, #22]
	amt212ev->right_limit = 0;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	2200      	movs	r2, #0
 800107a:	831a      	strh	r2, [r3, #24]
	amt212ev->dir = 1;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2201      	movs	r2, #1
 8001080:	771a      	strb	r2, [r3, #28]
	amt212ev->raw_count = 0;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2200      	movs	r2, #0
 8001086:	829a      	strh	r2, [r3, #20]
	amt212ev->enc_home_pos = 0;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2200      	movs	r2, #0
 800108c:	835a      	strh	r2, [r3, #26]
	amt212ev->degree = 0;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	629a      	str	r2, [r3, #40]	@ 0x28
	amt212ev->c[1] = 0;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2200      	movs	r2, #0
 800109a:	825a      	strh	r2, [r3, #18]
	amt212ev->c[0] = 0;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2200      	movs	r2, #0
 80010a0:	821a      	strh	r2, [r3, #16]
	amt212ev->diff_count = 0;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	2200      	movs	r2, #0
 80010a6:	621a      	str	r2, [r3, #32]
	amt212ev->pulses = 0;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	2200      	movs	r2, #0
 80010ac:	625a      	str	r2, [r3, #36]	@ 0x24
	amt212ev->revs = 0;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f04f 0200 	mov.w	r2, #0
 80010b4:	62da      	str	r2, [r3, #44]	@ 0x2c
	amt212ev->rads = 0;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	631a      	str	r2, [r3, #48]	@ 0x30
	amt212ev->pps = 0;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f04f 0200 	mov.w	r2, #0
 80010c4:	635a      	str	r2, [r3, #52]	@ 0x34
	amt212ev->radps = 0;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	639a      	str	r2, [r3, #56]	@ 0x38
	amt212ev->rpm = 0;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	63da      	str	r2, [r3, #60]	@ 0x3c
	amt212ev->rx[0] = 0;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	2200      	movs	r2, #0
 80010da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	amt212ev->rx[1] = 0;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	amt212ev->timeout = 0;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	2200      	movs	r2, #0
 80010ea:	60da      	str	r2, [r3, #12]
	amt212ev->error_caught = 0;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

	// Start using UART DMA
	HAL_UART_Receive_DMA(huartx, amt212ev->rx, sizeof(amt212ev->rx));
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	3340      	adds	r3, #64	@ 0x40
 80010f8:	2202      	movs	r2, #2
 80010fa:	4619      	mov	r1, r3
 80010fc:	68b8      	ldr	r0, [r7, #8]
 80010fe:	f005 ff49 	bl	8006f94 <HAL_UART_Receive_DMA>



}
 8001102:	bf00      	nop
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <AMT212EV_ReadPosition>:

void AMT212EV_Flip(AMT212EV *amt212ev){
	amt212ev->dir = -1;
}

void AMT212EV_ReadPosition(AMT212EV *amt212ev){
 800110a:	b580      	push	{r7, lr}
 800110c:	b084      	sub	sp, #16
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]

	// Arrays to command an encoder
	uint8_t read_pos[1] = {0x54}; // Read Raw count data
 8001112:	2354      	movs	r3, #84	@ 0x54
 8001114:	733b      	strb	r3, [r7, #12]

		if (HAL_UART_Transmit_DMA(amt212ev->huartx, read_pos, sizeof(read_pos)) != HAL_OK)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f107 010c 	add.w	r1, r7, #12
 800111e:	2201      	movs	r2, #1
 8001120:	4618      	mov	r0, r3
 8001122:	f005 feb7 	bl	8006e94 <HAL_UART_Transmit_DMA>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <AMT212EV_ReadPosition+0x2a>
		{
			// Handle transmission error if necessary
			amt212ev->error_caught = READPOS;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
		}

}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <AMT212EV_SetZero>:



void AMT212EV_SetZero(AMT212EV *amt212ev){
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	uint8_t set_zero[2] = {0x56, 0x5E}; // Set zero count directly to the encoder
 8001144:	f645 6356 	movw	r3, #24150	@ 0x5e56
 8001148:	81bb      	strh	r3, [r7, #12]

	if (HAL_UART_Transmit_DMA(amt212ev->huartx, set_zero, sizeof(set_zero)) != HAL_OK){
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f107 010c 	add.w	r1, r7, #12
 8001152:	2202      	movs	r2, #2
 8001154:	4618      	mov	r0, r3
 8001156:	f005 fe9d 	bl	8006e94 <HAL_UART_Transmit_DMA>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d003      	beq.n	8001168 <AMT212EV_SetZero+0x2c>

		// Handle transmission error if necessary
		 amt212ev->error_caught = SETZERO;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2201      	movs	r2, #1
 8001164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

	}
}
 8001168:	bf00      	nop
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <AMT212EV_Processing_Data>:


uint16_t AMT212EV_Processing_Data(AMT212EV *amt212ev){
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	 // Extract encoder data
	    uint16_t data = (amt212ev->rx[1] << 8) | amt212ev->rx[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800117e:	b21b      	sxth	r3, r3
 8001180:	021b      	lsls	r3, r3, #8
 8001182:	b21a      	sxth	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800118a:	b21b      	sxth	r3, r3
 800118c:	4313      	orrs	r3, r2
 800118e:	b21b      	sxth	r3, r3
 8001190:	81fb      	strh	r3, [r7, #14]

	    // Verify the checksum
	    if (verifyChecksumRS485(data)) {
 8001192:	89fb      	ldrh	r3, [r7, #14]
 8001194:	4618      	mov	r0, r3
 8001196:	f000 f991 	bl	80014bc <verifyChecksumRS485>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d019      	beq.n	80011d4 <AMT212EV_Processing_Data+0x64>
	    	if(amt212ev->cpr == 4096){
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80011a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80011aa:	d105      	bne.n	80011b8 <AMT212EV_Processing_Data+0x48>
	    		 return data &= 0x0FFF;  // Mask to keep only 12 bits (valid data)
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011b2:	81fb      	strh	r3, [r7, #14]
 80011b4:	89fb      	ldrh	r3, [r7, #14]
 80011b6:	e012      	b.n	80011de <AMT212EV_Processing_Data+0x6e>

	    	}

	    	else if(amt212ev->cpr == 16384){
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80011be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80011c2:	d105      	bne.n	80011d0 <AMT212EV_Processing_Data+0x60>
	    		 return data &= 0x3FFF; // Mask to keep only 14 bits (valid data)
 80011c4:	89fb      	ldrh	r3, [r7, #14]
 80011c6:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80011ca:	81fb      	strh	r3, [r7, #14]
 80011cc:	89fb      	ldrh	r3, [r7, #14]
 80011ce:	e006      	b.n	80011de <AMT212EV_Processing_Data+0x6e>
	    	}

	        return data;
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	e004      	b.n	80011de <AMT212EV_Processing_Data+0x6e>

	    } else {
	        // Handle checksum error by counting timeout
	    	amt212ev->timeout += 1;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	1c5a      	adds	r2, r3, #1
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	60da      	str	r2, [r3, #12]
	    }
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <AMT212EV_DiffCount>:


void AMT212EV_DiffCount(AMT212EV *amt212ev){
 80011e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011ec:	b084      	sub	sp, #16
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]

	amt212ev->raw_count = AMT212EV_Processing_Data(amt212ev);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ffbc 	bl	8001170 <AMT212EV_Processing_Data>
 80011f8:	4603      	mov	r3, r0
 80011fa:	b21a      	sxth	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	829a      	strh	r2, [r3, #20]

	amt212ev->c[1] = (amt212ev->raw_count - amt212ev->enc_home_pos) * amt212ev->dir;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001206:	461a      	mov	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	b29a      	uxth	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001218:	b29b      	uxth	r3, r3
 800121a:	fb12 f303 	smulbb	r3, r2, r3
 800121e:	b29b      	uxth	r3, r3
 8001220:	b21a      	sxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	825a      	strh	r2, [r3, #18]

	// Difference of Raw Position
	int32_t diff_count = amt212ev->c[1] - amt212ev->c[0];
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800122c:	461a      	mov	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	60fb      	str	r3, [r7, #12]

	if (diff_count > (amt212ev->cpr / 2)) {
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800123e:	0fda      	lsrs	r2, r3, #31
 8001240:	4413      	add	r3, r2
 8001242:	105b      	asrs	r3, r3, #1
 8001244:	b21b      	sxth	r3, r3
 8001246:	461a      	mov	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4293      	cmp	r3, r2
 800124c:	dd07      	ble.n	800125e <AMT212EV_DiffCount+0x76>
		diff_count -= amt212ev->cpr;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001254:	461a      	mov	r2, r3
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	1a9b      	subs	r3, r3, r2
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	e011      	b.n	8001282 <AMT212EV_DiffCount+0x9a>
	} else if (diff_count < -(amt212ev->cpr / 2)) {
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001264:	0fda      	lsrs	r2, r3, #31
 8001266:	4413      	add	r3, r2
 8001268:	105b      	asrs	r3, r3, #1
 800126a:	b21b      	sxth	r3, r3
 800126c:	425b      	negs	r3, r3
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	429a      	cmp	r2, r3
 8001272:	da06      	bge.n	8001282 <AMT212EV_DiffCount+0x9a>
		diff_count += amt212ev->cpr;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800127a:	461a      	mov	r2, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	4413      	add	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
	}
	amt212ev->diff_count = diff_count;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68fa      	ldr	r2, [r7, #12]
 8001286:	621a      	str	r2, [r3, #32]
	amt212ev->pulses += amt212ev->diff_count;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	441a      	add	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	625a      	str	r2, [r3, #36]	@ 0x24
	amt212ev->revs += amt212ev->diff_count / (float)amt212ev->cpr;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	ee07 3a90 	vmov	s15, r3
 80012a4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80012ae:	ee07 3a90 	vmov	s15, r3
 80012b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012b6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80012ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	amt212ev->degree += ((amt212ev->diff_count * 360.0) /(float) amt212ev->cpr) ;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f975 	bl	80005b8 <__aeabi_f2d>
 80012ce:	4604      	mov	r4, r0
 80012d0:	460d      	mov	r5, r1
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f95c 	bl	8000594 <__aeabi_i2d>
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b39      	ldr	r3, [pc, #228]	@ (80013c8 <AMT212EV_DiffCount+0x1e0>)
 80012e2:	f7ff f9c1 	bl	8000668 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4690      	mov	r8, r2
 80012ec:	4699      	mov	r9, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80012f4:	ee07 3a90 	vmov	s15, r3
 80012f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fc:	ee17 0a90 	vmov	r0, s15
 8001300:	f7ff f95a 	bl	80005b8 <__aeabi_f2d>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4640      	mov	r0, r8
 800130a:	4649      	mov	r1, r9
 800130c:	f7ff fad6 	bl	80008bc <__aeabi_ddiv>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4620      	mov	r0, r4
 8001316:	4629      	mov	r1, r5
 8001318:	f7fe fff0 	bl	80002fc <__adddf3>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fc5a 	bl	8000bdc <__aeabi_d2f>
 8001328:	4602      	mov	r2, r0
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	629a      	str	r2, [r3, #40]	@ 0x28
	amt212ev->rads += ((amt212ev->diff_count * 2.0 * M_PI) /(float) amt212ev->cpr);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f940 	bl	80005b8 <__aeabi_f2d>
 8001338:	4604      	mov	r4, r0
 800133a:	460d      	mov	r5, r1
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f927 	bl	8000594 <__aeabi_i2d>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	f7fe ffd7 	bl	80002fc <__adddf3>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	a31a      	add	r3, pc, #104	@ (adr r3, 80013c0 <AMT212EV_DiffCount+0x1d8>)
 8001358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135c:	f7ff f984 	bl	8000668 <__aeabi_dmul>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4690      	mov	r8, r2
 8001366:	4699      	mov	r9, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800136e:	ee07 3a90 	vmov	s15, r3
 8001372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001376:	ee17 0a90 	vmov	r0, s15
 800137a:	f7ff f91d 	bl	80005b8 <__aeabi_f2d>
 800137e:	4602      	mov	r2, r0
 8001380:	460b      	mov	r3, r1
 8001382:	4640      	mov	r0, r8
 8001384:	4649      	mov	r1, r9
 8001386:	f7ff fa99 	bl	80008bc <__aeabi_ddiv>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4620      	mov	r0, r4
 8001390:	4629      	mov	r1, r5
 8001392:	f7fe ffb3 	bl	80002fc <__adddf3>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	f7ff fc1d 	bl	8000bdc <__aeabi_d2f>
 80013a2:	4602      	mov	r2, r0
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	631a      	str	r2, [r3, #48]	@ 0x30
	amt212ev->c[0] = amt212ev->c[1];
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	821a      	strh	r2, [r3, #16]

}
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013bc:	f3af 8000 	nop.w
 80013c0:	54442d18 	.word	0x54442d18
 80013c4:	400921fb 	.word	0x400921fb
 80013c8:	40768000 	.word	0x40768000
 80013cc:	00000000 	.word	0x00000000

080013d0 <AMT212EV_Compute>:

void AMT212EV_Compute(AMT212EV *amt212ev){
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]


	amt212ev->pps = (amt212ev->diff_count * (float)amt212ev->freq) ; // Pulse per second
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	889b      	ldrh	r3, [r3, #4]
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	amt212ev->radps = amt212ev->pps * 2 * M_PI / (float)amt212ev->cpr;; // Radian per second
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001400:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001404:	ee17 0a90 	vmov	r0, s15
 8001408:	f7ff f8d6 	bl	80005b8 <__aeabi_f2d>
 800140c:	a329      	add	r3, pc, #164	@ (adr r3, 80014b4 <AMT212EV_Compute+0xe4>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f929 	bl	8000668 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4614      	mov	r4, r2
 800141c:	461d      	mov	r5, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142c:	ee17 0a90 	vmov	r0, s15
 8001430:	f7ff f8c2 	bl	80005b8 <__aeabi_f2d>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4620      	mov	r0, r4
 800143a:	4629      	mov	r1, r5
 800143c:	f7ff fa3e 	bl	80008bc <__aeabi_ddiv>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	f7ff fbc8 	bl	8000bdc <__aeabi_d2f>
 800144c:	4602      	mov	r2, r0
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	639a      	str	r2, [r3, #56]	@ 0x38
	amt212ev->rpm = amt212ev->pps * 60.0 / (float)amt212ev->cpr; // Round per second
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff f8ae 	bl	80005b8 <__aeabi_f2d>
 800145c:	f04f 0200 	mov.w	r2, #0
 8001460:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <AMT212EV_Compute+0xe0>)
 8001462:	f7ff f901 	bl	8000668 <__aeabi_dmul>
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	4614      	mov	r4, r2
 800146c:	461d      	mov	r5, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147c:	ee17 0a90 	vmov	r0, s15
 8001480:	f7ff f89a 	bl	80005b8 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	4620      	mov	r0, r4
 800148a:	4629      	mov	r1, r5
 800148c:	f7ff fa16 	bl	80008bc <__aeabi_ddiv>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fba0 	bl	8000bdc <__aeabi_d2f>
 800149c:	4602      	mov	r2, r0
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	63da      	str	r2, [r3, #60]	@ 0x3c



}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bdb0      	pop	{r4, r5, r7, pc}
 80014aa:	bf00      	nop
 80014ac:	f3af 8000 	nop.w
 80014b0:	404e0000 	.word	0x404e0000
 80014b4:	54442d18 	.word	0x54442d18
 80014b8:	400921fb 	.word	0x400921fb

080014bc <verifyChecksumRS485>:

}



bool verifyChecksumRS485(uint16_t currentPosition) {
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	80fb      	strh	r3, [r7, #6]
    uint16_t checksum = 0x3;
 80014c6:	2303      	movs	r3, #3
 80014c8:	81fb      	strh	r3, [r7, #14]

    // XOR 2-bit pairs
    for (int i = 0; i < 14; i += 2) {
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	e00f      	b.n	80014f0 <verifyChecksumRS485+0x34>
        checksum ^= (currentPosition >> i) & 0x3;
 80014d0:	88fa      	ldrh	r2, [r7, #6]
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	fa42 f303 	asr.w	r3, r2, r3
 80014d8:	b21b      	sxth	r3, r3
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	b21a      	sxth	r2, r3
 80014e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014e4:	4053      	eors	r3, r2
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < 14; i += 2) {
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	3302      	adds	r3, #2
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	2b0d      	cmp	r3, #13
 80014f4:	ddec      	ble.n	80014d0 <verifyChecksumRS485+0x14>
    }
    return (checksum == (currentPosition >> 14));
 80014f6:	88fb      	ldrh	r3, [r7, #6]
 80014f8:	0b9b      	lsrs	r3, r3, #14
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	89fa      	ldrh	r2, [r7, #14]
 80014fe:	429a      	cmp	r2, r3
 8001500:	bf0c      	ite	eq
 8001502:	2301      	moveq	r3, #1
 8001504:	2300      	movne	r3, #0
 8001506:	b2db      	uxtb	r3, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	ed87 0a03 	vstr	s0, [r7, #12]
 800151e:	60b8      	str	r0, [r7, #8]
 8001520:	6079      	str	r1, [r7, #4]
  if (_u > _upper_limit) return _upper_limit;
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	ee07 3a90 	vmov	s15, r3
 8001528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800152c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001538:	dd01      	ble.n	800153e <PWM_Satuation+0x2a>
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	e013      	b.n	8001566 <PWM_Satuation+0x52>
  else if (_u < _lower_limit) return _lower_limit;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001548:	ed97 7a03 	vldr	s14, [r7, #12]
 800154c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001554:	d501      	bpl.n	800155a <PWM_Satuation+0x46>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	e005      	b.n	8001566 <PWM_Satuation+0x52>
  return (int32_t)_u;
 800155a:	edd7 7a03 	vldr	s15, [r7, #12]
 800155e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001562:	ee17 3a90 	vmov	r3, s15
}
 8001566:	4618      	mov	r0, r3
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr

08001572 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki, float _Kd, float _u_max) {
 8001572:	b480      	push	{r7}
 8001574:	b087      	sub	sp, #28
 8001576:	af00      	add	r7, sp, #0
 8001578:	6178      	str	r0, [r7, #20]
 800157a:	ed87 0a04 	vstr	s0, [r7, #16]
 800157e:	edc7 0a03 	vstr	s1, [r7, #12]
 8001582:	ed87 1a02 	vstr	s2, [r7, #8]
 8001586:	edc7 1a01 	vstr	s3, [r7, #4]
  controller->Kp = _Kp;
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	693a      	ldr	r2, [r7, #16]
 800158e:	601a      	str	r2, [r3, #0]
  controller->Ki = _Ki;
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	605a      	str	r2, [r3, #4]
  controller->Kd = _Kd;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	68ba      	ldr	r2, [r7, #8]
 800159a:	609a      	str	r2, [r3, #8]
  controller->u_max = _u_max;
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	60da      	str	r2, [r3, #12]
  controller->ek_1 = 0;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	611a      	str	r2, [r3, #16]
  controller->ek_2 = 0;
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	615a      	str	r2, [r3, #20]
  controller->u = 0;
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	619a      	str	r2, [r3, #24]
}
 80015ba:	bf00      	nop
 80015bc:	371c      	adds	r7, #28
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	ed87 0a00 	vstr	s0, [r7]
    if (!((controller->u >= controller->u_max && ek > 0) || (controller->u <= -controller->u_max && ek < 0))) {
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	ed93 7a06 	vldr	s14, [r3, #24]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	edd3 7a03 	vldr	s15, [r3, #12]
 80015de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e6:	bfac      	ite	ge
 80015e8:	2301      	movge	r3, #1
 80015ea:	2300      	movlt	r3, #0
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	f083 0301 	eor.w	r3, r3, #1
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d10e      	bne.n	8001616 <PID_CONTROLLER_Compute+0x50>
 80015f8:	edd7 7a00 	vldr	s15, [r7]
 80015fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001604:	bfcc      	ite	gt
 8001606:	2301      	movgt	r3, #1
 8001608:	2300      	movle	r3, #0
 800160a:	b2db      	uxtb	r3, r3
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d057      	beq.n	80016c6 <PID_CONTROLLER_Compute+0x100>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	ed93 7a06 	vldr	s14, [r3, #24]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001622:	eef1 7a67 	vneg.f32	s15, s15
 8001626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800162a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162e:	bf94      	ite	ls
 8001630:	2301      	movls	r3, #1
 8001632:	2300      	movhi	r3, #0
 8001634:	b2db      	uxtb	r3, r3
 8001636:	f083 0301 	eor.w	r3, r3, #1
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	d10e      	bne.n	800165e <PID_CONTROLLER_Compute+0x98>
 8001640:	edd7 7a00 	vldr	s15, [r7]
 8001644:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	bf4c      	ite	mi
 800164e:	2301      	movmi	r3, #1
 8001650:	2300      	movpl	r3, #0
 8001652:	b2db      	uxtb	r3, r3
 8001654:	f083 0301 	eor.w	r3, r3, #1
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b00      	cmp	r3, #0
 800165c:	d033      	beq.n	80016c6 <PID_CONTROLLER_Compute+0x100>
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	ed93 7a06 	vldr	s14, [r3, #24]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	edd3 6a00 	vldr	s13, [r3]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001670:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	edd3 7a02 	vldr	s15, [r3, #8]
 800167a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800167e:	edd7 7a00 	vldr	s15, [r7]
 8001682:	ee66 6aa7 	vmul.f32	s13, s13, s15
                         - ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	ed93 6a00 	vldr	s12, [r3]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001692:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001696:	ee36 6a27 	vadd.f32	s12, s12, s15
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	edd3 7a04 	vldr	s15, [r3, #16]
 80016a0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016a4:	ee76 6ae7 	vsub.f32	s13, s13, s15
                         + (controller->Kd * controller->ek_2);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	ed93 6a02 	vldr	s12, [r3, #8]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a05 	vldr	s15, [r3, #20]
 80016b4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 80016bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	edc3 7a06 	vstr	s15, [r3, #24]
    }
    controller->ek_2 = controller->ek_1;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691a      	ldr	r2, [r3, #16]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	615a      	str	r2, [r3, #20]
    controller->ek_1 = ek;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	611a      	str	r2, [r3, #16]
    return controller->u;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	ee07 3a90 	vmov	s15, r3
}
 80016dc:	eeb0 0a67 	vmov.f32	s0, s15
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <MDXX_init>:
 *  Created on: Mar 31, 2024
 *      Author: beamk
 */
#include "Cytron_MDXX.h"

void MDXX_init(MDXX* mdxx, TIM_HandleTypeDef* htimd, uint16_t timd_chx, TIM_HandleTypeDef* htimp, uint16_t timp_chx){
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b084      	sub	sp, #16
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	60f8      	str	r0, [r7, #12]
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	4613      	mov	r3, r2
 80016f8:	80fb      	strh	r3, [r7, #6]
	mdxx->htimd = htimd;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	68ba      	ldr	r2, [r7, #8]
 80016fe:	601a      	str	r2, [r3, #0]
	mdxx->htimp = htimp;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	609a      	str	r2, [r3, #8]
	mdxx->timd_chx = timd_chx;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	88fa      	ldrh	r2, [r7, #6]
 800170a:	809a      	strh	r2, [r3, #4]
	mdxx->timp_chx = timp_chx;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	8b3a      	ldrh	r2, [r7, #24]
 8001710:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->dir), htimd, timd_chx);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	3310      	adds	r3, #16
 8001716:	88fa      	ldrh	r2, [r7, #6]
 8001718:	68b9      	ldr	r1, [r7, #8]
 800171a:	4618      	mov	r0, r3
 800171c:	f000 f87c 	bl	8001818 <PWM_init>
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3328      	adds	r3, #40	@ 0x28
 8001724:	8b3a      	ldrh	r2, [r7, #24]
 8001726:	6839      	ldr	r1, [r7, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f000 f875 	bl	8001818 <PWM_init>

}
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <MDXX_set_range>:
		PWM_write_duty(&(mdxx->pwm),freq, fabs(duty));
		mdxx->cmd = fabs(duty);
	}
}

void MDXX_set_range(MDXX* mdxx, float freq, float duty){
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	ed87 0a02 	vstr	s0, [r7, #8]
 8001744:	edc7 0a01 	vstr	s1, [r7, #4]
	if(duty==0){
 8001748:	edd7 7a01 	vldr	s15, [r7, #4]
 800174c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	d115      	bne.n	8001782 <MDXX_set_range+0x4a>
		PWM_write_range(&(mdxx->dir),freq, 0);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	3310      	adds	r3, #16
 800175a:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8001810 <MDXX_set_range+0xd8>
 800175e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001762:	4618      	mov	r0, r3
 8001764:	f000 f87c 	bl	8001860 <PWM_write_range>
		PWM_write_range(&(mdxx->pwm),freq, 0);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	3328      	adds	r3, #40	@ 0x28
 800176c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001810 <MDXX_set_range+0xd8>
 8001770:	ed97 0a02 	vldr	s0, [r7, #8]
 8001774:	4618      	mov	r0, r3
 8001776:	f000 f873 	bl	8001860 <PWM_write_range>
		mdxx->cmd = 0;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2200      	movs	r2, #0
 800177e:	641a      	str	r2, [r3, #64]	@ 0x40
	else {
		PWM_write_range(&(mdxx->dir),freq, 65535);
		PWM_write_range(&(mdxx->pwm),freq, fabs(duty));
		mdxx->cmd = fabs(duty);
	}
}
 8001780:	e041      	b.n	8001806 <MDXX_set_range+0xce>
	else if(duty>0){
 8001782:	edd7 7a01 	vldr	s15, [r7, #4]
 8001786:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800178a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178e:	dd1a      	ble.n	80017c6 <MDXX_set_range+0x8e>
		PWM_write_range(&(mdxx->dir),freq, 0);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	3310      	adds	r3, #16
 8001794:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 8001810 <MDXX_set_range+0xd8>
 8001798:	ed97 0a02 	vldr	s0, [r7, #8]
 800179c:	4618      	mov	r0, r3
 800179e:	f000 f85f 	bl	8001860 <PWM_write_range>
		PWM_write_range(&(mdxx->pwm),freq, duty);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3328      	adds	r3, #40	@ 0x28
 80017a6:	edd7 0a01 	vldr	s1, [r7, #4]
 80017aa:	ed97 0a02 	vldr	s0, [r7, #8]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 f856 	bl	8001860 <PWM_write_range>
		mdxx->cmd = duty;
 80017b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80017b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017bc:	ee17 2a90 	vmov	r2, s15
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80017c4:	e01f      	b.n	8001806 <MDXX_set_range+0xce>
		PWM_write_range(&(mdxx->dir),freq, 65535);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	3310      	adds	r3, #16
 80017ca:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8001814 <MDXX_set_range+0xdc>
 80017ce:	ed97 0a02 	vldr	s0, [r7, #8]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f844 	bl	8001860 <PWM_write_range>
		PWM_write_range(&(mdxx->pwm),freq, fabs(duty));
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	3328      	adds	r3, #40	@ 0x28
 80017dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e0:	eef0 7ae7 	vabs.f32	s15, s15
 80017e4:	eef0 0a67 	vmov.f32	s1, s15
 80017e8:	ed97 0a02 	vldr	s0, [r7, #8]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 f837 	bl	8001860 <PWM_write_range>
		mdxx->cmd = fabs(duty);
 80017f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f6:	eef0 7ae7 	vabs.f32	s15, s15
 80017fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017fe:	ee17 2a90 	vmov	r2, s15
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	00000000 	.word	0x00000000
 8001814:	477fff00 	.word	0x477fff00

08001818 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	4613      	mov	r3, r2
 8001824:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	4a0b      	ldr	r2, [pc, #44]	@ (8001858 <PWM_init+0x40>)
 800182a:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	88fa      	ldrh	r2, [r7, #6]
 8001836:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2200      	movs	r2, #0
 800183c:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 800183e:	68b8      	ldr	r0, [r7, #8]
 8001840:	f003 fed4 	bl	80055ec <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	4619      	mov	r1, r3
 8001848:	68b8      	ldr	r0, [r7, #8]
 800184a:	f004 f80f 	bl	800586c <HAL_TIM_PWM_Start>
}
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	0a21fe80 	.word	0x0a21fe80
 800185c:	00000000 	.word	0x00000000

08001860 <PWM_write_range>:
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}

void PWM_write_range(PWM* pwm, float freq, float duty){
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	ed87 0a02 	vstr	s0, [r7, #8]
 800186c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8001870:	edd7 7a02 	vldr	s15, [r7, #8]
 8001874:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	d137      	bne.n	80018ee <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	889b      	ldrh	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d105      	bne.n	8001892 <PWM_write_range+0x32>
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2200      	movs	r2, #0
 800188e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8001890:	e0e1      	b.n	8001a56 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	889b      	ldrh	r3, [r3, #4]
 8001896:	2b04      	cmp	r3, #4
 8001898:	d105      	bne.n	80018a6 <PWM_write_range+0x46>
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2300      	movs	r3, #0
 80018a2:	6393      	str	r3, [r2, #56]	@ 0x38
 80018a4:	e0d7      	b.n	8001a56 <PWM_write_range+0x1f6>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	889b      	ldrh	r3, [r3, #4]
 80018aa:	2b08      	cmp	r3, #8
 80018ac:	d105      	bne.n	80018ba <PWM_write_range+0x5a>
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	2300      	movs	r3, #0
 80018b6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80018b8:	e0cd      	b.n	8001a56 <PWM_write_range+0x1f6>
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	889b      	ldrh	r3, [r3, #4]
 80018be:	2b0c      	cmp	r3, #12
 80018c0:	d105      	bne.n	80018ce <PWM_write_range+0x6e>
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	2300      	movs	r3, #0
 80018ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80018cc:	e0c3      	b.n	8001a56 <PWM_write_range+0x1f6>
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	889b      	ldrh	r3, [r3, #4]
 80018d2:	2b10      	cmp	r3, #16
 80018d4:	d105      	bne.n	80018e2 <PWM_write_range+0x82>
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	2300      	movs	r3, #0
 80018de:	6493      	str	r3, [r2, #72]	@ 0x48
 80018e0:	e0b9      	b.n	8001a56 <PWM_write_range+0x1f6>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	2300      	movs	r3, #0
 80018ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80018ec:	e0b3      	b.n	8001a56 <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	ee07 3a90 	vmov	s15, r3
 80018f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018fa:	ed97 7a02 	vldr	s14, [r7, #8]
 80018fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001906:	ee17 2a90 	vmov	r2, s15
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001916:	33fe      	adds	r3, #254	@ 0xfe
 8001918:	4a53      	ldr	r2, [pc, #332]	@ (8001a68 <PWM_write_range+0x208>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	0bdb      	lsrs	r3, r3, #15
 8001920:	b29b      	uxth	r3, r3
 8001922:	3b01      	subs	r3, #1
 8001924:	b29a      	uxth	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	ee07 3a90 	vmov	s15, r3
 8001932:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	899b      	ldrh	r3, [r3, #12]
 800193a:	3301      	adds	r3, #1
 800193c:	ee07 3a90 	vmov	s15, r3
 8001940:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001944:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001948:	ed97 7a02 	vldr	s14, [r7, #8]
 800194c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001950:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001954:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001958:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800195c:	ee17 3a90 	vmov	r3, s15
 8001960:	b29a      	uxth	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	89db      	ldrh	r3, [r3, #14]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fe12 	bl	8000594 <__aeabi_i2d>
 8001970:	4604      	mov	r4, r0
 8001972:	460d      	mov	r5, r1
 8001974:	edd7 7a01 	vldr	s15, [r7, #4]
 8001978:	eef0 7ae7 	vabs.f32	s15, s15
 800197c:	ee17 0a90 	vmov	r0, s15
 8001980:	f7fe fe1a 	bl	80005b8 <__aeabi_f2d>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4620      	mov	r0, r4
 800198a:	4629      	mov	r1, r5
 800198c:	f7fe fe6c 	bl	8000668 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4610      	mov	r0, r2
 8001996:	4619      	mov	r1, r3
 8001998:	a331      	add	r3, pc, #196	@ (adr r3, 8001a60 <PWM_write_range+0x200>)
 800199a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199e:	f7fe ff8d 	bl	80008bc <__aeabi_ddiv>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4610      	mov	r0, r2
 80019a8:	4619      	mov	r1, r3
 80019aa:	f7ff f8f7 	bl	8000b9c <__aeabi_d2uiz>
 80019ae:	4603      	mov	r3, r0
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	461a      	mov	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	899a      	ldrh	r2, [r3, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	89da      	ldrh	r2, [r3, #14]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	89da      	ldrh	r2, [r3, #14]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	889b      	ldrh	r3, [r3, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <PWM_write_range+0x190>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	6952      	ldr	r2, [r2, #20]
 80019ec:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80019ee:	e032      	b.n	8001a56 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	889b      	ldrh	r3, [r3, #4]
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d106      	bne.n	8001a06 <PWM_write_range+0x1a6>
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a04:	e027      	b.n	8001a56 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	889b      	ldrh	r3, [r3, #4]
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	d106      	bne.n	8001a1c <PWM_write_range+0x1bc>
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001a1a:	e01c      	b.n	8001a56 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	889b      	ldrh	r3, [r3, #4]
 8001a20:	2b0c      	cmp	r3, #12
 8001a22:	d106      	bne.n	8001a32 <PWM_write_range+0x1d2>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001a30:	e011      	b.n	8001a56 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	889b      	ldrh	r3, [r3, #4]
 8001a36:	2b10      	cmp	r3, #16
 8001a38:	d106      	bne.n	8001a48 <PWM_write_range+0x1e8>
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001a46:	e006      	b.n	8001a56 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001a54:	e7ff      	b.n	8001a56 <PWM_write_range+0x1f6>
 8001a56:	bf00      	nop
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	00000000 	.word	0x00000000
 8001a64:	40efffe0 	.word	0x40efffe0
 8001a68:	80008001 	.word	0x80008001

08001a6c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a70:	f3bf 8f4f 	dsb	sy
}
 8001a74:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <__NVIC_SystemReset+0x24>)
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a7e:	4904      	ldr	r1, [pc, #16]	@ (8001a90 <__NVIC_SystemReset+0x24>)
 8001a80:	4b04      	ldr	r3, [pc, #16]	@ (8001a94 <__NVIC_SystemReset+0x28>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a86:	f3bf 8f4f 	dsb	sy
}
 8001a8a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <__NVIC_SystemReset+0x20>
 8001a90:	e000ed00 	.word	0xe000ed00
 8001a94:	05fa0004 	.word	0x05fa0004

08001a98 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	AMT212EV_Init(&amt, &huart1, 1000, 16384);
 8001a9e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001aa2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001aa6:	4927      	ldr	r1, [pc, #156]	@ (8001b44 <MX_FREERTOS_Init+0xac>)
 8001aa8:	4827      	ldr	r0, [pc, #156]	@ (8001b48 <MX_FREERTOS_Init+0xb0>)
 8001aaa:	f7ff facd 	bl	8001048 <AMT212EV_Init>
	PID_CONTROLLER_Init(&pid_pos, kp_pos, ki_pos, kd_pos, u_max_pos);
 8001aae:	4b27      	ldr	r3, [pc, #156]	@ (8001b4c <MX_FREERTOS_Init+0xb4>)
 8001ab0:	edd3 7a00 	vldr	s15, [r3]
 8001ab4:	4b26      	ldr	r3, [pc, #152]	@ (8001b50 <MX_FREERTOS_Init+0xb8>)
 8001ab6:	ed93 7a00 	vldr	s14, [r3]
 8001aba:	4b26      	ldr	r3, [pc, #152]	@ (8001b54 <MX_FREERTOS_Init+0xbc>)
 8001abc:	edd3 6a00 	vldr	s13, [r3]
 8001ac0:	4b25      	ldr	r3, [pc, #148]	@ (8001b58 <MX_FREERTOS_Init+0xc0>)
 8001ac2:	ed93 6a00 	vldr	s12, [r3]
 8001ac6:	eef0 1a46 	vmov.f32	s3, s12
 8001aca:	eeb0 1a66 	vmov.f32	s2, s13
 8001ace:	eef0 0a47 	vmov.f32	s1, s14
 8001ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad6:	4821      	ldr	r0, [pc, #132]	@ (8001b5c <MX_FREERTOS_Init+0xc4>)
 8001ad8:	f7ff fd4b 	bl	8001572 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&pid_vel, kp_vel, ki_vel, kd_vel, u_max_vel);
 8001adc:	4b20      	ldr	r3, [pc, #128]	@ (8001b60 <MX_FREERTOS_Init+0xc8>)
 8001ade:	edd3 7a00 	vldr	s15, [r3]
 8001ae2:	4b20      	ldr	r3, [pc, #128]	@ (8001b64 <MX_FREERTOS_Init+0xcc>)
 8001ae4:	ed93 7a00 	vldr	s14, [r3]
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b68 <MX_FREERTOS_Init+0xd0>)
 8001aea:	edd3 6a00 	vldr	s13, [r3]
 8001aee:	4b1f      	ldr	r3, [pc, #124]	@ (8001b6c <MX_FREERTOS_Init+0xd4>)
 8001af0:	ed93 6a00 	vldr	s12, [r3]
 8001af4:	eef0 1a46 	vmov.f32	s3, s12
 8001af8:	eeb0 1a66 	vmov.f32	s2, s13
 8001afc:	eef0 0a47 	vmov.f32	s1, s14
 8001b00:	eeb0 0a67 	vmov.f32	s0, s15
 8001b04:	481a      	ldr	r0, [pc, #104]	@ (8001b70 <MX_FREERTOS_Init+0xd8>)
 8001b06:	f7ff fd34 	bl	8001572 <PID_CONTROLLER_Init>
	MDXX_init(&motor, &htim8, TIM_CHANNEL_3, &htim8, TIM_CHANNEL_1);
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	4b19      	ldr	r3, [pc, #100]	@ (8001b74 <MX_FREERTOS_Init+0xdc>)
 8001b10:	2208      	movs	r2, #8
 8001b12:	4918      	ldr	r1, [pc, #96]	@ (8001b74 <MX_FREERTOS_Init+0xdc>)
 8001b14:	4818      	ldr	r0, [pc, #96]	@ (8001b78 <MX_FREERTOS_Init+0xe0>)
 8001b16:	f7ff fde8 	bl	80016ea <MDXX_init>
	MDXX_set_range(&motor, 2000, 0);
 8001b1a:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001b7c <MX_FREERTOS_Init+0xe4>
 8001b1e:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001b80 <MX_FREERTOS_Init+0xe8>
 8001b22:	4815      	ldr	r0, [pc, #84]	@ (8001b78 <MX_FREERTOS_Init+0xe0>)
 8001b24:	f7ff fe08 	bl	8001738 <MDXX_set_range>
	HAL_TIM_Base_Start_IT(&htim2);
 8001b28:	4816      	ldr	r0, [pc, #88]	@ (8001b84 <MX_FREERTOS_Init+0xec>)
 8001b2a:	f003 fdcf 	bl	80056cc <HAL_TIM_Base_Start_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001b2e:	4a16      	ldr	r2, [pc, #88]	@ (8001b88 <MX_FREERTOS_Init+0xf0>)
 8001b30:	2100      	movs	r1, #0
 8001b32:	4816      	ldr	r0, [pc, #88]	@ (8001b8c <MX_FREERTOS_Init+0xf4>)
 8001b34:	f007 f838 	bl	8008ba8 <osThreadNew>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4a15      	ldr	r2, [pc, #84]	@ (8001b90 <MX_FREERTOS_Init+0xf8>)
 8001b3c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20004004 	.word	0x20004004
 8001b48:	20000204 	.word	0x20000204
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	200002c4 	.word	0x200002c4
 8001b54:	200002c8 	.word	0x200002c8
 8001b58:	20000004 	.word	0x20000004
 8001b5c:	2000028c 	.word	0x2000028c
 8001b60:	20000008 	.word	0x20000008
 8001b64:	2000000c 	.word	0x2000000c
 8001b68:	200002cc 	.word	0x200002cc
 8001b6c:	20000010 	.word	0x20000010
 8001b70:	200002a8 	.word	0x200002a8
 8001b74:	20003f24 	.word	0x20003f24
 8001b78:	20000248 	.word	0x20000248
 8001b7c:	00000000 	.word	0x00000000
 8001b80:	44fa0000 	.word	0x44fa0000
 8001b84:	20003ed8 	.word	0x20003ed8
 8001b88:	0801a2d8 	.word	0x0801a2d8
 8001b8c:	08001b95 	.word	0x08001b95
 8001b90:	20000310 	.word	0x20000310

08001b94 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001b94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b98:	b0ec      	sub	sp, #432	@ 0x1b0
 8001b9a:	af02      	add	r7, sp, #8
 8001b9c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ba0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001ba4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartDefaultTask */

  // micro-ROS configuration
  rmw_uros_set_custom_transport(
 8001ba6:	4b67      	ldr	r3, [pc, #412]	@ (8001d44 <StartDefaultTask+0x1b0>)
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	4b67      	ldr	r3, [pc, #412]	@ (8001d48 <StartDefaultTask+0x1b4>)
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	4b67      	ldr	r3, [pc, #412]	@ (8001d4c <StartDefaultTask+0x1b8>)
 8001bb0:	4a67      	ldr	r2, [pc, #412]	@ (8001d50 <StartDefaultTask+0x1bc>)
 8001bb2:	4968      	ldr	r1, [pc, #416]	@ (8001d54 <StartDefaultTask+0x1c0>)
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	f00c fb3b 	bl	800e230 <rmw_uros_set_custom_transport>
	cubemx_transport_open,
	cubemx_transport_close,
	cubemx_transport_write,
	cubemx_transport_read);

  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001bba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f00c fa52 	bl	800e068 <rcutils_get_zero_initialized_allocator>
  freeRTOS_allocator.allocate = microros_allocate;
 8001bc4:	4b64      	ldr	r3, [pc, #400]	@ (8001d58 <StartDefaultTask+0x1c4>)
 8001bc6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001bca:	4b64      	ldr	r3, [pc, #400]	@ (8001d5c <StartDefaultTask+0x1c8>)
 8001bcc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001bd0:	4b63      	ldr	r3, [pc, #396]	@ (8001d60 <StartDefaultTask+0x1cc>)
 8001bd2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001bd6:	4b63      	ldr	r3, [pc, #396]	@ (8001d64 <StartDefaultTask+0x1d0>)
 8001bd8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001bdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001be0:	4618      	mov	r0, r3
 8001be2:	f00c fa4f 	bl	800e084 <rcutils_set_default_allocator>
 8001be6:	4603      	mov	r3, r0
 8001be8:	f083 0301 	eor.w	r3, r3, #1
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <StartDefaultTask+0x66>
	  printf("Error on default allocators (line %d)\n", __LINE__);
 8001bf2:	21e2      	movs	r1, #226	@ 0xe2
 8001bf4:	485c      	ldr	r0, [pc, #368]	@ (8001d68 <StartDefaultTask+0x1d4>)
 8001bf6:	f017 fa73 	bl	80190e0 <iprintf>
  rclc_support_t support;
  rclc_executor_t executor;
  rcl_allocator_t allocator;
  rcl_init_options_t init_options;

  const unsigned int timer_period = RCL_MS_TO_NS(1);
 8001bfa:	4b5c      	ldr	r3, [pc, #368]	@ (8001d6c <StartDefaultTask+0x1d8>)
 8001bfc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
  const int timeout_ms = 5000;
 8001c00:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001c04:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
  int executor_num = 2;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

  const rosidl_message_type_support_t * amt_pub_type_support =
  	  ROSIDL_GET_MSG_TYPE_SUPPORT(amt212ev_interfaces, msg, AmtRead);
 8001c0e:	f009 fd2b 	bl	800b668 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>
 8001c12:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198

  const rosidl_message_type_support_t * amt_sub_type_support =
    	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Float32);
 8001c16:	f00d fe19 	bl	800f84c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32>
 8001c1a:	f8c7 0194 	str.w	r0, [r7, #404]	@ 0x194

  allocator = rcl_get_default_allocator();
 8001c1e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001c22:	4618      	mov	r0, r3
 8001c24:	f00c fa4c 	bl	800e0c0 <rcutils_get_default_allocator>
 8001c28:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c2c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001c30:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 8001c34:	461d      	mov	r5, r3
 8001c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c3a:	682b      	ldr	r3, [r5, #0]
 8001c3c:	6023      	str	r3, [r4, #0]

  executor = rclc_executor_get_zero_initialized_executor();
 8001c3e:	463b      	mov	r3, r7
 8001c40:	4618      	mov	r0, r3
 8001c42:	f00b fdf9 	bl	800d838 <rclc_executor_get_zero_initialized_executor>
 8001c46:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c4a:	f5a3 72d4 	sub.w	r2, r3, #424	@ 0x1a8
 8001c4e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001c52:	4611      	mov	r1, r2
 8001c54:	2288      	movs	r2, #136	@ 0x88
 8001c56:	4618      	mov	r0, r3
 8001c58:	f017 fbfd 	bl	8019456 <memcpy>

  init_options = rcl_get_zero_initialized_init_options();
 8001c5c:	f00b f88e 	bl	800cd7c <rcl_get_zero_initialized_init_options>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c66:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001c6a:	601a      	str	r2, [r3, #0]

  RCSOFTCHECK(rcl_init_options_init(&init_options, allocator));
 8001c6c:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8001c70:	466a      	mov	r2, sp
 8001c72:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001c76:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c7a:	e882 0003 	stmia.w	r2, {r0, r1}
 8001c7e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c84:	4620      	mov	r0, r4
 8001c86:	f00b f87b 	bl	800cd80 <rcl_init_options_init>
  RCSOFTCHECK(rcl_init_options_set_domain_id(&init_options, 127));
 8001c8a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001c8e:	217f      	movs	r1, #127	@ 0x7f
 8001c90:	4618      	mov	r0, r3
 8001c92:	f00b f971 	bl	800cf78 <rcl_init_options_set_domain_id>

  // create support init_options
  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 8001c96:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8001c9a:	f507 70a4 	add.w	r0, r7, #328	@ 0x148
 8001c9e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	f00c f8cd 	bl	800de48 <rclc_support_init_with_options>

  // create timer
  rclc_timer_init_default(&AMT_timer, &support, timer_period, timer_callback);
 8001cae:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	4698      	mov	r8, r3
 8001cb6:	4691      	mov	r9, r2
 8001cb8:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8001cbc:	f507 70be 	add.w	r0, r7, #380	@ 0x17c
 8001cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d70 <StartDefaultTask+0x1dc>)
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	4642      	mov	r2, r8
 8001cc6:	464b      	mov	r3, r9
 8001cc8:	f00c f996 	bl	800dff8 <rclc_timer_init_default>

  // create node
  rclc_node_init_default(&node, "uros_AMT_Node", "", &support);
 8001ccc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001cd0:	4a28      	ldr	r2, [pc, #160]	@ (8001d74 <StartDefaultTask+0x1e0>)
 8001cd2:	4929      	ldr	r1, [pc, #164]	@ (8001d78 <StartDefaultTask+0x1e4>)
 8001cd4:	4829      	ldr	r0, [pc, #164]	@ (8001d7c <StartDefaultTask+0x1e8>)
 8001cd6:	f00c f8eb 	bl	800deb0 <rclc_node_init_default>

  // create publisher
  rclc_publisher_init_best_effort(&amt_publisher, &node, amt_pub_type_support, "amt_publisher");
 8001cda:	4b29      	ldr	r3, [pc, #164]	@ (8001d80 <StartDefaultTask+0x1ec>)
 8001cdc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ce0:	4926      	ldr	r1, [pc, #152]	@ (8001d7c <StartDefaultTask+0x1e8>)
 8001ce2:	4828      	ldr	r0, [pc, #160]	@ (8001d84 <StartDefaultTask+0x1f0>)
 8001ce4:	f00c f920 	bl	800df28 <rclc_publisher_init_best_effort>

  // create subscriber
  rclc_subscription_init_default(&amt_subscription, &node, amt_sub_type_support, "steering_angle");
 8001ce8:	4b27      	ldr	r3, [pc, #156]	@ (8001d88 <StartDefaultTask+0x1f4>)
 8001cea:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001cee:	4923      	ldr	r1, [pc, #140]	@ (8001d7c <StartDefaultTask+0x1e8>)
 8001cf0:	4826      	ldr	r0, [pc, #152]	@ (8001d8c <StartDefaultTask+0x1f8>)
 8001cf2:	f00c f94d 	bl	800df90 <rclc_subscription_init_default>
  // create service server

  // create service client

  // create executor
  rclc_executor_init(&executor, &support.context, executor_num, &allocator);
 8001cf6:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001cfa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001cfe:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8001d02:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001d06:	f00b fda3 	bl	800d850 <rclc_executor_init>

  rclc_executor_add_timer(&executor, &AMT_timer);
 8001d0a:	f507 72be 	add.w	r2, r7, #380	@ 0x17c
 8001d0e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001d12:	4611      	mov	r1, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f00b fe3f 	bl	800d998 <rclc_executor_add_timer>
  rclc_executor_add_subscription(&executor, &amt_subscription, &amt_msg_sub, &subscription_callback, ON_NEW_DATA);
 8001d1a:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001d1e:	2300      	movs	r3, #0
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <StartDefaultTask+0x1fc>)
 8001d24:	4a1b      	ldr	r2, [pc, #108]	@ (8001d94 <StartDefaultTask+0x200>)
 8001d26:	4919      	ldr	r1, [pc, #100]	@ (8001d8c <StartDefaultTask+0x1f8>)
 8001d28:	f00b fe02 	bl	800d930 <rclc_executor_add_subscription>

  rclc_executor_spin(&executor);
 8001d2c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001d30:	4618      	mov	r0, r3
 8001d32:	f00c f847 	bl	800ddc4 <rclc_executor_spin>
  rmw_uros_sync_session(timeout_ms);
 8001d36:	f8d7 01a0 	ldr.w	r0, [r7, #416]	@ 0x1a0
 8001d3a:	f00d f9d7 	bl	800f0ec <rmw_uros_sync_session>

  for(;;)
 8001d3e:	bf00      	nop
 8001d40:	e7fd      	b.n	8001d3e <StartDefaultTask+0x1aa>
 8001d42:	bf00      	nop
 8001d44:	0800366d 	.word	0x0800366d
 8001d48:	08003609 	.word	0x08003609
 8001d4c:	080035e9 	.word	0x080035e9
 8001d50:	080035bd 	.word	0x080035bd
 8001d54:	20003f70 	.word	0x20003f70
 8001d58:	08002819 	.word	0x08002819
 8001d5c:	0800285d 	.word	0x0800285d
 8001d60:	08002895 	.word	0x08002895
 8001d64:	08002901 	.word	0x08002901
 8001d68:	0801a224 	.word	0x0801a224
 8001d6c:	000f4240 	.word	0x000f4240
 8001d70:	08001d99 	.word	0x08001d99
 8001d74:	0801a24c 	.word	0x0801a24c
 8001d78:	0801a250 	.word	0x0801a250
 8001d7c:	200002ec 	.word	0x200002ec
 8001d80:	0801a260 	.word	0x0801a260
 8001d84:	200002f4 	.word	0x200002f4
 8001d88:	0801a270 	.word	0x0801a270
 8001d8c:	20000308 	.word	0x20000308
 8001d90:	08001e79 	.word	0x08001e79
 8001d94:	2000030c 	.word	0x2000030c

08001d98 <timer_callback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001d98:	b5b0      	push	{r4, r5, r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	e9c7 2300 	strd	r2, r3, [r7]
    if (timer != NULL)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d032      	beq.n	8001e10 <timer_callback+0x78>
    {
        // Publish data
        amt_publish(amt.rads, amt.radps);
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <timer_callback+0x80>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe fc02 	bl	80005b8 <__aeabi_f2d>
 8001db4:	4604      	mov	r4, r0
 8001db6:	460d      	mov	r5, r1
 8001db8:	4b17      	ldr	r3, [pc, #92]	@ (8001e18 <timer_callback+0x80>)
 8001dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbfb 	bl	80005b8 <__aeabi_f2d>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	ec43 2b11 	vmov	d1, r2, r3
 8001dca:	ec45 4b10 	vmov	d0, r4, r5
 8001dce:	f000 f829 	bl	8001e24 <amt_publish>

        static uint32_t sync_counter = 0;
        if (sync_counter <= HAL_GetTick()) {
 8001dd2:	f001 fcf3 	bl	80037bc <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <timer_callback+0x84>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d314      	bcc.n	8001e0a <timer_callback+0x72>

            if (rmw_uros_ping_agent(100, 1) == RMW_RET_OK) {
 8001de0:	2101      	movs	r1, #1
 8001de2:	2064      	movs	r0, #100	@ 0x64
 8001de4:	f00c fa3a 	bl	800e25c <rmw_uros_ping_agent>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10b      	bne.n	8001e06 <timer_callback+0x6e>
                rmw_uros_sync_session(1000);
 8001dee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001df2:	f00d f97b 	bl	800f0ec <rmw_uros_sync_session>
            }
            else {
            	NVIC_SystemReset();
            }

            sync_counter = HAL_GetTick() + 1000;
 8001df6:	f001 fce1 	bl	80037bc <HAL_GetTick>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001e00:	4a06      	ldr	r2, [pc, #24]	@ (8001e1c <timer_callback+0x84>)
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	e001      	b.n	8001e0a <timer_callback+0x72>
            	NVIC_SystemReset();
 8001e06:	f7ff fe31 	bl	8001a6c <__NVIC_SystemReset>
        }

        HAL_IWDG_Refresh(&hiwdg);
 8001e0a:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <timer_callback+0x88>)
 8001e0c:	f002 fb24 	bl	8004458 <HAL_IWDG_Refresh>

    }
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bdb0      	pop	{r4, r5, r7, pc}
 8001e18:	20000204 	.word	0x20000204
 8001e1c:	20003250 	.word	0x20003250
 8001e20:	20003e6c 	.word	0x20003e6c

08001e24 <amt_publish>:


void amt_publish(double rads, double radps)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	ed87 0b02 	vstr	d0, [r7, #8]
 8001e2e:	ed87 1b00 	vstr	d1, [r7]
	amt_msg_pub.rads = rads;
 8001e32:	490e      	ldr	r1, [pc, #56]	@ (8001e6c <amt_publish+0x48>)
 8001e34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e38:	e9c1 2300 	strd	r2, r3, [r1]
	amt_msg_pub.radps = radps;
 8001e3c:	490b      	ldr	r1, [pc, #44]	@ (8001e6c <amt_publish+0x48>)
 8001e3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e42:	e9c1 2302 	strd	r2, r3, [r1, #8]
	rcl_ret_t ret = rcl_publish(&amt_publisher, &amt_msg_pub, NULL);
 8001e46:	2200      	movs	r2, #0
 8001e48:	4908      	ldr	r1, [pc, #32]	@ (8001e6c <amt_publish+0x48>)
 8001e4a:	4809      	ldr	r0, [pc, #36]	@ (8001e70 <amt_publish+0x4c>)
 8001e4c:	f00b f966 	bl	800d11c <rcl_publish>
 8001e50:	6178      	str	r0, [r7, #20]
	if (ret != RCL_RET_OK) printf("Error publishing (line %d)\n", __LINE__);
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d004      	beq.n	8001e62 <amt_publish+0x3e>
 8001e58:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8001e5c:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <amt_publish+0x50>)
 8001e5e:	f017 f93f 	bl	80190e0 <iprintf>
}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200002f8 	.word	0x200002f8
 8001e70:	200002f4 	.word	0x200002f4
 8001e74:	0801a280 	.word	0x0801a280

08001e78 <subscription_callback>:

void subscription_callback(const void * msgin)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	const std_msgs__msg__Float32 * amt_msg_sub = (const std_msgs__msg__Float32 *)msgin;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	60fb      	str	r3, [r7, #12]
	steering_angle = amt_msg_sub->data;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a03      	ldr	r2, [pc, #12]	@ (8001e98 <subscription_callback+0x20>)
 8001e8a:	6013      	str	r3, [r2, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	200002e0 	.word	0x200002e0
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM1) {
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a5e      	ldr	r2, [pc, #376]	@ (8002028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d101      	bne.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x16>
	    HAL_IncTick();
 8001eb2:	f001 fc71 	bl	8003798 <HAL_IncTick>
	  }

	  if (htim->Instance == TIM2)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ebe:	f040 809e 	bne.w	8001ffe <HAL_TIM_PeriodElapsedCallback+0x15e>
	  {

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8001ec2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ec6:	4859      	ldr	r0, [pc, #356]	@ (800202c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001ec8:	f002 fa24 	bl	8004314 <HAL_GPIO_ReadPin>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d102      	bne.n	8001ed8 <HAL_TIM_PeriodElapsedCallback+0x38>
		{
			AMT212EV_SetZero(&amt);
 8001ed2:	4857      	ldr	r0, [pc, #348]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001ed4:	f7ff f932 	bl	800113c <AMT212EV_SetZero>
		}

	    AMT212EV_ReadPosition(&amt);
 8001ed8:	4855      	ldr	r0, [pc, #340]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001eda:	f7ff f916 	bl	800110a <AMT212EV_ReadPosition>
	    AMT212EV_DiffCount(&amt);
 8001ede:	4854      	ldr	r0, [pc, #336]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001ee0:	f7ff f982 	bl	80011e8 <AMT212EV_DiffCount>
	    AMT212EV_Compute(&amt);
 8001ee4:	4852      	ldr	r0, [pc, #328]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001ee6:	f7ff fa73 	bl	80013d0 <AMT212EV_Compute>

	    vel_filt = update_filter(amt.radps);
 8001eea:	4b51      	ldr	r3, [pc, #324]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001eec:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef4:	f000 f8b8 	bl	8002068 <update_filter>
 8001ef8:	eef0 7a40 	vmov.f32	s15, s0
 8001efc:	4b4d      	ldr	r3, [pc, #308]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001efe:	edc3 7a00 	vstr	s15, [r3]
	    pos_filt = amt.rads;
 8001f02:	4b4b      	ldr	r3, [pc, #300]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	4a4c      	ldr	r2, [pc, #304]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001f08:	6013      	str	r3, [r2, #0]

	    // Limit the commanded setpoint (preserve original)
	    float setpoint = steering_angle;
 8001f0a:	4b4c      	ldr	r3, [pc, #304]	@ (800203c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]
	    if (setpoint > 0.6) setpoint = 0.6;
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f7fe fb51 	bl	80005b8 <__aeabi_f2d>
 8001f16:	a33c      	add	r3, pc, #240	@ (adr r3, 8002008 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1c:	f7fe fe34 	bl	8000b88 <__aeabi_dcmpgt>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <HAL_TIM_PeriodElapsedCallback+0x8a>
 8001f26:	4b46      	ldr	r3, [pc, #280]	@ (8002040 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001f28:	60fb      	str	r3, [r7, #12]
	    if (setpoint < -0.6) setpoint = -0.6;
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f7fe fb44 	bl	80005b8 <__aeabi_f2d>
 8001f30:	a337      	add	r3, pc, #220	@ (adr r3, 8002010 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f36:	f7fe fe09 	bl	8000b4c <__aeabi_dcmplt>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <HAL_TIM_PeriodElapsedCallback+0xa4>
 8001f40:	4b40      	ldr	r3, [pc, #256]	@ (8002044 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001f42:	60fb      	str	r3, [r7, #12]

	    if (pos_filt >= 0.7 || pos_filt <= -0.7) {
 8001f44:	4b3c      	ldr	r3, [pc, #240]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe fb35 	bl	80005b8 <__aeabi_f2d>
 8001f4e:	a332      	add	r3, pc, #200	@ (adr r3, 8002018 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f54:	f7fe fe0e 	bl	8000b74 <__aeabi_dcmpge>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d10c      	bne.n	8001f78 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8001f5e:	4b36      	ldr	r3, [pc, #216]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fb28 	bl	80005b8 <__aeabi_f2d>
 8001f68:	a32d      	add	r3, pc, #180	@ (adr r3, 8002020 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6e:	f7fe fdf7 	bl	8000b60 <__aeabi_dcmple>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d004      	beq.n	8001f82 <HAL_TIM_PeriodElapsedCallback+0xe2>
	    	cmd_ux = 0;  // Stop motor immediately
 8001f78:	4b33      	ldr	r3, [pc, #204]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001f7a:	f04f 0200 	mov.w	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	e033      	b.n	8001fea <HAL_TIM_PeriodElapsedCallback+0x14a>
	    } else {
	        error_pose = setpoint - pos_filt;
 8001f82:	4b2d      	ldr	r3, [pc, #180]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001f84:	edd3 7a00 	vldr	s15, [r3]
 8001f88:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f90:	4b2e      	ldr	r3, [pc, #184]	@ (800204c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001f92:	edc3 7a00 	vstr	s15, [r3]
	        cmd_vx = PID_CONTROLLER_Compute(&pid_pos, error_pose);
 8001f96:	4b2d      	ldr	r3, [pc, #180]	@ (800204c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001f98:	edd3 7a00 	vldr	s15, [r3]
 8001f9c:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa0:	482b      	ldr	r0, [pc, #172]	@ (8002050 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001fa2:	f7ff fb10 	bl	80015c6 <PID_CONTROLLER_Compute>
 8001fa6:	eef0 7a40 	vmov.f32	s15, s0
 8001faa:	4b2a      	ldr	r3, [pc, #168]	@ (8002054 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001fac:	edc3 7a00 	vstr	s15, [r3]
	        cmd_ux = PWM_Satuation(PID_CONTROLLER_Compute(&pid_vel, cmd_vx - vel_filt), 65535, -65535);
 8001fb0:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001fb2:	ed93 7a00 	vldr	s14, [r3]
 8001fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001fb8:	edd3 7a00 	vldr	s15, [r3]
 8001fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc4:	4824      	ldr	r0, [pc, #144]	@ (8002058 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001fc6:	f7ff fafe 	bl	80015c6 <PID_CONTROLLER_Compute>
 8001fca:	eef0 7a40 	vmov.f32	s15, s0
 8001fce:	4923      	ldr	r1, [pc, #140]	@ (800205c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001fd0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fd8:	f7ff fa9c 	bl	8001514 <PWM_Satuation>
 8001fdc:	ee07 0a90 	vmov	s15, r0
 8001fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001fe6:	edc3 7a00 	vstr	s15, [r3]
	    }

	    MDXX_set_range(&motor, 2000, cmd_ux);
 8001fea:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001fec:	edd3 7a00 	vldr	s15, [r3]
 8001ff0:	eef0 0a67 	vmov.f32	s1, s15
 8001ff4:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8002060 <HAL_TIM_PeriodElapsedCallback+0x1c0>
 8001ff8:	481a      	ldr	r0, [pc, #104]	@ (8002064 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001ffa:	f7ff fb9d 	bl	8001738 <MDXX_set_range>
	  }
}
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	33333333 	.word	0x33333333
 800200c:	3fe33333 	.word	0x3fe33333
 8002010:	33333333 	.word	0x33333333
 8002014:	bfe33333 	.word	0xbfe33333
 8002018:	66666666 	.word	0x66666666
 800201c:	3fe66666 	.word	0x3fe66666
 8002020:	66666666 	.word	0x66666666
 8002024:	bfe66666 	.word	0xbfe66666
 8002028:	40012c00 	.word	0x40012c00
 800202c:	48000800 	.word	0x48000800
 8002030:	20000204 	.word	0x20000204
 8002034:	200002e4 	.word	0x200002e4
 8002038:	200002e8 	.word	0x200002e8
 800203c:	200002e0 	.word	0x200002e0
 8002040:	3f19999a 	.word	0x3f19999a
 8002044:	bf19999a 	.word	0xbf19999a
 8002048:	200002d4 	.word	0x200002d4
 800204c:	200002d8 	.word	0x200002d8
 8002050:	2000028c 	.word	0x2000028c
 8002054:	200002d0 	.word	0x200002d0
 8002058:	200002a8 	.word	0x200002a8
 800205c:	ffff0001 	.word	0xffff0001
 8002060:	44fa0000 	.word	0x44fa0000
 8002064:	20000248 	.word	0x20000248

08002068 <update_filter>:

float update_filter(float input) {
 8002068:	b5b0      	push	{r4, r5, r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	ed87 0a01 	vstr	s0, [r7, #4]
    // Low-pass filter formula
    filtered_value = ALPHA * input + (1.0 - ALPHA) * filtered_value;
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7fe faa0 	bl	80005b8 <__aeabi_f2d>
 8002078:	a318      	add	r3, pc, #96	@ (adr r3, 80020dc <update_filter+0x74>)
 800207a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207e:	f7fe faf3 	bl	8000668 <__aeabi_dmul>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4614      	mov	r4, r2
 8002088:	461d      	mov	r5, r3
 800208a:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <update_filter+0x70>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7fe fa92 	bl	80005b8 <__aeabi_f2d>
 8002094:	a30e      	add	r3, pc, #56	@ (adr r3, 80020d0 <update_filter+0x68>)
 8002096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209a:	f7fe fae5 	bl	8000668 <__aeabi_dmul>
 800209e:	4602      	mov	r2, r0
 80020a0:	460b      	mov	r3, r1
 80020a2:	4620      	mov	r0, r4
 80020a4:	4629      	mov	r1, r5
 80020a6:	f7fe f929 	bl	80002fc <__adddf3>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4610      	mov	r0, r2
 80020b0:	4619      	mov	r1, r3
 80020b2:	f7fe fd93 	bl	8000bdc <__aeabi_d2f>
 80020b6:	4603      	mov	r3, r0
 80020b8:	4a07      	ldr	r2, [pc, #28]	@ (80020d8 <update_filter+0x70>)
 80020ba:	6013      	str	r3, [r2, #0]
    return filtered_value;
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <update_filter+0x70>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	ee07 3a90 	vmov	s15, r3
}
 80020c4:	eeb0 0a67 	vmov.f32	s0, s15
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bdb0      	pop	{r4, r5, r7, pc}
 80020ce:	bf00      	nop
 80020d0:	cccccccd 	.word	0xcccccccd
 80020d4:	3feccccc 	.word	0x3feccccc
 80020d8:	200002dc 	.word	0x200002dc
 80020dc:	9999999a 	.word	0x9999999a
 80020e0:	3fb99999 	.word	0x3fb99999

080020e4 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	@ 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80020f0:	f007 fe2e 	bl	8009d50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80020f4:	4b5a      	ldr	r3, [pc, #360]	@ (8002260 <pvPortMallocMicroROS+0x17c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d101      	bne.n	8002100 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80020fc:	f000 f986 	bl	800240c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002100:	4b58      	ldr	r3, [pc, #352]	@ (8002264 <pvPortMallocMicroROS+0x180>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4013      	ands	r3, r2
 8002108:	2b00      	cmp	r3, #0
 800210a:	f040 8090 	bne.w	800222e <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d01e      	beq.n	8002152 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002114:	2208      	movs	r2, #8
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4413      	add	r3, r2
 800211a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	2b00      	cmp	r3, #0
 8002124:	d015      	beq.n	8002152 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f023 0307 	bic.w	r3, r3, #7
 800212c:	3308      	adds	r3, #8
 800212e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00b      	beq.n	8002152 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800213a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800213e:	f383 8811 	msr	BASEPRI, r3
 8002142:	f3bf 8f6f 	isb	sy
 8002146:	f3bf 8f4f 	dsb	sy
 800214a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	e7fd      	b.n	800214e <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d06a      	beq.n	800222e <pvPortMallocMicroROS+0x14a>
 8002158:	4b43      	ldr	r3, [pc, #268]	@ (8002268 <pvPortMallocMicroROS+0x184>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	429a      	cmp	r2, r3
 8002160:	d865      	bhi.n	800222e <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002162:	4b42      	ldr	r3, [pc, #264]	@ (800226c <pvPortMallocMicroROS+0x188>)
 8002164:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002166:	4b41      	ldr	r3, [pc, #260]	@ (800226c <pvPortMallocMicroROS+0x188>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800216c:	e004      	b.n	8002178 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002170:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	429a      	cmp	r2, r3
 8002180:	d903      	bls.n	800218a <pvPortMallocMicroROS+0xa6>
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f1      	bne.n	800216e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800218a:	4b35      	ldr	r3, [pc, #212]	@ (8002260 <pvPortMallocMicroROS+0x17c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002190:	429a      	cmp	r2, r3
 8002192:	d04c      	beq.n	800222e <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002194:	6a3b      	ldr	r3, [r7, #32]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2208      	movs	r2, #8
 800219a:	4413      	add	r3, r2
 800219c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	1ad2      	subs	r2, r2, r3
 80021ae:	2308      	movs	r3, #8
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d920      	bls.n	80021f8 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80021b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4413      	add	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00b      	beq.n	80021e0 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 80021c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021cc:	f383 8811 	msr	BASEPRI, r3
 80021d0:	f3bf 8f6f 	isb	sy
 80021d4:	f3bf 8f4f 	dsb	sy
 80021d8:	613b      	str	r3, [r7, #16]
}
 80021da:	bf00      	nop
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80021e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	1ad2      	subs	r2, r2, r3
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80021ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80021f2:	69b8      	ldr	r0, [r7, #24]
 80021f4:	f000 f96c 	bl	80024d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80021f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002268 <pvPortMallocMicroROS+0x184>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	4a19      	ldr	r2, [pc, #100]	@ (8002268 <pvPortMallocMicroROS+0x184>)
 8002204:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002206:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <pvPortMallocMicroROS+0x184>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4b19      	ldr	r3, [pc, #100]	@ (8002270 <pvPortMallocMicroROS+0x18c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d203      	bcs.n	800221a <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <pvPortMallocMicroROS+0x184>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a16      	ldr	r2, [pc, #88]	@ (8002270 <pvPortMallocMicroROS+0x18c>)
 8002218:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800221a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	4b11      	ldr	r3, [pc, #68]	@ (8002264 <pvPortMallocMicroROS+0x180>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	431a      	orrs	r2, r3
 8002224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002226:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800222e:	f007 fd9d 	bl	8009d6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	f003 0307 	and.w	r3, r3, #7
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00b      	beq.n	8002254 <pvPortMallocMicroROS+0x170>
	__asm volatile
 800223c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002240:	f383 8811 	msr	BASEPRI, r3
 8002244:	f3bf 8f6f 	isb	sy
 8002248:	f3bf 8f4f 	dsb	sy
 800224c:	60fb      	str	r3, [r7, #12]
}
 800224e:	bf00      	nop
 8002250:	bf00      	nop
 8002252:	e7fd      	b.n	8002250 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8002254:	69fb      	ldr	r3, [r7, #28]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3728      	adds	r7, #40	@ 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20003e5c 	.word	0x20003e5c
 8002264:	20003e68 	.word	0x20003e68
 8002268:	20003e60 	.word	0x20003e60
 800226c:	20003e54 	.word	0x20003e54
 8002270:	20003e64 	.word	0x20003e64

08002274 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d04a      	beq.n	800231c <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002286:	2308      	movs	r3, #8
 8002288:	425b      	negs	r3, r3
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	4413      	add	r3, r2
 800228e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	4b22      	ldr	r3, [pc, #136]	@ (8002324 <vPortFreeMicroROS+0xb0>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4013      	ands	r3, r2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10b      	bne.n	80022ba <vPortFreeMicroROS+0x46>
	__asm volatile
 80022a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022a6:	f383 8811 	msr	BASEPRI, r3
 80022aa:	f3bf 8f6f 	isb	sy
 80022ae:	f3bf 8f4f 	dsb	sy
 80022b2:	60fb      	str	r3, [r7, #12]
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	e7fd      	b.n	80022b6 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00b      	beq.n	80022da <vPortFreeMicroROS+0x66>
	__asm volatile
 80022c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022c6:	f383 8811 	msr	BASEPRI, r3
 80022ca:	f3bf 8f6f 	isb	sy
 80022ce:	f3bf 8f4f 	dsb	sy
 80022d2:	60bb      	str	r3, [r7, #8]
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	e7fd      	b.n	80022d6 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	4b11      	ldr	r3, [pc, #68]	@ (8002324 <vPortFreeMicroROS+0xb0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d019      	beq.n	800231c <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d115      	bne.n	800231c <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002324 <vPortFreeMicroROS+0xb0>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	401a      	ands	r2, r3
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002300:	f007 fd26 	bl	8009d50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	4b07      	ldr	r3, [pc, #28]	@ (8002328 <vPortFreeMicroROS+0xb4>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4413      	add	r3, r2
 800230e:	4a06      	ldr	r2, [pc, #24]	@ (8002328 <vPortFreeMicroROS+0xb4>)
 8002310:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002312:	6938      	ldr	r0, [r7, #16]
 8002314:	f000 f8dc 	bl	80024d0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002318:	f007 fd28 	bl	8009d6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800231c:	bf00      	nop
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20003e68 	.word	0x20003e68
 8002328:	20003e60 	.word	0x20003e60

0800232c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 800232c:	b480      	push	{r7}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8002338:	2308      	movs	r3, #8
 800233a:	425b      	negs	r3, r3
 800233c:	697a      	ldr	r2, [r7, #20]
 800233e:	4413      	add	r3, r2
 8002340:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <getBlockSize+0x38>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	43db      	mvns	r3, r3
 8002350:	4013      	ands	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]

	return count;
 8002354:	68fb      	ldr	r3, [r7, #12]
}
 8002356:	4618      	mov	r0, r3
 8002358:	371c      	adds	r7, #28
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	20003e68 	.word	0x20003e68

08002368 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002372:	f007 fced 	bl	8009d50 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8002376:	6838      	ldr	r0, [r7, #0]
 8002378:	f7ff feb4 	bl	80020e4 <pvPortMallocMicroROS>
 800237c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d017      	beq.n	80023b4 <pvPortReallocMicroROS+0x4c>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d014      	beq.n	80023b4 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff ffce 	bl	800232c <getBlockSize>
 8002390:	4603      	mov	r3, r0
 8002392:	2208      	movs	r2, #8
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	429a      	cmp	r2, r3
 800239e:	d201      	bcs.n	80023a4 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	68b8      	ldr	r0, [r7, #8]
 80023aa:	f017 f854 	bl	8019456 <memcpy>

		vPortFreeMicroROS(pv);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff ff60 	bl	8002274 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 80023b4:	f007 fcda 	bl	8009d6c <xTaskResumeAll>

	return newmem;
 80023b8:	68bb      	ldr	r3, [r7, #8]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b086      	sub	sp, #24
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80023cc:	f007 fcc0 	bl	8009d50 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	fb02 f303 	mul.w	r3, r2, r3
 80023d8:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80023da:	6978      	ldr	r0, [r7, #20]
 80023dc:	f7ff fe82 	bl	80020e4 <pvPortMallocMicroROS>
 80023e0:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	613b      	str	r3, [r7, #16]

  	while(count--)
 80023e6:	e004      	b.n	80023f2 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	613a      	str	r2, [r7, #16]
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	1e5a      	subs	r2, r3, #1
 80023f6:	617a      	str	r2, [r7, #20]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1f5      	bne.n	80023e8 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80023fc:	f007 fcb6 	bl	8009d6c <xTaskResumeAll>
  	return mem;
 8002400:	68fb      	ldr	r3, [r7, #12]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002412:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002416:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002418:	4b27      	ldr	r3, [pc, #156]	@ (80024b8 <prvHeapInit+0xac>)
 800241a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00c      	beq.n	8002440 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	3307      	adds	r3, #7
 800242a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f023 0307 	bic.w	r3, r3, #7
 8002432:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	4a1f      	ldr	r2, [pc, #124]	@ (80024b8 <prvHeapInit+0xac>)
 800243c:	4413      	add	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002444:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <prvHeapInit+0xb0>)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800244a:	4b1c      	ldr	r3, [pc, #112]	@ (80024bc <prvHeapInit+0xb0>)
 800244c:	2200      	movs	r2, #0
 800244e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	4413      	add	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002458:	2208      	movs	r2, #8
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	1a9b      	subs	r3, r3, r2
 800245e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f023 0307 	bic.w	r3, r3, #7
 8002466:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4a15      	ldr	r2, [pc, #84]	@ (80024c0 <prvHeapInit+0xb4>)
 800246c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800246e:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <prvHeapInit+0xb4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2200      	movs	r2, #0
 8002474:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002476:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <prvHeapInit+0xb4>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	1ad2      	subs	r2, r2, r3
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800248c:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <prvHeapInit+0xb4>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <prvHeapInit+0xb8>)
 800249a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4a09      	ldr	r2, [pc, #36]	@ (80024c8 <prvHeapInit+0xbc>)
 80024a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80024a4:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <prvHeapInit+0xc0>)
 80024a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80024aa:	601a      	str	r2, [r3, #0]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	20003254 	.word	0x20003254
 80024bc:	20003e54 	.word	0x20003e54
 80024c0:	20003e5c 	.word	0x20003e5c
 80024c4:	20003e64 	.word	0x20003e64
 80024c8:	20003e60 	.word	0x20003e60
 80024cc:	20003e68 	.word	0x20003e68

080024d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80024d8:	4b28      	ldr	r3, [pc, #160]	@ (800257c <prvInsertBlockIntoFreeList+0xac>)
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	e002      	b.n	80024e4 <prvInsertBlockIntoFreeList+0x14>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d8f7      	bhi.n	80024de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	4413      	add	r3, r2
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d108      	bne.n	8002512 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	441a      	add	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	441a      	add	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	429a      	cmp	r2, r3
 8002524:	d118      	bne.n	8002558 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <prvInsertBlockIntoFreeList+0xb0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d00d      	beq.n	800254e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	441a      	add	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	e008      	b.n	8002560 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800254e:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <prvInsertBlockIntoFreeList+0xb0>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	e003      	b.n	8002560 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	429a      	cmp	r2, r3
 8002566:	d002      	beq.n	800256e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	20003e54 	.word	0x20003e54
 8002580:	20003e5c 	.word	0x20003e5c

08002584 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800258a:	4b1e      	ldr	r3, [pc, #120]	@ (8002604 <MX_DMA_Init+0x80>)
 800258c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800258e:	4a1d      	ldr	r2, [pc, #116]	@ (8002604 <MX_DMA_Init+0x80>)
 8002590:	f043 0304 	orr.w	r3, r3, #4
 8002594:	6493      	str	r3, [r2, #72]	@ 0x48
 8002596:	4b1b      	ldr	r3, [pc, #108]	@ (8002604 <MX_DMA_Init+0x80>)
 8002598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	607b      	str	r3, [r7, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025a2:	4b18      	ldr	r3, [pc, #96]	@ (8002604 <MX_DMA_Init+0x80>)
 80025a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a6:	4a17      	ldr	r2, [pc, #92]	@ (8002604 <MX_DMA_Init+0x80>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80025ae:	4b15      	ldr	r3, [pc, #84]	@ (8002604 <MX_DMA_Init+0x80>)
 80025b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2105      	movs	r1, #5
 80025be:	200b      	movs	r0, #11
 80025c0:	f001 f9c0 	bl	8003944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025c4:	200b      	movs	r0, #11
 80025c6:	f001 f9d7 	bl	8003978 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80025ca:	2200      	movs	r2, #0
 80025cc:	2105      	movs	r1, #5
 80025ce:	200c      	movs	r0, #12
 80025d0:	f001 f9b8 	bl	8003944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80025d4:	200c      	movs	r0, #12
 80025d6:	f001 f9cf 	bl	8003978 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80025da:	2200      	movs	r2, #0
 80025dc:	2105      	movs	r1, #5
 80025de:	200d      	movs	r0, #13
 80025e0:	f001 f9b0 	bl	8003944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80025e4:	200d      	movs	r0, #13
 80025e6:	f001 f9c7 	bl	8003978 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2105      	movs	r1, #5
 80025ee:	200e      	movs	r0, #14
 80025f0:	f001 f9a8 	bl	8003944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80025f4:	200e      	movs	r0, #14
 80025f6:	f001 f9bf 	bl	8003978 <HAL_NVIC_EnableIRQ>

}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000

08002608 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	@ 0x28
 800260c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
 8002618:	609a      	str	r2, [r3, #8]
 800261a:	60da      	str	r2, [r3, #12]
 800261c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800261e:	4b36      	ldr	r3, [pc, #216]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002622:	4a35      	ldr	r2, [pc, #212]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002624:	f043 0304 	orr.w	r3, r3, #4
 8002628:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800262a:	4b33      	ldr	r3, [pc, #204]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002636:	4b30      	ldr	r3, [pc, #192]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263a:	4a2f      	ldr	r2, [pc, #188]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 800263c:	f043 0320 	orr.w	r3, r3, #32
 8002640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002642:	4b2d      	ldr	r3, [pc, #180]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002646:	f003 0320 	and.w	r3, r3, #32
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	4b2a      	ldr	r3, [pc, #168]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002652:	4a29      	ldr	r2, [pc, #164]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002654:	f043 0301 	orr.w	r3, r3, #1
 8002658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800265a:	4b27      	ldr	r3, [pc, #156]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002666:	4b24      	ldr	r3, [pc, #144]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800266a:	4a23      	ldr	r2, [pc, #140]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 800266c:	f043 0302 	orr.w	r3, r3, #2
 8002670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002672:	4b21      	ldr	r3, [pc, #132]	@ (80026f8 <MX_GPIO_Init+0xf0>)
 8002674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	607b      	str	r3, [r7, #4]
 800267c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800267e:	2200      	movs	r2, #0
 8002680:	2120      	movs	r1, #32
 8002682:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002686:	f001 fe5d 	bl	8004344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800268a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800268e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002690:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	4619      	mov	r1, r3
 80026a0:	4816      	ldr	r0, [pc, #88]	@ (80026fc <MX_GPIO_Init+0xf4>)
 80026a2:	f001 fcb5 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80026a6:	2320      	movs	r3, #32
 80026a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026aa:	2301      	movs	r3, #1
 80026ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b2:	2300      	movs	r3, #0
 80026b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80026b6:	f107 0314 	add.w	r3, r7, #20
 80026ba:	4619      	mov	r1, r3
 80026bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026c0:	f001 fca6 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Pin */
  GPIO_InitStruct.Pin = Emergency_Pin;
 80026c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ca:	2300      	movs	r3, #0
 80026cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_GPIO_Port, &GPIO_InitStruct);
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	4619      	mov	r1, r3
 80026d8:	4808      	ldr	r0, [pc, #32]	@ (80026fc <MX_GPIO_Init+0xf4>)
 80026da:	f001 fc99 	bl	8004010 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80026de:	2200      	movs	r2, #0
 80026e0:	2105      	movs	r1, #5
 80026e2:	2028      	movs	r0, #40	@ 0x28
 80026e4:	f001 f92e 	bl	8003944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026e8:	2028      	movs	r0, #40	@ 0x28
 80026ea:	f001 f945 	bl	8003978 <HAL_NVIC_EnableIRQ>

}
 80026ee:	bf00      	nop
 80026f0:	3728      	adds	r7, #40	@ 0x28
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40021000 	.word	0x40021000
 80026fc:	48000800 	.word	0x48000800

08002700 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002704:	4b0b      	ldr	r3, [pc, #44]	@ (8002734 <MX_IWDG_Init+0x34>)
 8002706:	4a0c      	ldr	r2, [pc, #48]	@ (8002738 <MX_IWDG_Init+0x38>)
 8002708:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800270a:	4b0a      	ldr	r3, [pc, #40]	@ (8002734 <MX_IWDG_Init+0x34>)
 800270c:	2200      	movs	r2, #0
 800270e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002710:	4b08      	ldr	r3, [pc, #32]	@ (8002734 <MX_IWDG_Init+0x34>)
 8002712:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002716:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8002718:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <MX_IWDG_Init+0x34>)
 800271a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800271e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002720:	4804      	ldr	r0, [pc, #16]	@ (8002734 <MX_IWDG_Init+0x34>)
 8002722:	f001 fe4a 	bl	80043ba <HAL_IWDG_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 800272c:	f000 f86d 	bl	800280a <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20003e6c 	.word	0x20003e6c
 8002738:	40003000 	.word	0x40003000

0800273c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002740:	f001 f811 	bl	8003766 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002744:	f000 f816 	bl	8002774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002748:	f7ff ff5e 	bl	8002608 <MX_GPIO_Init>
  MX_DMA_Init();
 800274c:	f7ff ff1a 	bl	8002584 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002750:	f000 fd12 	bl	8003178 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8002754:	f000 fba6 	bl	8002ea4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002758:	f000 fd58 	bl	800320c <MX_USART1_UART_Init>
  MX_TIM8_Init();
 800275c:	f000 fbf0 	bl	8002f40 <MX_TIM8_Init>
  MX_IWDG_Init();
 8002760:	f7ff ffce 	bl	8002700 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002764:	f006 f9d6 	bl	8008b14 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002768:	f7ff f996 	bl	8001a98 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800276c:	f006 f9f6 	bl	8008b5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002770:	bf00      	nop
 8002772:	e7fd      	b.n	8002770 <main+0x34>

08002774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b094      	sub	sp, #80	@ 0x50
 8002778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800277a:	f107 0318 	add.w	r3, r7, #24
 800277e:	2238      	movs	r2, #56	@ 0x38
 8002780:	2100      	movs	r1, #0
 8002782:	4618      	mov	r0, r3
 8002784:	f016 fd9e 	bl	80192c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002788:	1d3b      	adds	r3, r7, #4
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	60da      	str	r2, [r3, #12]
 8002794:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002796:	2000      	movs	r0, #0
 8002798:	f001 fe6e 	bl	8004478 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800279c:	2309      	movs	r3, #9
 800279e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027a4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80027a6:	2301      	movs	r3, #1
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027aa:	2302      	movs	r3, #2
 80027ac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027ae:	2303      	movs	r3, #3
 80027b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80027b2:	2306      	movs	r3, #6
 80027b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80027b6:	2355      	movs	r3, #85	@ 0x55
 80027b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027ba:	2302      	movs	r3, #2
 80027bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80027be:	2302      	movs	r3, #2
 80027c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80027c2:	2302      	movs	r3, #2
 80027c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027c6:	f107 0318 	add.w	r3, r7, #24
 80027ca:	4618      	mov	r0, r3
 80027cc:	f001 ff08 	bl	80045e0 <HAL_RCC_OscConfig>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80027d6:	f000 f818 	bl	800280a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027da:	230f      	movs	r3, #15
 80027dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027de:	2303      	movs	r3, #3
 80027e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	2104      	movs	r1, #4
 80027f2:	4618      	mov	r0, r3
 80027f4:	f002 fa06 	bl	8004c04 <HAL_RCC_ClockConfig>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80027fe:	f000 f804 	bl	800280a <Error_Handler>
  }
}
 8002802:	bf00      	nop
 8002804:	3750      	adds	r7, #80	@ 0x50
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800280e:	b672      	cpsid	i
}
 8002810:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002812:	bf00      	nop
 8002814:	e7fd      	b.n	8002812 <Error_Handler+0x8>
	...

08002818 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002822:	4b0c      	ldr	r3, [pc, #48]	@ (8002854 <microros_allocate+0x3c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4413      	add	r3, r2
 800282c:	461a      	mov	r2, r3
 800282e:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <microros_allocate+0x3c>)
 8002830:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002832:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <microros_allocate+0x40>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	461a      	mov	r2, r3
 800283e:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <microros_allocate+0x40>)
 8002840:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff fc4e 	bl	80020e4 <pvPortMallocMicroROS>
 8002848:	4603      	mov	r3, r0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20003e7c 	.word	0x20003e7c
 8002858:	20003e80 	.word	0x20003e80

0800285c <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00c      	beq.n	8002886 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7ff fd5d 	bl	800232c <getBlockSize>
 8002872:	4603      	mov	r3, r0
 8002874:	4a06      	ldr	r2, [pc, #24]	@ (8002890 <microros_deallocate+0x34>)
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	461a      	mov	r2, r3
 800287c:	4b04      	ldr	r3, [pc, #16]	@ (8002890 <microros_deallocate+0x34>)
 800287e:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f7ff fcf7 	bl	8002274 <vPortFreeMicroROS>
  }
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20003e80 	.word	0x20003e80

08002894 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80028a0:	4b15      	ldr	r3, [pc, #84]	@ (80028f8 <microros_reallocate+0x64>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	461a      	mov	r2, r3
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	4413      	add	r3, r2
 80028aa:	461a      	mov	r2, r3
 80028ac:	4b12      	ldr	r3, [pc, #72]	@ (80028f8 <microros_reallocate+0x64>)
 80028ae:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80028b0:	4b12      	ldr	r3, [pc, #72]	@ (80028fc <microros_reallocate+0x68>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	461a      	mov	r2, r3
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	4413      	add	r3, r2
 80028ba:	461a      	mov	r2, r3
 80028bc:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <microros_reallocate+0x68>)
 80028be:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d104      	bne.n	80028d0 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80028c6:	68b8      	ldr	r0, [r7, #8]
 80028c8:	f7ff fc0c 	bl	80020e4 <pvPortMallocMicroROS>
 80028cc:	4603      	mov	r3, r0
 80028ce:	e00e      	b.n	80028ee <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f7ff fd2b 	bl	800232c <getBlockSize>
 80028d6:	4603      	mov	r3, r0
 80028d8:	4a08      	ldr	r2, [pc, #32]	@ (80028fc <microros_reallocate+0x68>)
 80028da:	6812      	ldr	r2, [r2, #0]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	4b06      	ldr	r3, [pc, #24]	@ (80028fc <microros_reallocate+0x68>)
 80028e2:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f7ff fd3e 	bl	8002368 <pvPortReallocMicroROS>
 80028ec:	4603      	mov	r3, r0
  }
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20003e7c 	.word	0x20003e7c
 80028fc:	20003e80 	.word	0x20003e80

08002900 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	fb02 f303 	mul.w	r3, r2, r3
 8002914:	4a0c      	ldr	r2, [pc, #48]	@ (8002948 <microros_zero_allocate+0x48>)
 8002916:	6812      	ldr	r2, [r2, #0]
 8002918:	4413      	add	r3, r2
 800291a:	461a      	mov	r2, r3
 800291c:	4b0a      	ldr	r3, [pc, #40]	@ (8002948 <microros_zero_allocate+0x48>)
 800291e:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	fb02 f303 	mul.w	r3, r2, r3
 8002928:	4a08      	ldr	r2, [pc, #32]	@ (800294c <microros_zero_allocate+0x4c>)
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	4413      	add	r3, r2
 800292e:	461a      	mov	r2, r3
 8002930:	4b06      	ldr	r3, [pc, #24]	@ (800294c <microros_zero_allocate+0x4c>)
 8002932:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f7ff fd43 	bl	80023c2 <pvPortCallocMicroROS>
 800293c:	4603      	mov	r3, r0
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20003e7c 	.word	0x20003e7c
 800294c:	20003e80 	.word	0x20003e80

08002950 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002950:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002962:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002966:	a320      	add	r3, pc, #128	@ (adr r3, 80029e8 <UTILS_NanosecondsToTimespec+0x98>)
 8002968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296c:	f7fe f986 	bl	8000c7c <__aeabi_ldivmod>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800297a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800297e:	a31a      	add	r3, pc, #104	@ (adr r3, 80029e8 <UTILS_NanosecondsToTimespec+0x98>)
 8002980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002984:	f7fe f97a 	bl	8000c7c <__aeabi_ldivmod>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b00      	cmp	r3, #0
 8002992:	da20      	bge.n	80029d6 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4a11      	ldr	r2, [pc, #68]	@ (80029e0 <UTILS_NanosecondsToTimespec+0x90>)
 800299a:	fb82 1203 	smull	r1, r2, r2, r3
 800299e:	1712      	asrs	r2, r2, #28
 80029a0:	17db      	asrs	r3, r3, #31
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	3301      	adds	r3, #1
 80029a6:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	6979      	ldr	r1, [r7, #20]
 80029b0:	17c8      	asrs	r0, r1, #31
 80029b2:	460c      	mov	r4, r1
 80029b4:	4605      	mov	r5, r0
 80029b6:	ebb2 0804 	subs.w	r8, r2, r4
 80029ba:	eb63 0905 	sbc.w	r9, r3, r5
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	4906      	ldr	r1, [pc, #24]	@ (80029e4 <UTILS_NanosecondsToTimespec+0x94>)
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	441a      	add	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	609a      	str	r2, [r3, #8]
    }
}
 80029d6:	bf00      	nop
 80029d8:	3718      	adds	r7, #24
 80029da:	46bd      	mov	sp, r7
 80029dc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80029e0:	44b82fa1 	.word	0x44b82fa1
 80029e4:	3b9aca00 	.word	0x3b9aca00
 80029e8:	3b9aca00 	.word	0x3b9aca00
 80029ec:	00000000 	.word	0x00000000

080029f0 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80029f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029f4:	b08e      	sub	sp, #56	@ 0x38
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80029fa:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80029fc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002a00:	2300      	movs	r3, #0
 8002a02:	6013      	str	r3, [r2, #0]
 8002a04:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002a12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002a16:	4618      	mov	r0, r3
 8002a18:	f007 fc24 	bl	800a264 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1e:	17da      	asrs	r2, r3, #31
 8002a20:	61bb      	str	r3, [r7, #24]
 8002a22:	61fa      	str	r2, [r7, #28]
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	f04f 0300 	mov.w	r3, #0
 8002a2c:	69b9      	ldr	r1, [r7, #24]
 8002a2e:	000b      	movs	r3, r1
 8002a30:	2200      	movs	r2, #0
 8002a32:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a38:	2200      	movs	r2, #0
 8002a3a:	461c      	mov	r4, r3
 8002a3c:	4615      	mov	r5, r2
 8002a3e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a42:	1911      	adds	r1, r2, r4
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	416b      	adcs	r3, r5
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002a4e:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002a52:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	f04f 0400 	mov.w	r4, #0
 8002a5e:	f04f 0500 	mov.w	r5, #0
 8002a62:	015d      	lsls	r5, r3, #5
 8002a64:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002a68:	0154      	lsls	r4, r2, #5
 8002a6a:	4622      	mov	r2, r4
 8002a6c:	462b      	mov	r3, r5
 8002a6e:	ebb2 0800 	subs.w	r8, r2, r0
 8002a72:	eb63 0901 	sbc.w	r9, r3, r1
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002a82:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002a86:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002a8a:	4690      	mov	r8, r2
 8002a8c:	4699      	mov	r9, r3
 8002a8e:	eb18 0a00 	adds.w	sl, r8, r0
 8002a92:	eb49 0b01 	adc.w	fp, r9, r1
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	f04f 0300 	mov.w	r3, #0
 8002a9e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002aa2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002aa6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002aaa:	ebb2 040a 	subs.w	r4, r2, sl
 8002aae:	603c      	str	r4, [r7, #0]
 8002ab0:	eb63 030b 	sbc.w	r3, r3, fp
 8002ab4:	607b      	str	r3, [r7, #4]
 8002ab6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002aba:	4623      	mov	r3, r4
 8002abc:	181b      	adds	r3, r3, r0
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	462b      	mov	r3, r5
 8002ac2:	eb41 0303 	adc.w	r3, r1, r3
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	6a3a      	ldr	r2, [r7, #32]
 8002aca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ace:	f7ff ff3f 	bl	8002950 <UTILS_NanosecondsToTimespec>

    return 0;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3738      	adds	r7, #56	@ 0x38
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae6:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <HAL_MspInit+0x50>)
 8002ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aea:	4a11      	ldr	r2, [pc, #68]	@ (8002b30 <HAL_MspInit+0x50>)
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002af2:	4b0f      	ldr	r3, [pc, #60]	@ (8002b30 <HAL_MspInit+0x50>)
 8002af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	607b      	str	r3, [r7, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002afe:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <HAL_MspInit+0x50>)
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	4a0b      	ldr	r2, [pc, #44]	@ (8002b30 <HAL_MspInit+0x50>)
 8002b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b08:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b0a:	4b09      	ldr	r3, [pc, #36]	@ (8002b30 <HAL_MspInit+0x50>)
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b16:	2200      	movs	r2, #0
 8002b18:	210f      	movs	r1, #15
 8002b1a:	f06f 0001 	mvn.w	r0, #1
 8002b1e:	f000 ff11 	bl	8003944 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002b22:	f001 fd4d 	bl	80045c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b26:	bf00      	nop
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40021000 	.word	0x40021000

08002b34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08c      	sub	sp, #48	@ 0x30
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b44:	4b2c      	ldr	r3, [pc, #176]	@ (8002bf8 <HAL_InitTick+0xc4>)
 8002b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b48:	4a2b      	ldr	r2, [pc, #172]	@ (8002bf8 <HAL_InitTick+0xc4>)
 8002b4a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b4e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b50:	4b29      	ldr	r3, [pc, #164]	@ (8002bf8 <HAL_InitTick+0xc4>)
 8002b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b5c:	f107 020c 	add.w	r2, r7, #12
 8002b60:	f107 0310 	add.w	r3, r7, #16
 8002b64:	4611      	mov	r1, r2
 8002b66:	4618      	mov	r0, r3
 8002b68:	f002 fa22 	bl	8004fb0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002b6c:	f002 fa0a 	bl	8004f84 <HAL_RCC_GetPCLK2Freq>
 8002b70:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b74:	4a21      	ldr	r2, [pc, #132]	@ (8002bfc <HAL_InitTick+0xc8>)
 8002b76:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7a:	0c9b      	lsrs	r3, r3, #18
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b80:	4b1f      	ldr	r3, [pc, #124]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002b82:	4a20      	ldr	r2, [pc, #128]	@ (8002c04 <HAL_InitTick+0xd0>)
 8002b84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b86:	4b1e      	ldr	r3, [pc, #120]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002b88:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b8c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b94:	4b1a      	ldr	r3, [pc, #104]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b9a:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8002ba0:	4817      	ldr	r0, [pc, #92]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002ba2:	f002 fccb 	bl	800553c <HAL_TIM_Base_Init>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002bac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d11b      	bne.n	8002bec <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002bb4:	4812      	ldr	r0, [pc, #72]	@ (8002c00 <HAL_InitTick+0xcc>)
 8002bb6:	f002 fd89 	bl	80056cc <HAL_TIM_Base_Start_IT>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002bc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d111      	bne.n	8002bec <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002bc8:	2019      	movs	r0, #25
 8002bca:	f000 fed5 	bl	8003978 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b0f      	cmp	r3, #15
 8002bd2:	d808      	bhi.n	8002be6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	2019      	movs	r0, #25
 8002bda:	f000 feb3 	bl	8003944 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bde:	4a0a      	ldr	r2, [pc, #40]	@ (8002c08 <HAL_InitTick+0xd4>)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	e002      	b.n	8002bec <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002bec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3730      	adds	r7, #48	@ 0x30
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	431bde83 	.word	0x431bde83
 8002c00:	20003e84 	.word	0x20003e84
 8002c04:	40012c00 	.word	0x40012c00
 8002c08:	2000001c 	.word	0x2000001c

08002c0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <NMI_Handler+0x4>

08002c14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <HardFault_Handler+0x4>

08002c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <MemManage_Handler+0x4>

08002c24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <BusFault_Handler+0x4>

08002c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <UsageFault_Handler+0x4>

08002c34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002c48:	4802      	ldr	r0, [pc, #8]	@ (8002c54 <DMA1_Channel1_IRQHandler+0x10>)
 8002c4a:	f001 f886 	bl	8003d5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20004098 	.word	0x20004098

08002c58 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002c5c:	4802      	ldr	r0, [pc, #8]	@ (8002c68 <DMA1_Channel2_IRQHandler+0x10>)
 8002c5e:	f001 f87c 	bl	8003d5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	200040f8 	.word	0x200040f8

08002c6c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c70:	4802      	ldr	r0, [pc, #8]	@ (8002c7c <DMA1_Channel3_IRQHandler+0x10>)
 8002c72:	f001 f872 	bl	8003d5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20004158 	.word	0x20004158

08002c80 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c84:	4802      	ldr	r0, [pc, #8]	@ (8002c90 <DMA1_Channel4_IRQHandler+0x10>)
 8002c86:	f001 f868 	bl	8003d5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	200041b8 	.word	0x200041b8

08002c94 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c98:	4802      	ldr	r0, [pc, #8]	@ (8002ca4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002c9a:	f002 fef9 	bl	8005a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20003e84 	.word	0x20003e84

08002ca8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cac:	4802      	ldr	r0, [pc, #8]	@ (8002cb8 <TIM2_IRQHandler+0x10>)
 8002cae:	f002 feef 	bl	8005a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20003ed8 	.word	0x20003ed8

08002cbc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002cc0:	4802      	ldr	r0, [pc, #8]	@ (8002ccc <USART1_IRQHandler+0x10>)
 8002cc2:	f004 fa49 	bl	8007158 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20004004 	.word	0x20004004

08002cd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002cd4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002cd8:	f001 fb4c 	bl	8004374 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002cdc:	bf00      	nop
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002ce4:	4802      	ldr	r0, [pc, #8]	@ (8002cf0 <LPUART1_IRQHandler+0x10>)
 8002ce6:	f004 fa37 	bl	8007158 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20003f70 	.word	0x20003f70

08002cf4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return 1;
 8002cf8:	2301      	movs	r3, #1
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <_kill>:

int _kill(int pid, int sig)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d0e:	f016 fb6d 	bl	80193ec <__errno>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2216      	movs	r2, #22
 8002d16:	601a      	str	r2, [r3, #0]
  return -1;
 8002d18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <_exit>:

void _exit (int status)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7ff ffe7 	bl	8002d04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d36:	bf00      	nop
 8002d38:	e7fd      	b.n	8002d36 <_exit+0x12>

08002d3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b086      	sub	sp, #24
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	60f8      	str	r0, [r7, #12]
 8002d42:	60b9      	str	r1, [r7, #8]
 8002d44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
 8002d4a:	e00a      	b.n	8002d62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d4c:	f3af 8000 	nop.w
 8002d50:	4601      	mov	r1, r0
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	60ba      	str	r2, [r7, #8]
 8002d58:	b2ca      	uxtb	r2, r1
 8002d5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	dbf0      	blt.n	8002d4c <_read+0x12>
  }

  return len;
 8002d6a:	687b      	ldr	r3, [r7, #4]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
 8002d84:	e009      	b.n	8002d9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	60ba      	str	r2, [r7, #8]
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	3301      	adds	r3, #1
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	dbf1      	blt.n	8002d86 <_write+0x12>
  }
  return len;
 8002da2:	687b      	ldr	r3, [r7, #4]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3718      	adds	r7, #24
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <_close>:

int _close(int file)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002db4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dd4:	605a      	str	r2, [r3, #4]
  return 0;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <_isatty>:

int _isatty(int file)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dec:	2301      	movs	r3, #1
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b085      	sub	sp, #20
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	60b9      	str	r1, [r7, #8]
 8002e04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e1c:	4a14      	ldr	r2, [pc, #80]	@ (8002e70 <_sbrk+0x5c>)
 8002e1e:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <_sbrk+0x60>)
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e28:	4b13      	ldr	r3, [pc, #76]	@ (8002e78 <_sbrk+0x64>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d102      	bne.n	8002e36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <_sbrk+0x64>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	@ (8002e7c <_sbrk+0x68>)
 8002e34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <_sbrk+0x64>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d207      	bcs.n	8002e54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e44:	f016 fad2 	bl	80193ec <__errno>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	220c      	movs	r2, #12
 8002e4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e52:	e009      	b.n	8002e68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e54:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <_sbrk+0x64>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e5a:	4b07      	ldr	r3, [pc, #28]	@ (8002e78 <_sbrk+0x64>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4413      	add	r3, r2
 8002e62:	4a05      	ldr	r2, [pc, #20]	@ (8002e78 <_sbrk+0x64>)
 8002e64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e66:	68fb      	ldr	r3, [r7, #12]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20020000 	.word	0x20020000
 8002e74:	00000400 	.word	0x00000400
 8002e78:	20003ed4 	.word	0x20003ed4
 8002e7c:	2000b048 	.word	0x2000b048

08002e80 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e84:	4b06      	ldr	r3, [pc, #24]	@ (8002ea0 <SystemInit+0x20>)
 8002e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e8a:	4a05      	ldr	r2, [pc, #20]	@ (8002ea0 <SystemInit+0x20>)
 8002e8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e94:	bf00      	nop
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	e000ed00 	.word	0xe000ed00

08002ea4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b088      	sub	sp, #32
 8002ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eaa:	f107 0310 	add.w	r3, r7, #16
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	605a      	str	r2, [r3, #4]
 8002eb4:	609a      	str	r2, [r3, #8]
 8002eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eb8:	1d3b      	adds	r3, r7, #4
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	605a      	str	r2, [r3, #4]
 8002ec0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002ec4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ec8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8002eca:	4b1c      	ldr	r3, [pc, #112]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002ecc:	22a9      	movs	r2, #169	@ 0xa9
 8002ece:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002ed6:	4b19      	ldr	r3, [pc, #100]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002ed8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002edc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ede:	4b17      	ldr	r3, [pc, #92]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ee4:	4b15      	ldr	r3, [pc, #84]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002eea:	4814      	ldr	r0, [pc, #80]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002eec:	f002 fb26 	bl	800553c <HAL_TIM_Base_Init>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002ef6:	f7ff fc88 	bl	800280a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002efa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002efe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f00:	f107 0310 	add.w	r3, r7, #16
 8002f04:	4619      	mov	r1, r3
 8002f06:	480d      	ldr	r0, [pc, #52]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002f08:	f003 f826 	bl	8005f58 <HAL_TIM_ConfigClockSource>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002f12:	f7ff fc7a 	bl	800280a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f16:	2300      	movs	r3, #0
 8002f18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	4619      	mov	r1, r3
 8002f22:	4806      	ldr	r0, [pc, #24]	@ (8002f3c <MX_TIM2_Init+0x98>)
 8002f24:	f003 fdf6 	bl	8006b14 <HAL_TIMEx_MasterConfigSynchronization>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002f2e:	f7ff fc6c 	bl	800280a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f32:	bf00      	nop
 8002f34:	3720      	adds	r7, #32
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	20003ed8 	.word	0x20003ed8

08002f40 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b098      	sub	sp, #96	@ 0x60
 8002f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f46:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	605a      	str	r2, [r3, #4]
 8002f50:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f52:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	605a      	str	r2, [r3, #4]
 8002f5c:	609a      	str	r2, [r3, #8]
 8002f5e:	60da      	str	r2, [r3, #12]
 8002f60:	611a      	str	r2, [r3, #16]
 8002f62:	615a      	str	r2, [r3, #20]
 8002f64:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f66:	1d3b      	adds	r3, r7, #4
 8002f68:	2234      	movs	r2, #52	@ 0x34
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f016 f9a9 	bl	80192c4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002f72:	4b41      	ldr	r3, [pc, #260]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f74:	4a41      	ldr	r2, [pc, #260]	@ (800307c <MX_TIM8_Init+0x13c>)
 8002f76:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002f78:	4b3f      	ldr	r3, [pc, #252]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002f84:	4b3c      	ldr	r3, [pc, #240]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f8a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f8c:	4b3a      	ldr	r3, [pc, #232]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002f92:	4b39      	ldr	r3, [pc, #228]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f98:	4b37      	ldr	r3, [pc, #220]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002f9e:	4836      	ldr	r0, [pc, #216]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002fa0:	f002 fc0c 	bl	80057bc <HAL_TIM_PWM_Init>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8002faa:	f7ff fc2e 	bl	800280a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002fba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	482d      	ldr	r0, [pc, #180]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002fc2:	f003 fda7 	bl	8006b14 <HAL_TIMEx_MasterConfigSynchronization>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002fcc:	f7ff fc1d 	bl	800280a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fd0:	2360      	movs	r3, #96	@ 0x60
 8002fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4820      	ldr	r0, [pc, #128]	@ (8003078 <MX_TIM8_Init+0x138>)
 8002ff6:	f002 fe9b 	bl	8005d30 <HAL_TIM_PWM_ConfigChannel>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8003000:	f7ff fc03 	bl	800280a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003004:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003008:	2208      	movs	r2, #8
 800300a:	4619      	mov	r1, r3
 800300c:	481a      	ldr	r0, [pc, #104]	@ (8003078 <MX_TIM8_Init+0x138>)
 800300e:	f002 fe8f 	bl	8005d30 <HAL_TIM_PWM_ConfigChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8003018:	f7ff fbf7 	bl	800280a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800301c:	2300      	movs	r3, #0
 800301e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003020:	2300      	movs	r3, #0
 8003022:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003030:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003034:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800303a:	2300      	movs	r3, #0
 800303c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800303e:	2300      	movs	r3, #0
 8003040:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003042:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003046:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800304c:	2300      	movs	r3, #0
 800304e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003050:	2300      	movs	r3, #0
 8003052:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003054:	1d3b      	adds	r3, r7, #4
 8003056:	4619      	mov	r1, r3
 8003058:	4807      	ldr	r0, [pc, #28]	@ (8003078 <MX_TIM8_Init+0x138>)
 800305a:	f003 fdf1 	bl	8006c40 <HAL_TIMEx_ConfigBreakDeadTime>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8003064:	f7ff fbd1 	bl	800280a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003068:	4803      	ldr	r0, [pc, #12]	@ (8003078 <MX_TIM8_Init+0x138>)
 800306a:	f000 f84d 	bl	8003108 <HAL_TIM_MspPostInit>

}
 800306e:	bf00      	nop
 8003070:	3760      	adds	r7, #96	@ 0x60
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20003f24 	.word	0x20003f24
 800307c:	40013400 	.word	0x40013400

08003080 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003090:	d113      	bne.n	80030ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003092:	4b0c      	ldr	r3, [pc, #48]	@ (80030c4 <HAL_TIM_Base_MspInit+0x44>)
 8003094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003096:	4a0b      	ldr	r2, [pc, #44]	@ (80030c4 <HAL_TIM_Base_MspInit+0x44>)
 8003098:	f043 0301 	orr.w	r3, r3, #1
 800309c:	6593      	str	r3, [r2, #88]	@ 0x58
 800309e:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <HAL_TIM_Base_MspInit+0x44>)
 80030a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80030aa:	2200      	movs	r2, #0
 80030ac:	2105      	movs	r1, #5
 80030ae:	201c      	movs	r0, #28
 80030b0:	f000 fc48 	bl	8003944 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80030b4:	201c      	movs	r0, #28
 80030b6:	f000 fc5f 	bl	8003978 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80030ba:	bf00      	nop
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40021000 	.word	0x40021000

080030c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003100 <HAL_TIM_PWM_MspInit+0x38>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d10b      	bne.n	80030f2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80030da:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <HAL_TIM_PWM_MspInit+0x3c>)
 80030dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030de:	4a09      	ldr	r2, [pc, #36]	@ (8003104 <HAL_TIM_PWM_MspInit+0x3c>)
 80030e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80030e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80030e6:	4b07      	ldr	r3, [pc, #28]	@ (8003104 <HAL_TIM_PWM_MspInit+0x3c>)
 80030e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80030f2:	bf00      	nop
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40013400 	.word	0x40013400
 8003104:	40021000 	.word	0x40021000

08003108 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b088      	sub	sp, #32
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003110:	f107 030c 	add.w	r3, r7, #12
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a11      	ldr	r2, [pc, #68]	@ (800316c <HAL_TIM_MspPostInit+0x64>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d11c      	bne.n	8003164 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800312a:	4b11      	ldr	r3, [pc, #68]	@ (8003170 <HAL_TIM_MspPostInit+0x68>)
 800312c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800312e:	4a10      	ldr	r2, [pc, #64]	@ (8003170 <HAL_TIM_MspPostInit+0x68>)
 8003130:	f043 0304 	orr.w	r3, r3, #4
 8003134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003136:	4b0e      	ldr	r3, [pc, #56]	@ (8003170 <HAL_TIM_MspPostInit+0x68>)
 8003138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800313a:	f003 0304 	and.w	r3, r3, #4
 800313e:	60bb      	str	r3, [r7, #8]
 8003140:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC8     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8003142:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003146:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003148:	2302      	movs	r3, #2
 800314a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003150:	2300      	movs	r3, #0
 8003152:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003154:	2304      	movs	r3, #4
 8003156:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003158:	f107 030c 	add.w	r3, r7, #12
 800315c:	4619      	mov	r1, r3
 800315e:	4805      	ldr	r0, [pc, #20]	@ (8003174 <HAL_TIM_MspPostInit+0x6c>)
 8003160:	f000 ff56 	bl	8004010 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003164:	bf00      	nop
 8003166:	3720      	adds	r7, #32
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	40013400 	.word	0x40013400
 8003170:	40021000 	.word	0x40021000
 8003174:	48000800 	.word	0x48000800

08003178 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800317c:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 800317e:	4a21      	ldr	r2, [pc, #132]	@ (8003204 <MX_LPUART1_UART_Init+0x8c>)
 8003180:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 8003182:	4b1f      	ldr	r3, [pc, #124]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 8003184:	4a20      	ldr	r2, [pc, #128]	@ (8003208 <MX_LPUART1_UART_Init+0x90>)
 8003186:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003188:	4b1d      	ldr	r3, [pc, #116]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 800318a:	2200      	movs	r2, #0
 800318c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800318e:	4b1c      	ldr	r3, [pc, #112]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 8003190:	2200      	movs	r2, #0
 8003192:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003194:	4b1a      	ldr	r3, [pc, #104]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 8003196:	2200      	movs	r2, #0
 8003198:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800319a:	4b19      	ldr	r3, [pc, #100]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 800319c:	220c      	movs	r2, #12
 800319e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031a0:	4b17      	ldr	r3, [pc, #92]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031a6:	4b16      	ldr	r3, [pc, #88]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031ac:	4b14      	ldr	r3, [pc, #80]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031b2:	4b13      	ldr	r3, [pc, #76]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80031b8:	4811      	ldr	r0, [pc, #68]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031ba:	f003 fe1b 	bl	8006df4 <HAL_UART_Init>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80031c4:	f7ff fb21 	bl	800280a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031c8:	2100      	movs	r1, #0
 80031ca:	480d      	ldr	r0, [pc, #52]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031cc:	f005 fb94 	bl	80088f8 <HAL_UARTEx_SetTxFifoThreshold>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80031d6:	f7ff fb18 	bl	800280a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80031da:	2100      	movs	r1, #0
 80031dc:	4808      	ldr	r0, [pc, #32]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031de:	f005 fbc9 	bl	8008974 <HAL_UARTEx_SetRxFifoThreshold>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80031e8:	f7ff fb0f 	bl	800280a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80031ec:	4804      	ldr	r0, [pc, #16]	@ (8003200 <MX_LPUART1_UART_Init+0x88>)
 80031ee:	f005 fb4a 	bl	8008886 <HAL_UARTEx_DisableFifoMode>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80031f8:	f7ff fb07 	bl	800280a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80031fc:	bf00      	nop
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20003f70 	.word	0x20003f70
 8003204:	40008000 	.word	0x40008000
 8003208:	001e8480 	.word	0x001e8480

0800320c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003210:	4b24      	ldr	r3, [pc, #144]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003212:	4a25      	ldr	r2, [pc, #148]	@ (80032a8 <MX_USART1_UART_Init+0x9c>)
 8003214:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003216:	4b23      	ldr	r3, [pc, #140]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003218:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800321c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800321e:	4b21      	ldr	r3, [pc, #132]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003224:	4b1f      	ldr	r3, [pc, #124]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800322a:	4b1e      	ldr	r3, [pc, #120]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 800322c:	2200      	movs	r2, #0
 800322e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003230:	4b1c      	ldr	r3, [pc, #112]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003232:	220c      	movs	r2, #12
 8003234:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003236:	4b1b      	ldr	r3, [pc, #108]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003238:	2200      	movs	r2, #0
 800323a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800323c:	4b19      	ldr	r3, [pc, #100]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 800323e:	2200      	movs	r2, #0
 8003240:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003242:	4b18      	ldr	r3, [pc, #96]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003244:	2200      	movs	r2, #0
 8003246:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003248:	4b16      	ldr	r3, [pc, #88]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 800324a:	2200      	movs	r2, #0
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800324e:	4b15      	ldr	r3, [pc, #84]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003250:	2200      	movs	r2, #0
 8003252:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003254:	2300      	movs	r3, #0
 8003256:	2200      	movs	r2, #0
 8003258:	2100      	movs	r1, #0
 800325a:	4812      	ldr	r0, [pc, #72]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 800325c:	f005 fa8c 	bl	8008778 <HAL_RS485Ex_Init>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 8003266:	f7ff fad0 	bl	800280a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800326a:	2100      	movs	r1, #0
 800326c:	480d      	ldr	r0, [pc, #52]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 800326e:	f005 fb43 	bl	80088f8 <HAL_UARTEx_SetTxFifoThreshold>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
 8003278:	f7ff fac7 	bl	800280a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800327c:	2100      	movs	r1, #0
 800327e:	4809      	ldr	r0, [pc, #36]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003280:	f005 fb78 	bl	8008974 <HAL_UARTEx_SetRxFifoThreshold>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <MX_USART1_UART_Init+0x82>
  {
    Error_Handler();
 800328a:	f7ff fabe 	bl	800280a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800328e:	4805      	ldr	r0, [pc, #20]	@ (80032a4 <MX_USART1_UART_Init+0x98>)
 8003290:	f005 faf9 	bl	8008886 <HAL_UARTEx_DisableFifoMode>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_USART1_UART_Init+0x92>
  {
    Error_Handler();
 800329a:	f7ff fab6 	bl	800280a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20004004 	.word	0x20004004
 80032a8:	40013800 	.word	0x40013800

080032ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b0a2      	sub	sp, #136	@ 0x88
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	60da      	str	r2, [r3, #12]
 80032c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032c4:	f107 0320 	add.w	r3, r7, #32
 80032c8:	2254      	movs	r2, #84	@ 0x54
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f015 fff9 	bl	80192c4 <memset>
  if(uartHandle->Instance==LPUART1)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a4d      	ldr	r2, [pc, #308]	@ (800340c <HAL_UART_MspInit+0x160>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	f040 80a3 	bne.w	8003424 <HAL_UART_MspInit+0x178>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80032de:	2320      	movs	r3, #32
 80032e0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80032e2:	2300      	movs	r3, #0
 80032e4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032e6:	f107 0320 	add.w	r3, r7, #32
 80032ea:	4618      	mov	r0, r3
 80032ec:	f001 fed8 	bl	80050a0 <HAL_RCCEx_PeriphCLKConfig>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80032f6:	f7ff fa88 	bl	800280a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80032fa:	4b45      	ldr	r3, [pc, #276]	@ (8003410 <HAL_UART_MspInit+0x164>)
 80032fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fe:	4a44      	ldr	r2, [pc, #272]	@ (8003410 <HAL_UART_MspInit+0x164>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003306:	4b42      	ldr	r3, [pc, #264]	@ (8003410 <HAL_UART_MspInit+0x164>)
 8003308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	61fb      	str	r3, [r7, #28]
 8003310:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003312:	4b3f      	ldr	r3, [pc, #252]	@ (8003410 <HAL_UART_MspInit+0x164>)
 8003314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003316:	4a3e      	ldr	r2, [pc, #248]	@ (8003410 <HAL_UART_MspInit+0x164>)
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800331e:	4b3c      	ldr	r3, [pc, #240]	@ (8003410 <HAL_UART_MspInit+0x164>)
 8003320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	61bb      	str	r3, [r7, #24]
 8003328:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800332a:	230c      	movs	r3, #12
 800332c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332e:	2302      	movs	r3, #2
 8003330:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003332:	2300      	movs	r3, #0
 8003334:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003336:	2300      	movs	r3, #0
 8003338:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800333c:	230c      	movs	r3, #12
 800333e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003342:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003346:	4619      	mov	r1, r3
 8003348:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800334c:	f000 fe60 	bl	8004010 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8003350:	4b30      	ldr	r3, [pc, #192]	@ (8003414 <HAL_UART_MspInit+0x168>)
 8003352:	4a31      	ldr	r2, [pc, #196]	@ (8003418 <HAL_UART_MspInit+0x16c>)
 8003354:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8003356:	4b2f      	ldr	r3, [pc, #188]	@ (8003414 <HAL_UART_MspInit+0x168>)
 8003358:	2222      	movs	r2, #34	@ 0x22
 800335a:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800335c:	4b2d      	ldr	r3, [pc, #180]	@ (8003414 <HAL_UART_MspInit+0x168>)
 800335e:	2200      	movs	r2, #0
 8003360:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003362:	4b2c      	ldr	r3, [pc, #176]	@ (8003414 <HAL_UART_MspInit+0x168>)
 8003364:	2200      	movs	r2, #0
 8003366:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003368:	4b2a      	ldr	r3, [pc, #168]	@ (8003414 <HAL_UART_MspInit+0x168>)
 800336a:	2280      	movs	r2, #128	@ 0x80
 800336c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800336e:	4b29      	ldr	r3, [pc, #164]	@ (8003414 <HAL_UART_MspInit+0x168>)
 8003370:	2200      	movs	r2, #0
 8003372:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003374:	4b27      	ldr	r3, [pc, #156]	@ (8003414 <HAL_UART_MspInit+0x168>)
 8003376:	2200      	movs	r2, #0
 8003378:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 800337a:	4b26      	ldr	r3, [pc, #152]	@ (8003414 <HAL_UART_MspInit+0x168>)
 800337c:	2220      	movs	r2, #32
 800337e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003380:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_UART_MspInit+0x168>)
 8003382:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003386:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8003388:	4822      	ldr	r0, [pc, #136]	@ (8003414 <HAL_UART_MspInit+0x168>)
 800338a:	f000 fb03 	bl	8003994 <HAL_DMA_Init>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 8003394:	f7ff fa39 	bl	800280a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a1e      	ldr	r2, [pc, #120]	@ (8003414 <HAL_UART_MspInit+0x168>)
 800339c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80033a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003414 <HAL_UART_MspInit+0x168>)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 80033a6:	4b1d      	ldr	r3, [pc, #116]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003420 <HAL_UART_MspInit+0x174>)
 80033aa:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80033ac:	4b1b      	ldr	r3, [pc, #108]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033ae:	2223      	movs	r2, #35	@ 0x23
 80033b0:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033b2:	4b1a      	ldr	r3, [pc, #104]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033b4:	2210      	movs	r2, #16
 80033b6:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033b8:	4b18      	ldr	r3, [pc, #96]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033be:	4b17      	ldr	r3, [pc, #92]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033c0:	2280      	movs	r2, #128	@ 0x80
 80033c2:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033c4:	4b15      	ldr	r3, [pc, #84]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ca:	4b14      	ldr	r3, [pc, #80]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80033d0:	4b12      	ldr	r3, [pc, #72]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80033d6:	4b11      	ldr	r3, [pc, #68]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033d8:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80033dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80033de:	480f      	ldr	r0, [pc, #60]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033e0:	f000 fad8 	bl	8003994 <HAL_DMA_Init>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 80033ea:	f7ff fa0e 	bl	800280a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a0a      	ldr	r2, [pc, #40]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033f2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80033f4:	4a09      	ldr	r2, [pc, #36]	@ (800341c <HAL_UART_MspInit+0x170>)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 80033fa:	2200      	movs	r2, #0
 80033fc:	2105      	movs	r1, #5
 80033fe:	205b      	movs	r0, #91	@ 0x5b
 8003400:	f000 faa0 	bl	8003944 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003404:	205b      	movs	r0, #91	@ 0x5b
 8003406:	f000 fab7 	bl	8003978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800340a:	e0c4      	b.n	8003596 <HAL_UART_MspInit+0x2ea>
 800340c:	40008000 	.word	0x40008000
 8003410:	40021000 	.word	0x40021000
 8003414:	20004098 	.word	0x20004098
 8003418:	40020008 	.word	0x40020008
 800341c:	200040f8 	.word	0x200040f8
 8003420:	4002001c 	.word	0x4002001c
  else if(uartHandle->Instance==USART1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a5d      	ldr	r2, [pc, #372]	@ (80035a0 <HAL_UART_MspInit+0x2f4>)
 800342a:	4293      	cmp	r3, r2
 800342c:	f040 80b3 	bne.w	8003596 <HAL_UART_MspInit+0x2ea>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003430:	2301      	movs	r3, #1
 8003432:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003434:	2300      	movs	r3, #0
 8003436:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003438:	f107 0320 	add.w	r3, r7, #32
 800343c:	4618      	mov	r0, r3
 800343e:	f001 fe2f 	bl	80050a0 <HAL_RCCEx_PeriphCLKConfig>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8003448:	f7ff f9df 	bl	800280a <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800344c:	4b55      	ldr	r3, [pc, #340]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 800344e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003450:	4a54      	ldr	r2, [pc, #336]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 8003452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003456:	6613      	str	r3, [r2, #96]	@ 0x60
 8003458:	4b52      	ldr	r3, [pc, #328]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 800345a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800345c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003464:	4b4f      	ldr	r3, [pc, #316]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 8003466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003468:	4a4e      	ldr	r2, [pc, #312]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 800346a:	f043 0304 	orr.w	r3, r3, #4
 800346e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003470:	4b4c      	ldr	r3, [pc, #304]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 8003472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003474:	f003 0304 	and.w	r3, r3, #4
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800347c:	4b49      	ldr	r3, [pc, #292]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 800347e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003480:	4a48      	ldr	r2, [pc, #288]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 8003482:	f043 0301 	orr.w	r3, r3, #1
 8003486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003488:	4b46      	ldr	r3, [pc, #280]	@ (80035a4 <HAL_UART_MspInit+0x2f8>)
 800348a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003494:	2330      	movs	r3, #48	@ 0x30
 8003496:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003498:	2302      	movs	r3, #2
 800349a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349c:	2300      	movs	r3, #0
 800349e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034a0:	2300      	movs	r3, #0
 80034a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034a6:	2307      	movs	r3, #7
 80034a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034ac:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80034b0:	4619      	mov	r1, r3
 80034b2:	483d      	ldr	r0, [pc, #244]	@ (80035a8 <HAL_UART_MspInit+0x2fc>)
 80034b4:	f000 fdac 	bl	8004010 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80034b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034bc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034be:	2302      	movs	r3, #2
 80034c0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c6:	2300      	movs	r3, #0
 80034c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034cc:	2307      	movs	r3, #7
 80034ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80034d6:	4619      	mov	r1, r3
 80034d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034dc:	f000 fd98 	bl	8004010 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80034e0:	4b32      	ldr	r3, [pc, #200]	@ (80035ac <HAL_UART_MspInit+0x300>)
 80034e2:	4a33      	ldr	r2, [pc, #204]	@ (80035b0 <HAL_UART_MspInit+0x304>)
 80034e4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80034e6:	4b31      	ldr	r3, [pc, #196]	@ (80035ac <HAL_UART_MspInit+0x300>)
 80034e8:	2218      	movs	r2, #24
 80034ea:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034ec:	4b2f      	ldr	r3, [pc, #188]	@ (80035ac <HAL_UART_MspInit+0x300>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034f2:	4b2e      	ldr	r3, [pc, #184]	@ (80035ac <HAL_UART_MspInit+0x300>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034f8:	4b2c      	ldr	r3, [pc, #176]	@ (80035ac <HAL_UART_MspInit+0x300>)
 80034fa:	2280      	movs	r2, #128	@ 0x80
 80034fc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034fe:	4b2b      	ldr	r3, [pc, #172]	@ (80035ac <HAL_UART_MspInit+0x300>)
 8003500:	2200      	movs	r2, #0
 8003502:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003504:	4b29      	ldr	r3, [pc, #164]	@ (80035ac <HAL_UART_MspInit+0x300>)
 8003506:	2200      	movs	r2, #0
 8003508:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800350a:	4b28      	ldr	r3, [pc, #160]	@ (80035ac <HAL_UART_MspInit+0x300>)
 800350c:	2220      	movs	r2, #32
 800350e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003510:	4b26      	ldr	r3, [pc, #152]	@ (80035ac <HAL_UART_MspInit+0x300>)
 8003512:	2200      	movs	r2, #0
 8003514:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003516:	4825      	ldr	r0, [pc, #148]	@ (80035ac <HAL_UART_MspInit+0x300>)
 8003518:	f000 fa3c 	bl	8003994 <HAL_DMA_Init>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_UART_MspInit+0x27a>
      Error_Handler();
 8003522:	f7ff f972 	bl	800280a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a20      	ldr	r2, [pc, #128]	@ (80035ac <HAL_UART_MspInit+0x300>)
 800352a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800352e:	4a1f      	ldr	r2, [pc, #124]	@ (80035ac <HAL_UART_MspInit+0x300>)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003534:	4b1f      	ldr	r3, [pc, #124]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003536:	4a20      	ldr	r2, [pc, #128]	@ (80035b8 <HAL_UART_MspInit+0x30c>)
 8003538:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800353a:	4b1e      	ldr	r3, [pc, #120]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 800353c:	2219      	movs	r2, #25
 800353e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003540:	4b1c      	ldr	r3, [pc, #112]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003542:	2210      	movs	r2, #16
 8003544:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003546:	4b1b      	ldr	r3, [pc, #108]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003548:	2200      	movs	r2, #0
 800354a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800354c:	4b19      	ldr	r3, [pc, #100]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 800354e:	2280      	movs	r2, #128	@ 0x80
 8003550:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003552:	4b18      	ldr	r3, [pc, #96]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003554:	2200      	movs	r2, #0
 8003556:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003558:	4b16      	ldr	r3, [pc, #88]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 800355a:	2200      	movs	r2, #0
 800355c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800355e:	4b15      	ldr	r3, [pc, #84]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003560:	2200      	movs	r2, #0
 8003562:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003564:	4b13      	ldr	r3, [pc, #76]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003566:	2200      	movs	r2, #0
 8003568:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800356a:	4812      	ldr	r0, [pc, #72]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 800356c:	f000 fa12 	bl	8003994 <HAL_DMA_Init>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_UART_MspInit+0x2ce>
      Error_Handler();
 8003576:	f7ff f948 	bl	800280a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a0d      	ldr	r2, [pc, #52]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 800357e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003580:	4a0c      	ldr	r2, [pc, #48]	@ (80035b4 <HAL_UART_MspInit+0x308>)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2105      	movs	r1, #5
 800358a:	2025      	movs	r0, #37	@ 0x25
 800358c:	f000 f9da 	bl	8003944 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003590:	2025      	movs	r0, #37	@ 0x25
 8003592:	f000 f9f1 	bl	8003978 <HAL_NVIC_EnableIRQ>
}
 8003596:	bf00      	nop
 8003598:	3788      	adds	r7, #136	@ 0x88
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40013800 	.word	0x40013800
 80035a4:	40021000 	.word	0x40021000
 80035a8:	48000800 	.word	0x48000800
 80035ac:	20004158 	.word	0x20004158
 80035b0:	40020030 	.word	0x40020030
 80035b4:	200041b8 	.word	0x200041b8
 80035b8:	40020044 	.word	0x40020044

080035bc <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80035ca:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80035cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035d0:	4904      	ldr	r1, [pc, #16]	@ (80035e4 <cubemx_transport_open+0x28>)
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f003 fcde 	bl	8006f94 <HAL_UART_Receive_DMA>
    return true;
 80035d8:	2301      	movs	r3, #1
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	20004218 	.word	0x20004218

080035e8 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80035f6:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f003 fd17 	bl	800702c <HAL_UART_DMAStop>
    return true;
 80035fe:	2301      	movs	r3, #1
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
 8003614:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800361c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003624:	2b20      	cmp	r3, #32
 8003626:	d11b      	bne.n	8003660 <cubemx_transport_write+0x58>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	b29b      	uxth	r3, r3
 800362c:	461a      	mov	r2, r3
 800362e:	68b9      	ldr	r1, [r7, #8]
 8003630:	6978      	ldr	r0, [r7, #20]
 8003632:	f003 fc2f 	bl	8006e94 <HAL_UART_Transmit_DMA>
 8003636:	4603      	mov	r3, r0
 8003638:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800363a:	e002      	b.n	8003642 <cubemx_transport_write+0x3a>
            osDelay(1);
 800363c:	2001      	movs	r0, #1
 800363e:	f005 fb45 	bl	8008ccc <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8003642:	7cfb      	ldrb	r3, [r7, #19]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d104      	bne.n	8003652 <cubemx_transport_write+0x4a>
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364e:	2b20      	cmp	r3, #32
 8003650:	d1f4      	bne.n	800363c <cubemx_transport_write+0x34>
        }

        return (ret == HAL_OK) ? len : 0;
 8003652:	7cfb      	ldrb	r3, [r7, #19]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <cubemx_transport_write+0x54>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	e002      	b.n	8003662 <cubemx_transport_write+0x5a>
 800365c:	2300      	movs	r3, #0
 800365e:	e000      	b.n	8003662 <cubemx_transport_write+0x5a>
    }else{
        return 0;
 8003660:	2300      	movs	r3, #0
    }
}
 8003662:	4618      	mov	r0, r3
 8003664:	3718      	adds	r7, #24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
	...

0800366c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
 8003678:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003680:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8003682:	2300      	movs	r3, #0
 8003684:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8003686:	b672      	cpsid	i
}
 8003688:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8003698:	4a1b      	ldr	r2, [pc, #108]	@ (8003708 <cubemx_transport_read+0x9c>)
 800369a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800369c:	b662      	cpsie	i
}
 800369e:	bf00      	nop
        __enable_irq();
        ms_used++;
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	3301      	adds	r3, #1
 80036a4:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80036a6:	2001      	movs	r0, #1
 80036a8:	f005 fb10 	bl	8008ccc <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80036ac:	4b17      	ldr	r3, [pc, #92]	@ (800370c <cubemx_transport_read+0xa0>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	4b15      	ldr	r3, [pc, #84]	@ (8003708 <cubemx_transport_read+0x9c>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d103      	bne.n	80036c0 <cubemx_transport_read+0x54>
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	dbe2      	blt.n	8003686 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80036c4:	e011      	b.n	80036ea <cubemx_transport_read+0x7e>
        buf[wrote] = dma_buffer[dma_head];
 80036c6:	4b11      	ldr	r3, [pc, #68]	@ (800370c <cubemx_transport_read+0xa0>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68b9      	ldr	r1, [r7, #8]
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	440b      	add	r3, r1
 80036d0:	490f      	ldr	r1, [pc, #60]	@ (8003710 <cubemx_transport_read+0xa4>)
 80036d2:	5c8a      	ldrb	r2, [r1, r2]
 80036d4:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80036d6:	4b0d      	ldr	r3, [pc, #52]	@ (800370c <cubemx_transport_read+0xa0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3301      	adds	r3, #1
 80036dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036e0:	4a0a      	ldr	r2, [pc, #40]	@ (800370c <cubemx_transport_read+0xa0>)
 80036e2:	6013      	str	r3, [r2, #0]
        wrote++;
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	3301      	adds	r3, #1
 80036e8:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80036ea:	4b08      	ldr	r3, [pc, #32]	@ (800370c <cubemx_transport_read+0xa0>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	4b06      	ldr	r3, [pc, #24]	@ (8003708 <cubemx_transport_read+0x9c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d003      	beq.n	80036fe <cubemx_transport_read+0x92>
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d3e3      	bcc.n	80036c6 <cubemx_transport_read+0x5a>
    }
    
    return wrote;
 80036fe:	69bb      	ldr	r3, [r7, #24]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3720      	adds	r7, #32
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	20004a1c 	.word	0x20004a1c
 800370c:	20004a18 	.word	0x20004a18
 8003710:	20004218 	.word	0x20004218

08003714 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003714:	480d      	ldr	r0, [pc, #52]	@ (800374c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003716:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003718:	f7ff fbb2 	bl	8002e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800371c:	480c      	ldr	r0, [pc, #48]	@ (8003750 <LoopForever+0x6>)
  ldr r1, =_edata
 800371e:	490d      	ldr	r1, [pc, #52]	@ (8003754 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003720:	4a0d      	ldr	r2, [pc, #52]	@ (8003758 <LoopForever+0xe>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003724:	e002      	b.n	800372c <LoopCopyDataInit>

08003726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372a:	3304      	adds	r3, #4

0800372c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800372c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800372e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003730:	d3f9      	bcc.n	8003726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003732:	4a0a      	ldr	r2, [pc, #40]	@ (800375c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003734:	4c0a      	ldr	r4, [pc, #40]	@ (8003760 <LoopForever+0x16>)
  movs r3, #0
 8003736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003738:	e001      	b.n	800373e <LoopFillZerobss>

0800373a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800373c:	3204      	adds	r2, #4

0800373e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800373e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003740:	d3fb      	bcc.n	800373a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003742:	f015 fe59 	bl	80193f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003746:	f7fe fff9 	bl	800273c <main>

0800374a <LoopForever>:

LoopForever:
    b LoopForever
 800374a:	e7fe      	b.n	800374a <LoopForever>
  ldr   r0, =_estack
 800374c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003754:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003758:	0801b110 	.word	0x0801b110
  ldr r2, =_sbss
 800375c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003760:	2000b044 	.word	0x2000b044

08003764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC1_2_IRQHandler>

08003766 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003770:	2003      	movs	r0, #3
 8003772:	f000 f8dc 	bl	800392e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003776:	200f      	movs	r0, #15
 8003778:	f7ff f9dc 	bl	8002b34 <HAL_InitTick>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d002      	beq.n	8003788 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	71fb      	strb	r3, [r7, #7]
 8003786:	e001      	b.n	800378c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003788:	f7ff f9aa 	bl	8002ae0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800378c:	79fb      	ldrb	r3, [r7, #7]

}
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800379c:	4b05      	ldr	r3, [pc, #20]	@ (80037b4 <HAL_IncTick+0x1c>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <HAL_IncTick+0x20>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4413      	add	r3, r2
 80037a6:	4a03      	ldr	r2, [pc, #12]	@ (80037b4 <HAL_IncTick+0x1c>)
 80037a8:	6013      	str	r3, [r2, #0]
}
 80037aa:	bf00      	nop
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	20004a20 	.word	0x20004a20
 80037b8:	20000020 	.word	0x20000020

080037bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0
  return uwTick;
 80037c0:	4b03      	ldr	r3, [pc, #12]	@ (80037d0 <HAL_GetTick+0x14>)
 80037c2:	681b      	ldr	r3, [r3, #0]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	20004a20 	.word	0x20004a20

080037d4 <__NVIC_SetPriorityGrouping>:
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003818 <__NVIC_SetPriorityGrouping+0x44>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037f0:	4013      	ands	r3, r2
 80037f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003806:	4a04      	ldr	r2, [pc, #16]	@ (8003818 <__NVIC_SetPriorityGrouping+0x44>)
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	60d3      	str	r3, [r2, #12]
}
 800380c:	bf00      	nop
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	e000ed00 	.word	0xe000ed00

0800381c <__NVIC_GetPriorityGrouping>:
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003820:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <__NVIC_GetPriorityGrouping+0x18>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	0a1b      	lsrs	r3, r3, #8
 8003826:	f003 0307 	and.w	r3, r3, #7
}
 800382a:	4618      	mov	r0, r3
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	e000ed00 	.word	0xe000ed00

08003838 <__NVIC_EnableIRQ>:
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003846:	2b00      	cmp	r3, #0
 8003848:	db0b      	blt.n	8003862 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800384a:	79fb      	ldrb	r3, [r7, #7]
 800384c:	f003 021f 	and.w	r2, r3, #31
 8003850:	4907      	ldr	r1, [pc, #28]	@ (8003870 <__NVIC_EnableIRQ+0x38>)
 8003852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003856:	095b      	lsrs	r3, r3, #5
 8003858:	2001      	movs	r0, #1
 800385a:	fa00 f202 	lsl.w	r2, r0, r2
 800385e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	e000e100 	.word	0xe000e100

08003874 <__NVIC_SetPriority>:
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	6039      	str	r1, [r7, #0]
 800387e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003884:	2b00      	cmp	r3, #0
 8003886:	db0a      	blt.n	800389e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	b2da      	uxtb	r2, r3
 800388c:	490c      	ldr	r1, [pc, #48]	@ (80038c0 <__NVIC_SetPriority+0x4c>)
 800388e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003892:	0112      	lsls	r2, r2, #4
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	440b      	add	r3, r1
 8003898:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800389c:	e00a      	b.n	80038b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	4908      	ldr	r1, [pc, #32]	@ (80038c4 <__NVIC_SetPriority+0x50>)
 80038a4:	79fb      	ldrb	r3, [r7, #7]
 80038a6:	f003 030f 	and.w	r3, r3, #15
 80038aa:	3b04      	subs	r3, #4
 80038ac:	0112      	lsls	r2, r2, #4
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	440b      	add	r3, r1
 80038b2:	761a      	strb	r2, [r3, #24]
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000e100 	.word	0xe000e100
 80038c4:	e000ed00 	.word	0xe000ed00

080038c8 <NVIC_EncodePriority>:
{
 80038c8:	b480      	push	{r7}
 80038ca:	b089      	sub	sp, #36	@ 0x24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f1c3 0307 	rsb	r3, r3, #7
 80038e2:	2b04      	cmp	r3, #4
 80038e4:	bf28      	it	cs
 80038e6:	2304      	movcs	r3, #4
 80038e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	3304      	adds	r3, #4
 80038ee:	2b06      	cmp	r3, #6
 80038f0:	d902      	bls.n	80038f8 <NVIC_EncodePriority+0x30>
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	3b03      	subs	r3, #3
 80038f6:	e000      	b.n	80038fa <NVIC_EncodePriority+0x32>
 80038f8:	2300      	movs	r3, #0
 80038fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	43da      	mvns	r2, r3
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	401a      	ands	r2, r3
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003910:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	fa01 f303 	lsl.w	r3, r1, r3
 800391a:	43d9      	mvns	r1, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003920:	4313      	orrs	r3, r2
}
 8003922:	4618      	mov	r0, r3
 8003924:	3724      	adds	r7, #36	@ 0x24
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr

0800392e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ff4c 	bl	80037d4 <__NVIC_SetPriorityGrouping>
}
 800393c:	bf00      	nop
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	4603      	mov	r3, r0
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003952:	f7ff ff63 	bl	800381c <__NVIC_GetPriorityGrouping>
 8003956:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	68b9      	ldr	r1, [r7, #8]
 800395c:	6978      	ldr	r0, [r7, #20]
 800395e:	f7ff ffb3 	bl	80038c8 <NVIC_EncodePriority>
 8003962:	4602      	mov	r2, r0
 8003964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003968:	4611      	mov	r1, r2
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff ff82 	bl	8003874 <__NVIC_SetPriority>
}
 8003970:	bf00      	nop
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff ff56 	bl	8003838 <__NVIC_EnableIRQ>
}
 800398c:	bf00      	nop
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e08d      	b.n	8003ac2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	461a      	mov	r2, r3
 80039ac:	4b47      	ldr	r3, [pc, #284]	@ (8003acc <HAL_DMA_Init+0x138>)
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d80f      	bhi.n	80039d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	4b45      	ldr	r3, [pc, #276]	@ (8003ad0 <HAL_DMA_Init+0x13c>)
 80039ba:	4413      	add	r3, r2
 80039bc:	4a45      	ldr	r2, [pc, #276]	@ (8003ad4 <HAL_DMA_Init+0x140>)
 80039be:	fba2 2303 	umull	r2, r3, r2, r3
 80039c2:	091b      	lsrs	r3, r3, #4
 80039c4:	009a      	lsls	r2, r3, #2
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a42      	ldr	r2, [pc, #264]	@ (8003ad8 <HAL_DMA_Init+0x144>)
 80039ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80039d0:	e00e      	b.n	80039f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	461a      	mov	r2, r3
 80039d8:	4b40      	ldr	r3, [pc, #256]	@ (8003adc <HAL_DMA_Init+0x148>)
 80039da:	4413      	add	r3, r2
 80039dc:	4a3d      	ldr	r2, [pc, #244]	@ (8003ad4 <HAL_DMA_Init+0x140>)
 80039de:	fba2 2303 	umull	r2, r3, r2, r3
 80039e2:	091b      	lsrs	r3, r3, #4
 80039e4:	009a      	lsls	r2, r3, #2
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a3c      	ldr	r2, [pc, #240]	@ (8003ae0 <HAL_DMA_Init+0x14c>)
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 fa82 	bl	8003f4c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a50:	d102      	bne.n	8003a58 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a6c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d010      	beq.n	8003a98 <HAL_DMA_Init+0x104>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	d80c      	bhi.n	8003a98 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 faa2 	bl	8003fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a94:	605a      	str	r2, [r3, #4]
 8003a96:	e008      	b.n	8003aaa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	40020407 	.word	0x40020407
 8003ad0:	bffdfff8 	.word	0xbffdfff8
 8003ad4:	cccccccd 	.word	0xcccccccd
 8003ad8:	40020000 	.word	0x40020000
 8003adc:	bffdfbf8 	.word	0xbffdfbf8
 8003ae0:	40020400 	.word	0x40020400

08003ae4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d101      	bne.n	8003b04 <HAL_DMA_Start_IT+0x20>
 8003b00:	2302      	movs	r3, #2
 8003b02:	e066      	b.n	8003bd2 <HAL_DMA_Start_IT+0xee>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d155      	bne.n	8003bc4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0201 	bic.w	r2, r2, #1
 8003b34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	68b9      	ldr	r1, [r7, #8]
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f000 f9c7 	bl	8003ed0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 020e 	orr.w	r2, r2, #14
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	e00f      	b.n	8003b7c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0204 	bic.w	r2, r2, #4
 8003b6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 020a 	orr.w	r2, r2, #10
 8003b7a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d007      	beq.n	8003b9a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b98:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d007      	beq.n	8003bb2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bb0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f042 0201 	orr.w	r2, r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	e005      	b.n	8003bd0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003bcc:	2302      	movs	r3, #2
 8003bce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b085      	sub	sp, #20
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be2:	2300      	movs	r3, #0
 8003be4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d005      	beq.n	8003bfe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2204      	movs	r2, #4
 8003bf6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
 8003bfc:	e037      	b.n	8003c6e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 020e 	bic.w	r2, r2, #14
 8003c0c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c1c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 0201 	bic.w	r2, r2, #1
 8003c2c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c32:	f003 021f 	and.w	r2, r3, #31
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c40:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c4a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00c      	beq.n	8003c6e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c62:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c6c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3714      	adds	r7, #20
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c94:	2300      	movs	r3, #0
 8003c96:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d00d      	beq.n	8003cc0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2204      	movs	r2, #4
 8003ca8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	73fb      	strb	r3, [r7, #15]
 8003cbe:	e047      	b.n	8003d50 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 020e 	bic.w	r2, r2, #14
 8003cce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0201 	bic.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf4:	f003 021f 	and.w	r2, r3, #31
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8003d02:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d0c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00c      	beq.n	8003d30 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d24:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d2e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	4798      	blx	r3
    }
  }
  return status;
 8003d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b084      	sub	sp, #16
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d026      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x7a>
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d021      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d107      	bne.n	8003dae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0204 	bic.w	r2, r2, #4
 8003dac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	f003 021f 	and.w	r2, r3, #31
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	2104      	movs	r1, #4
 8003dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d071      	beq.n	8003eae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003dd2:	e06c      	b.n	8003eae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd8:	f003 031f 	and.w	r3, r3, #31
 8003ddc:	2202      	movs	r2, #2
 8003dde:	409a      	lsls	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	4013      	ands	r3, r2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d02e      	beq.n	8003e46 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d029      	beq.n	8003e46 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0320 	and.w	r3, r3, #32
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10b      	bne.n	8003e18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 020a 	bic.w	r2, r2, #10
 8003e0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1c:	f003 021f 	and.w	r2, r3, #31
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e24:	2102      	movs	r1, #2
 8003e26:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d038      	beq.n	8003eae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e44:	e033      	b.n	8003eae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	2208      	movs	r2, #8
 8003e50:	409a      	lsls	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d02a      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d025      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 020e 	bic.w	r2, r2, #14
 8003e72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e78:	f003 021f 	and.w	r2, r3, #31
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e80:	2101      	movs	r1, #1
 8003e82:	fa01 f202 	lsl.w	r2, r1, r2
 8003e86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003eae:	bf00      	nop
 8003eb0:	bf00      	nop
}
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
 8003edc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ee6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d004      	beq.n	8003efa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ef8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efe:	f003 021f 	and.w	r2, r3, #31
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f06:	2101      	movs	r1, #1
 8003f08:	fa01 f202 	lsl.w	r2, r1, r2
 8003f0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b10      	cmp	r3, #16
 8003f1c:	d108      	bne.n	8003f30 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f2e:	e007      	b.n	8003f40 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	60da      	str	r2, [r3, #12]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4b16      	ldr	r3, [pc, #88]	@ (8003fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d802      	bhi.n	8003f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003f60:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	e001      	b.n	8003f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003f66:	4b15      	ldr	r3, [pc, #84]	@ (8003fbc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003f68:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	3b08      	subs	r3, #8
 8003f76:	4a12      	ldr	r2, [pc, #72]	@ (8003fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003f78:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7c:	091b      	lsrs	r3, r3, #4
 8003f7e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f84:	089b      	lsrs	r3, r3, #2
 8003f86:	009a      	lsls	r2, r3, #2
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a0b      	ldr	r2, [pc, #44]	@ (8003fc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f003 031f 	and.w	r3, r3, #31
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	409a      	lsls	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003fa6:	bf00      	nop
 8003fa8:	371c      	adds	r7, #28
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40020407 	.word	0x40020407
 8003fb8:	40020800 	.word	0x40020800
 8003fbc:	40020820 	.word	0x40020820
 8003fc0:	cccccccd 	.word	0xcccccccd
 8003fc4:	40020880 	.word	0x40020880

08003fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a08      	ldr	r2, [pc, #32]	@ (800400c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003fea:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	f003 031f 	and.w	r3, r3, #31
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	409a      	lsls	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	1000823f 	.word	0x1000823f
 800400c:	40020940 	.word	0x40020940

08004010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004010:	b480      	push	{r7}
 8004012:	b087      	sub	sp, #28
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800401e:	e15a      	b.n	80042d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	2101      	movs	r1, #1
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	fa01 f303 	lsl.w	r3, r1, r3
 800402c:	4013      	ands	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 814c 	beq.w	80042d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d005      	beq.n	8004050 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800404c:	2b02      	cmp	r3, #2
 800404e:	d130      	bne.n	80040b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	2203      	movs	r2, #3
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	43db      	mvns	r3, r3
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	4013      	ands	r3, r2
 8004066:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	005b      	lsls	r3, r3, #1
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004086:	2201      	movs	r2, #1
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43db      	mvns	r3, r3
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4013      	ands	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	091b      	lsrs	r3, r3, #4
 800409c:	f003 0201 	and.w	r2, r3, #1
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d017      	beq.n	80040ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	2203      	movs	r2, #3
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	43db      	mvns	r3, r3
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4013      	ands	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d123      	bne.n	8004142 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	08da      	lsrs	r2, r3, #3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3208      	adds	r2, #8
 8004102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004106:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	220f      	movs	r2, #15
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	43db      	mvns	r3, r3
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4013      	ands	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	691a      	ldr	r2, [r3, #16]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	08da      	lsrs	r2, r3, #3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3208      	adds	r2, #8
 800413c:	6939      	ldr	r1, [r7, #16]
 800413e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	2203      	movs	r2, #3
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4013      	ands	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 0203 	and.w	r2, r3, #3
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800417e:	2b00      	cmp	r3, #0
 8004180:	f000 80a6 	beq.w	80042d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004184:	4b5b      	ldr	r3, [pc, #364]	@ (80042f4 <HAL_GPIO_Init+0x2e4>)
 8004186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004188:	4a5a      	ldr	r2, [pc, #360]	@ (80042f4 <HAL_GPIO_Init+0x2e4>)
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004190:	4b58      	ldr	r3, [pc, #352]	@ (80042f4 <HAL_GPIO_Init+0x2e4>)
 8004192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	60bb      	str	r3, [r7, #8]
 800419a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800419c:	4a56      	ldr	r2, [pc, #344]	@ (80042f8 <HAL_GPIO_Init+0x2e8>)
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	089b      	lsrs	r3, r3, #2
 80041a2:	3302      	adds	r3, #2
 80041a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f003 0303 	and.w	r3, r3, #3
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	220f      	movs	r2, #15
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	43db      	mvns	r3, r3
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4013      	ands	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80041c6:	d01f      	beq.n	8004208 <HAL_GPIO_Init+0x1f8>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a4c      	ldr	r2, [pc, #304]	@ (80042fc <HAL_GPIO_Init+0x2ec>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d019      	beq.n	8004204 <HAL_GPIO_Init+0x1f4>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a4b      	ldr	r2, [pc, #300]	@ (8004300 <HAL_GPIO_Init+0x2f0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d013      	beq.n	8004200 <HAL_GPIO_Init+0x1f0>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a4a      	ldr	r2, [pc, #296]	@ (8004304 <HAL_GPIO_Init+0x2f4>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d00d      	beq.n	80041fc <HAL_GPIO_Init+0x1ec>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a49      	ldr	r2, [pc, #292]	@ (8004308 <HAL_GPIO_Init+0x2f8>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d007      	beq.n	80041f8 <HAL_GPIO_Init+0x1e8>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a48      	ldr	r2, [pc, #288]	@ (800430c <HAL_GPIO_Init+0x2fc>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d101      	bne.n	80041f4 <HAL_GPIO_Init+0x1e4>
 80041f0:	2305      	movs	r3, #5
 80041f2:	e00a      	b.n	800420a <HAL_GPIO_Init+0x1fa>
 80041f4:	2306      	movs	r3, #6
 80041f6:	e008      	b.n	800420a <HAL_GPIO_Init+0x1fa>
 80041f8:	2304      	movs	r3, #4
 80041fa:	e006      	b.n	800420a <HAL_GPIO_Init+0x1fa>
 80041fc:	2303      	movs	r3, #3
 80041fe:	e004      	b.n	800420a <HAL_GPIO_Init+0x1fa>
 8004200:	2302      	movs	r3, #2
 8004202:	e002      	b.n	800420a <HAL_GPIO_Init+0x1fa>
 8004204:	2301      	movs	r3, #1
 8004206:	e000      	b.n	800420a <HAL_GPIO_Init+0x1fa>
 8004208:	2300      	movs	r3, #0
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	f002 0203 	and.w	r2, r2, #3
 8004210:	0092      	lsls	r2, r2, #2
 8004212:	4093      	lsls	r3, r2
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4313      	orrs	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800421a:	4937      	ldr	r1, [pc, #220]	@ (80042f8 <HAL_GPIO_Init+0x2e8>)
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	089b      	lsrs	r3, r3, #2
 8004220:	3302      	adds	r3, #2
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004228:	4b39      	ldr	r3, [pc, #228]	@ (8004310 <HAL_GPIO_Init+0x300>)
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	43db      	mvns	r3, r3
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	4013      	ands	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800424c:	4a30      	ldr	r2, [pc, #192]	@ (8004310 <HAL_GPIO_Init+0x300>)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004252:	4b2f      	ldr	r3, [pc, #188]	@ (8004310 <HAL_GPIO_Init+0x300>)
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	43db      	mvns	r3, r3
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4013      	ands	r3, r2
 8004260:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004276:	4a26      	ldr	r2, [pc, #152]	@ (8004310 <HAL_GPIO_Init+0x300>)
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800427c:	4b24      	ldr	r3, [pc, #144]	@ (8004310 <HAL_GPIO_Init+0x300>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	43db      	mvns	r3, r3
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	4013      	ands	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80042a0:	4a1b      	ldr	r2, [pc, #108]	@ (8004310 <HAL_GPIO_Init+0x300>)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80042a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004310 <HAL_GPIO_Init+0x300>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	43db      	mvns	r3, r3
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4013      	ands	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80042ca:	4a11      	ldr	r2, [pc, #68]	@ (8004310 <HAL_GPIO_Init+0x300>)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	3301      	adds	r3, #1
 80042d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	fa22 f303 	lsr.w	r3, r2, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f47f ae9d 	bne.w	8004020 <HAL_GPIO_Init+0x10>
  }
}
 80042e6:	bf00      	nop
 80042e8:	bf00      	nop
 80042ea:	371c      	adds	r7, #28
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	40021000 	.word	0x40021000
 80042f8:	40010000 	.word	0x40010000
 80042fc:	48000400 	.word	0x48000400
 8004300:	48000800 	.word	0x48000800
 8004304:	48000c00 	.word	0x48000c00
 8004308:	48001000 	.word	0x48001000
 800430c:	48001400 	.word	0x48001400
 8004310:	40010400 	.word	0x40010400

08004314 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	460b      	mov	r3, r1
 800431e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	887b      	ldrh	r3, [r7, #2]
 8004326:	4013      	ands	r3, r2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
 8004330:	e001      	b.n	8004336 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004332:	2300      	movs	r3, #0
 8004334:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004336:	7bfb      	ldrb	r3, [r7, #15]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	460b      	mov	r3, r1
 800434e:	807b      	strh	r3, [r7, #2]
 8004350:	4613      	mov	r3, r2
 8004352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004354:	787b      	ldrb	r3, [r7, #1]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800435a:	887a      	ldrh	r2, [r7, #2]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004360:	e002      	b.n	8004368 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004362:	887a      	ldrh	r2, [r7, #2]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800437e:	4b08      	ldr	r3, [pc, #32]	@ (80043a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	88fb      	ldrh	r3, [r7, #6]
 8004384:	4013      	ands	r3, r2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800438a:	4a05      	ldr	r2, [pc, #20]	@ (80043a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800438c:	88fb      	ldrh	r3, [r7, #6]
 800438e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	4618      	mov	r0, r3
 8004394:	f000 f806 	bl	80043a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40010400 	.word	0x40010400

080043a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b084      	sub	sp, #16
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e041      	b.n	8004450 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80043d4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f245 5255 	movw	r2, #21845	@ 0x5555
 80043de:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	6852      	ldr	r2, [r2, #4]
 80043e8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6892      	ldr	r2, [r2, #8]
 80043f2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80043f4:	f7ff f9e2 	bl	80037bc <HAL_GetTick>
 80043f8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043fa:	e00f      	b.n	800441c <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80043fc:	f7ff f9de 	bl	80037bc <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b31      	cmp	r3, #49	@ 0x31
 8004408:	d908      	bls.n	800441c <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e019      	b.n	8004450 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e8      	bne.n	80043fc <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691a      	ldr	r2, [r3, #16]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	429a      	cmp	r2, r3
 8004436:	d005      	beq.n	8004444 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	68d2      	ldr	r2, [r2, #12]
 8004440:	611a      	str	r2, [r3, #16]
 8004442:	e004      	b.n	800444e <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800444c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004468:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d141      	bne.n	800450a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004486:	4b4b      	ldr	r3, [pc, #300]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800448e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004492:	d131      	bne.n	80044f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004494:	4b47      	ldr	r3, [pc, #284]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800449a:	4a46      	ldr	r2, [pc, #280]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800449c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044a4:	4b43      	ldr	r3, [pc, #268]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044ac:	4a41      	ldr	r2, [pc, #260]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80044b4:	4b40      	ldr	r3, [pc, #256]	@ (80045b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2232      	movs	r2, #50	@ 0x32
 80044ba:	fb02 f303 	mul.w	r3, r2, r3
 80044be:	4a3f      	ldr	r2, [pc, #252]	@ (80045bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80044c0:	fba2 2303 	umull	r2, r3, r2, r3
 80044c4:	0c9b      	lsrs	r3, r3, #18
 80044c6:	3301      	adds	r3, #1
 80044c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044ca:	e002      	b.n	80044d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	3b01      	subs	r3, #1
 80044d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044d2:	4b38      	ldr	r3, [pc, #224]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044de:	d102      	bne.n	80044e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1f2      	bne.n	80044cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044e6:	4b33      	ldr	r3, [pc, #204]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f2:	d158      	bne.n	80045a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e057      	b.n	80045a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044f8:	4b2e      	ldr	r3, [pc, #184]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044fe:	4a2d      	ldr	r2, [pc, #180]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004504:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004508:	e04d      	b.n	80045a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004510:	d141      	bne.n	8004596 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004512:	4b28      	ldr	r3, [pc, #160]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800451a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800451e:	d131      	bne.n	8004584 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004520:	4b24      	ldr	r3, [pc, #144]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004526:	4a23      	ldr	r2, [pc, #140]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800452c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004530:	4b20      	ldr	r3, [pc, #128]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004538:	4a1e      	ldr	r2, [pc, #120]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800453a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800453e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004540:	4b1d      	ldr	r3, [pc, #116]	@ (80045b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2232      	movs	r2, #50	@ 0x32
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	4a1c      	ldr	r2, [pc, #112]	@ (80045bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800454c:	fba2 2303 	umull	r2, r3, r2, r3
 8004550:	0c9b      	lsrs	r3, r3, #18
 8004552:	3301      	adds	r3, #1
 8004554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004556:	e002      	b.n	800455e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	3b01      	subs	r3, #1
 800455c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800455e:	4b15      	ldr	r3, [pc, #84]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800456a:	d102      	bne.n	8004572 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1f2      	bne.n	8004558 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004572:	4b10      	ldr	r3, [pc, #64]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800457a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457e:	d112      	bne.n	80045a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e011      	b.n	80045a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004584:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800458a:	4a0a      	ldr	r2, [pc, #40]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800458c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004590:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004594:	e007      	b.n	80045a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004596:	4b07      	ldr	r3, [pc, #28]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800459e:	4a05      	ldr	r2, [pc, #20]	@ (80045b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr
 80045b4:	40007000 	.word	0x40007000
 80045b8:	20000018 	.word	0x20000018
 80045bc:	431bde83 	.word	0x431bde83

080045c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80045c4:	4b05      	ldr	r3, [pc, #20]	@ (80045dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	4a04      	ldr	r2, [pc, #16]	@ (80045dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80045ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045ce:	6093      	str	r3, [r2, #8]
}
 80045d0:	bf00      	nop
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	40007000 	.word	0x40007000

080045e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b088      	sub	sp, #32
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e2fe      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d075      	beq.n	80046ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045fe:	4b97      	ldr	r3, [pc, #604]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004608:	4b94      	ldr	r3, [pc, #592]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	f003 0303 	and.w	r3, r3, #3
 8004610:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	2b0c      	cmp	r3, #12
 8004616:	d102      	bne.n	800461e <HAL_RCC_OscConfig+0x3e>
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	2b03      	cmp	r3, #3
 800461c:	d002      	beq.n	8004624 <HAL_RCC_OscConfig+0x44>
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	2b08      	cmp	r3, #8
 8004622:	d10b      	bne.n	800463c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004624:	4b8d      	ldr	r3, [pc, #564]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d05b      	beq.n	80046e8 <HAL_RCC_OscConfig+0x108>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d157      	bne.n	80046e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e2d9      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004644:	d106      	bne.n	8004654 <HAL_RCC_OscConfig+0x74>
 8004646:	4b85      	ldr	r3, [pc, #532]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a84      	ldr	r2, [pc, #528]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800464c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	e01d      	b.n	8004690 <HAL_RCC_OscConfig+0xb0>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800465c:	d10c      	bne.n	8004678 <HAL_RCC_OscConfig+0x98>
 800465e:	4b7f      	ldr	r3, [pc, #508]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a7e      	ldr	r2, [pc, #504]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004664:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b7c      	ldr	r3, [pc, #496]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a7b      	ldr	r2, [pc, #492]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	e00b      	b.n	8004690 <HAL_RCC_OscConfig+0xb0>
 8004678:	4b78      	ldr	r3, [pc, #480]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a77      	ldr	r2, [pc, #476]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800467e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	4b75      	ldr	r3, [pc, #468]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a74      	ldr	r2, [pc, #464]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800468a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800468e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d013      	beq.n	80046c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004698:	f7ff f890 	bl	80037bc <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a0:	f7ff f88c 	bl	80037bc <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b64      	cmp	r3, #100	@ 0x64
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e29e      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046b2:	4b6a      	ldr	r3, [pc, #424]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCC_OscConfig+0xc0>
 80046be:	e014      	b.n	80046ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c0:	f7ff f87c 	bl	80037bc <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c8:	f7ff f878 	bl	80037bc <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b64      	cmp	r3, #100	@ 0x64
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e28a      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046da:	4b60      	ldr	r3, [pc, #384]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0xe8>
 80046e6:	e000      	b.n	80046ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d075      	beq.n	80047e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046f6:	4b59      	ldr	r3, [pc, #356]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 030c 	and.w	r3, r3, #12
 80046fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004700:	4b56      	ldr	r3, [pc, #344]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f003 0303 	and.w	r3, r3, #3
 8004708:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	2b0c      	cmp	r3, #12
 800470e:	d102      	bne.n	8004716 <HAL_RCC_OscConfig+0x136>
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2b02      	cmp	r3, #2
 8004714:	d002      	beq.n	800471c <HAL_RCC_OscConfig+0x13c>
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	2b04      	cmp	r3, #4
 800471a:	d11f      	bne.n	800475c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800471c:	4b4f      	ldr	r3, [pc, #316]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004724:	2b00      	cmp	r3, #0
 8004726:	d005      	beq.n	8004734 <HAL_RCC_OscConfig+0x154>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e25d      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004734:	4b49      	ldr	r3, [pc, #292]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	061b      	lsls	r3, r3, #24
 8004742:	4946      	ldr	r1, [pc, #280]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004748:	4b45      	ldr	r3, [pc, #276]	@ (8004860 <HAL_RCC_OscConfig+0x280>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4618      	mov	r0, r3
 800474e:	f7fe f9f1 	bl	8002b34 <HAL_InitTick>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d043      	beq.n	80047e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e249      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d023      	beq.n	80047ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004764:	4b3d      	ldr	r3, [pc, #244]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a3c      	ldr	r2, [pc, #240]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800476a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800476e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004770:	f7ff f824 	bl	80037bc <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004778:	f7ff f820 	bl	80037bc <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e232      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800478a:	4b34      	ldr	r3, [pc, #208]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004792:	2b00      	cmp	r3, #0
 8004794:	d0f0      	beq.n	8004778 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004796:	4b31      	ldr	r3, [pc, #196]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	061b      	lsls	r3, r3, #24
 80047a4:	492d      	ldr	r1, [pc, #180]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	604b      	str	r3, [r1, #4]
 80047aa:	e01a      	b.n	80047e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ac:	4b2b      	ldr	r3, [pc, #172]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a2a      	ldr	r2, [pc, #168]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80047b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b8:	f7ff f800 	bl	80037bc <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047c0:	f7fe fffc 	bl	80037bc <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e20e      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047d2:	4b22      	ldr	r3, [pc, #136]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f0      	bne.n	80047c0 <HAL_RCC_OscConfig+0x1e0>
 80047de:	e000      	b.n	80047e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d041      	beq.n	8004872 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d01c      	beq.n	8004830 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047f6:	4b19      	ldr	r3, [pc, #100]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80047f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047fc:	4a17      	ldr	r2, [pc, #92]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004806:	f7fe ffd9 	bl	80037bc <HAL_GetTick>
 800480a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800480c:	e008      	b.n	8004820 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800480e:	f7fe ffd5 	bl	80037bc <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	2b02      	cmp	r3, #2
 800481a:	d901      	bls.n	8004820 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e1e7      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004820:	4b0e      	ldr	r3, [pc, #56]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004822:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d0ef      	beq.n	800480e <HAL_RCC_OscConfig+0x22e>
 800482e:	e020      	b.n	8004872 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004830:	4b0a      	ldr	r3, [pc, #40]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004832:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004836:	4a09      	ldr	r2, [pc, #36]	@ (800485c <HAL_RCC_OscConfig+0x27c>)
 8004838:	f023 0301 	bic.w	r3, r3, #1
 800483c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004840:	f7fe ffbc 	bl	80037bc <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004846:	e00d      	b.n	8004864 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004848:	f7fe ffb8 	bl	80037bc <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d906      	bls.n	8004864 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e1ca      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000
 8004860:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004864:	4b8c      	ldr	r3, [pc, #560]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1ea      	bne.n	8004848 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0304 	and.w	r3, r3, #4
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 80a6 	beq.w	80049cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004880:	2300      	movs	r3, #0
 8004882:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004884:	4b84      	ldr	r3, [pc, #528]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_RCC_OscConfig+0x2b4>
 8004890:	2301      	movs	r3, #1
 8004892:	e000      	b.n	8004896 <HAL_RCC_OscConfig+0x2b6>
 8004894:	2300      	movs	r3, #0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00d      	beq.n	80048b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800489a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 800489c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80048a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80048a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80048a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ae:	60fb      	str	r3, [r7, #12]
 80048b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80048b2:	2301      	movs	r3, #1
 80048b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048b6:	4b79      	ldr	r3, [pc, #484]	@ (8004a9c <HAL_RCC_OscConfig+0x4bc>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d118      	bne.n	80048f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c2:	4b76      	ldr	r3, [pc, #472]	@ (8004a9c <HAL_RCC_OscConfig+0x4bc>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a75      	ldr	r2, [pc, #468]	@ (8004a9c <HAL_RCC_OscConfig+0x4bc>)
 80048c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048ce:	f7fe ff75 	bl	80037bc <HAL_GetTick>
 80048d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048d4:	e008      	b.n	80048e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d6:	f7fe ff71 	bl	80037bc <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e183      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048e8:	4b6c      	ldr	r3, [pc, #432]	@ (8004a9c <HAL_RCC_OscConfig+0x4bc>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0f0      	beq.n	80048d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d108      	bne.n	800490e <HAL_RCC_OscConfig+0x32e>
 80048fc:	4b66      	ldr	r3, [pc, #408]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80048fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004902:	4a65      	ldr	r2, [pc, #404]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800490c:	e024      	b.n	8004958 <HAL_RCC_OscConfig+0x378>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b05      	cmp	r3, #5
 8004914:	d110      	bne.n	8004938 <HAL_RCC_OscConfig+0x358>
 8004916:	4b60      	ldr	r3, [pc, #384]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491c:	4a5e      	ldr	r2, [pc, #376]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 800491e:	f043 0304 	orr.w	r3, r3, #4
 8004922:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004926:	4b5c      	ldr	r3, [pc, #368]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492c:	4a5a      	ldr	r2, [pc, #360]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 800492e:	f043 0301 	orr.w	r3, r3, #1
 8004932:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004936:	e00f      	b.n	8004958 <HAL_RCC_OscConfig+0x378>
 8004938:	4b57      	ldr	r3, [pc, #348]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 800493a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800493e:	4a56      	ldr	r2, [pc, #344]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004940:	f023 0301 	bic.w	r3, r3, #1
 8004944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004948:	4b53      	ldr	r3, [pc, #332]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 800494a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800494e:	4a52      	ldr	r2, [pc, #328]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004950:	f023 0304 	bic.w	r3, r3, #4
 8004954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d016      	beq.n	800498e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004960:	f7fe ff2c 	bl	80037bc <HAL_GetTick>
 8004964:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004966:	e00a      	b.n	800497e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004968:	f7fe ff28 	bl	80037bc <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004976:	4293      	cmp	r3, r2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e138      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800497e:	4b46      	ldr	r3, [pc, #280]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d0ed      	beq.n	8004968 <HAL_RCC_OscConfig+0x388>
 800498c:	e015      	b.n	80049ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800498e:	f7fe ff15 	bl	80037bc <HAL_GetTick>
 8004992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004994:	e00a      	b.n	80049ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004996:	f7fe ff11 	bl	80037bc <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e121      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049ac:	4b3a      	ldr	r3, [pc, #232]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80049ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1ed      	bne.n	8004996 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049ba:	7ffb      	ldrb	r3, [r7, #31]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d105      	bne.n	80049cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049c0:	4b35      	ldr	r3, [pc, #212]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80049c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c4:	4a34      	ldr	r2, [pc, #208]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80049c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d03c      	beq.n	8004a52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d01c      	beq.n	8004a1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049e0:	4b2d      	ldr	r3, [pc, #180]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80049e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 80049e8:	f043 0301 	orr.w	r3, r3, #1
 80049ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f0:	f7fe fee4 	bl	80037bc <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049f8:	f7fe fee0 	bl	80037bc <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e0f2      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a0a:	4b23      	ldr	r3, [pc, #140]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0ef      	beq.n	80049f8 <HAL_RCC_OscConfig+0x418>
 8004a18:	e01b      	b.n	8004a52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a20:	4a1d      	ldr	r2, [pc, #116]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a22:	f023 0301 	bic.w	r3, r3, #1
 8004a26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a2a:	f7fe fec7 	bl	80037bc <HAL_GetTick>
 8004a2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a30:	e008      	b.n	8004a44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a32:	f7fe fec3 	bl	80037bc <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d901      	bls.n	8004a44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e0d5      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a44:	4b14      	ldr	r3, [pc, #80]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1ef      	bne.n	8004a32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f000 80c9 	beq.w	8004bee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f003 030c 	and.w	r3, r3, #12
 8004a64:	2b0c      	cmp	r3, #12
 8004a66:	f000 8083 	beq.w	8004b70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d15e      	bne.n	8004b30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a72:	4b09      	ldr	r3, [pc, #36]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a08      	ldr	r2, [pc, #32]	@ (8004a98 <HAL_RCC_OscConfig+0x4b8>)
 8004a78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7e:	f7fe fe9d 	bl	80037bc <HAL_GetTick>
 8004a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a84:	e00c      	b.n	8004aa0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a86:	f7fe fe99 	bl	80037bc <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d905      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e0ab      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aa0:	4b55      	ldr	r3, [pc, #340]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1ec      	bne.n	8004a86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004aac:	4b52      	ldr	r3, [pc, #328]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004aae:	68da      	ldr	r2, [r3, #12]
 8004ab0:	4b52      	ldr	r3, [pc, #328]	@ (8004bfc <HAL_RCC_OscConfig+0x61c>)
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6a11      	ldr	r1, [r2, #32]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004abc:	3a01      	subs	r2, #1
 8004abe:	0112      	lsls	r2, r2, #4
 8004ac0:	4311      	orrs	r1, r2
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004ac6:	0212      	lsls	r2, r2, #8
 8004ac8:	4311      	orrs	r1, r2
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ace:	0852      	lsrs	r2, r2, #1
 8004ad0:	3a01      	subs	r2, #1
 8004ad2:	0552      	lsls	r2, r2, #21
 8004ad4:	4311      	orrs	r1, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ada:	0852      	lsrs	r2, r2, #1
 8004adc:	3a01      	subs	r2, #1
 8004ade:	0652      	lsls	r2, r2, #25
 8004ae0:	4311      	orrs	r1, r2
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004ae6:	06d2      	lsls	r2, r2, #27
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	4943      	ldr	r1, [pc, #268]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004af0:	4b41      	ldr	r3, [pc, #260]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a40      	ldr	r2, [pc, #256]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004af6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004afa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004afc:	4b3e      	ldr	r3, [pc, #248]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	4a3d      	ldr	r2, [pc, #244]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fe fe58 	bl	80037bc <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b10:	f7fe fe54 	bl	80037bc <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e066      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b22:	4b35      	ldr	r3, [pc, #212]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d0f0      	beq.n	8004b10 <HAL_RCC_OscConfig+0x530>
 8004b2e:	e05e      	b.n	8004bee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b30:	4b31      	ldr	r3, [pc, #196]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a30      	ldr	r2, [pc, #192]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3c:	f7fe fe3e 	bl	80037bc <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b44:	f7fe fe3a 	bl	80037bc <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e04c      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b56:	4b28      	ldr	r3, [pc, #160]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1f0      	bne.n	8004b44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004b62:	4b25      	ldr	r3, [pc, #148]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	4924      	ldr	r1, [pc, #144]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b68:	4b25      	ldr	r3, [pc, #148]	@ (8004c00 <HAL_RCC_OscConfig+0x620>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	60cb      	str	r3, [r1, #12]
 8004b6e:	e03e      	b.n	8004bee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69db      	ldr	r3, [r3, #28]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d101      	bne.n	8004b7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e039      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004bf8 <HAL_RCC_OscConfig+0x618>)
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f003 0203 	and.w	r2, r3, #3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d12c      	bne.n	8004bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d123      	bne.n	8004bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d11b      	bne.n	8004bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d113      	bne.n	8004bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bcc:	085b      	lsrs	r3, r3, #1
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d109      	bne.n	8004bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be0:	085b      	lsrs	r3, r3, #1
 8004be2:	3b01      	subs	r3, #1
 8004be4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d001      	beq.n	8004bee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e000      	b.n	8004bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3720      	adds	r7, #32
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	019f800c 	.word	0x019f800c
 8004c00:	feeefffc 	.word	0xfeeefffc

08004c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e11e      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c1c:	4b91      	ldr	r3, [pc, #580]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 030f 	and.w	r3, r3, #15
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d910      	bls.n	8004c4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2a:	4b8e      	ldr	r3, [pc, #568]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f023 020f 	bic.w	r2, r3, #15
 8004c32:	498c      	ldr	r1, [pc, #560]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3a:	4b8a      	ldr	r3, [pc, #552]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 030f 	and.w	r3, r3, #15
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d001      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e106      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d073      	beq.n	8004d40 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	2b03      	cmp	r3, #3
 8004c5e:	d129      	bne.n	8004cb4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c60:	4b81      	ldr	r3, [pc, #516]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e0f4      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004c70:	f000 f9d0 	bl	8005014 <RCC_GetSysClockFreqFromPLLSource>
 8004c74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	4a7c      	ldr	r2, [pc, #496]	@ (8004e6c <HAL_RCC_ClockConfig+0x268>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d93f      	bls.n	8004cfe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c7e:	4b7a      	ldr	r3, [pc, #488]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d009      	beq.n	8004c9e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d033      	beq.n	8004cfe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d12f      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c9e:	4b72      	ldr	r3, [pc, #456]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ca6:	4a70      	ldr	r2, [pc, #448]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004cae:	2380      	movs	r3, #128	@ 0x80
 8004cb0:	617b      	str	r3, [r7, #20]
 8004cb2:	e024      	b.n	8004cfe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d107      	bne.n	8004ccc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cbc:	4b6a      	ldr	r3, [pc, #424]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d109      	bne.n	8004cdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0c6      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ccc:	4b66      	ldr	r3, [pc, #408]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e0be      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004cdc:	f000 f8ce 	bl	8004e7c <HAL_RCC_GetSysClockFreq>
 8004ce0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	4a61      	ldr	r2, [pc, #388]	@ (8004e6c <HAL_RCC_ClockConfig+0x268>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d909      	bls.n	8004cfe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cea:	4b5f      	ldr	r3, [pc, #380]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cf2:	4a5d      	ldr	r2, [pc, #372]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004cf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cf8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004cfa:	2380      	movs	r3, #128	@ 0x80
 8004cfc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cfe:	4b5a      	ldr	r3, [pc, #360]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f023 0203 	bic.w	r2, r3, #3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	4957      	ldr	r1, [pc, #348]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d10:	f7fe fd54 	bl	80037bc <HAL_GetTick>
 8004d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d16:	e00a      	b.n	8004d2e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d18:	f7fe fd50 	bl	80037bc <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d901      	bls.n	8004d2e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004d2a:	2303      	movs	r3, #3
 8004d2c:	e095      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d2e:	4b4e      	ldr	r3, [pc, #312]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 020c 	and.w	r2, r3, #12
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d1eb      	bne.n	8004d18 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d023      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d005      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d58:	4b43      	ldr	r3, [pc, #268]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4a42      	ldr	r2, [pc, #264]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d62:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0308 	and.w	r3, r3, #8
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004d70:	4b3d      	ldr	r3, [pc, #244]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d78:	4a3b      	ldr	r2, [pc, #236]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d80:	4b39      	ldr	r3, [pc, #228]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	4936      	ldr	r1, [pc, #216]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	608b      	str	r3, [r1, #8]
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2b80      	cmp	r3, #128	@ 0x80
 8004d98:	d105      	bne.n	8004da6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004d9a:	4b33      	ldr	r3, [pc, #204]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	4a32      	ldr	r2, [pc, #200]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004da0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004da4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004da6:	4b2f      	ldr	r3, [pc, #188]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	683a      	ldr	r2, [r7, #0]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d21d      	bcs.n	8004df0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004db4:	4b2b      	ldr	r3, [pc, #172]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f023 020f 	bic.w	r2, r3, #15
 8004dbc:	4929      	ldr	r1, [pc, #164]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004dc4:	f7fe fcfa 	bl	80037bc <HAL_GetTick>
 8004dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dca:	e00a      	b.n	8004de2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dcc:	f7fe fcf6 	bl	80037bc <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e03b      	b.n	8004e5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b20      	ldr	r3, [pc, #128]	@ (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d1ed      	bne.n	8004dcc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d008      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	4917      	ldr	r1, [pc, #92]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d009      	beq.n	8004e2e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e1a:	4b13      	ldr	r3, [pc, #76]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	490f      	ldr	r1, [pc, #60]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e2e:	f000 f825 	bl	8004e7c <HAL_RCC_GetSysClockFreq>
 8004e32:	4602      	mov	r2, r0
 8004e34:	4b0c      	ldr	r3, [pc, #48]	@ (8004e68 <HAL_RCC_ClockConfig+0x264>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	091b      	lsrs	r3, r3, #4
 8004e3a:	f003 030f 	and.w	r3, r3, #15
 8004e3e:	490c      	ldr	r1, [pc, #48]	@ (8004e70 <HAL_RCC_ClockConfig+0x26c>)
 8004e40:	5ccb      	ldrb	r3, [r1, r3]
 8004e42:	f003 031f 	and.w	r3, r3, #31
 8004e46:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e74 <HAL_RCC_ClockConfig+0x270>)
 8004e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e78 <HAL_RCC_ClockConfig+0x274>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fd fe6e 	bl	8002b34 <HAL_InitTick>
 8004e58:	4603      	mov	r3, r0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40022000 	.word	0x40022000
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	04c4b400 	.word	0x04c4b400
 8004e70:	0801a2fc 	.word	0x0801a2fc
 8004e74:	20000018 	.word	0x20000018
 8004e78:	2000001c 	.word	0x2000001c

08004e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b087      	sub	sp, #28
 8004e80:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e82:	4b2c      	ldr	r3, [pc, #176]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 030c 	and.w	r3, r3, #12
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d102      	bne.n	8004e94 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8004f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e90:	613b      	str	r3, [r7, #16]
 8004e92:	e047      	b.n	8004f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004e94:	4b27      	ldr	r3, [pc, #156]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 030c 	and.w	r3, r3, #12
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d102      	bne.n	8004ea6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ea0:	4b26      	ldr	r3, [pc, #152]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ea2:	613b      	str	r3, [r7, #16]
 8004ea4:	e03e      	b.n	8004f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ea6:	4b23      	ldr	r3, [pc, #140]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 030c 	and.w	r3, r3, #12
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d136      	bne.n	8004f20 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004eb2:	4b20      	ldr	r3, [pc, #128]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	091b      	lsrs	r3, r3, #4
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d10c      	bne.n	8004eea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ed0:	4a1a      	ldr	r2, [pc, #104]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed8:	4a16      	ldr	r2, [pc, #88]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eda:	68d2      	ldr	r2, [r2, #12]
 8004edc:	0a12      	lsrs	r2, r2, #8
 8004ede:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ee2:	fb02 f303 	mul.w	r3, r2, r3
 8004ee6:	617b      	str	r3, [r7, #20]
      break;
 8004ee8:	e00c      	b.n	8004f04 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004eea:	4a13      	ldr	r2, [pc, #76]	@ (8004f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef2:	4a10      	ldr	r2, [pc, #64]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ef4:	68d2      	ldr	r2, [r2, #12]
 8004ef6:	0a12      	lsrs	r2, r2, #8
 8004ef8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004efc:	fb02 f303 	mul.w	r3, r2, r3
 8004f00:	617b      	str	r3, [r7, #20]
      break;
 8004f02:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f04:	4b0b      	ldr	r3, [pc, #44]	@ (8004f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	0e5b      	lsrs	r3, r3, #25
 8004f0a:	f003 0303 	and.w	r3, r3, #3
 8004f0e:	3301      	adds	r3, #1
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1c:	613b      	str	r3, [r7, #16]
 8004f1e:	e001      	b.n	8004f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004f24:	693b      	ldr	r3, [r7, #16]
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	371c      	adds	r7, #28
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	40021000 	.word	0x40021000
 8004f38:	00f42400 	.word	0x00f42400
 8004f3c:	016e3600 	.word	0x016e3600

08004f40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f44:	4b03      	ldr	r3, [pc, #12]	@ (8004f54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f46:	681b      	ldr	r3, [r3, #0]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	20000018 	.word	0x20000018

08004f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f5c:	f7ff fff0 	bl	8004f40 <HAL_RCC_GetHCLKFreq>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4b06      	ldr	r3, [pc, #24]	@ (8004f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	0a1b      	lsrs	r3, r3, #8
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	4904      	ldr	r1, [pc, #16]	@ (8004f80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f6e:	5ccb      	ldrb	r3, [r1, r3]
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	0801a30c 	.word	0x0801a30c

08004f84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f88:	f7ff ffda 	bl	8004f40 <HAL_RCC_GetHCLKFreq>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	4b06      	ldr	r3, [pc, #24]	@ (8004fa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	0adb      	lsrs	r3, r3, #11
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	4904      	ldr	r1, [pc, #16]	@ (8004fac <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f9a:	5ccb      	ldrb	r3, [r1, r3]
 8004f9c:	f003 031f 	and.w	r3, r3, #31
 8004fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	0801a30c 	.word	0x0801a30c

08004fb0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	220f      	movs	r2, #15
 8004fbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004fc0:	4b12      	ldr	r3, [pc, #72]	@ (800500c <HAL_RCC_GetClockConfig+0x5c>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f003 0203 	and.w	r2, r3, #3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800500c <HAL_RCC_GetClockConfig+0x5c>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800500c <HAL_RCC_GetClockConfig+0x5c>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004fe4:	4b09      	ldr	r3, [pc, #36]	@ (800500c <HAL_RCC_GetClockConfig+0x5c>)
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	08db      	lsrs	r3, r3, #3
 8004fea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004ff2:	4b07      	ldr	r3, [pc, #28]	@ (8005010 <HAL_RCC_GetClockConfig+0x60>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 020f 	and.w	r2, r3, #15
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	601a      	str	r2, [r3, #0]
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40021000 	.word	0x40021000
 8005010:	40022000 	.word	0x40022000

08005014 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800501a:	4b1e      	ldr	r3, [pc, #120]	@ (8005094 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005024:	4b1b      	ldr	r3, [pc, #108]	@ (8005094 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	3301      	adds	r3, #1
 8005030:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	2b03      	cmp	r3, #3
 8005036:	d10c      	bne.n	8005052 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005038:	4a17      	ldr	r2, [pc, #92]	@ (8005098 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005040:	4a14      	ldr	r2, [pc, #80]	@ (8005094 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005042:	68d2      	ldr	r2, [r2, #12]
 8005044:	0a12      	lsrs	r2, r2, #8
 8005046:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800504a:	fb02 f303 	mul.w	r3, r2, r3
 800504e:	617b      	str	r3, [r7, #20]
    break;
 8005050:	e00c      	b.n	800506c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005052:	4a12      	ldr	r2, [pc, #72]	@ (800509c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	fbb2 f3f3 	udiv	r3, r2, r3
 800505a:	4a0e      	ldr	r2, [pc, #56]	@ (8005094 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800505c:	68d2      	ldr	r2, [r2, #12]
 800505e:	0a12      	lsrs	r2, r2, #8
 8005060:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005064:	fb02 f303 	mul.w	r3, r2, r3
 8005068:	617b      	str	r3, [r7, #20]
    break;
 800506a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800506c:	4b09      	ldr	r3, [pc, #36]	@ (8005094 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	0e5b      	lsrs	r3, r3, #25
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	3301      	adds	r3, #1
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	fbb2 f3f3 	udiv	r3, r2, r3
 8005084:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005086:	687b      	ldr	r3, [r7, #4]
}
 8005088:	4618      	mov	r0, r3
 800508a:	371c      	adds	r7, #28
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	40021000 	.word	0x40021000
 8005098:	016e3600 	.word	0x016e3600
 800509c:	00f42400 	.word	0x00f42400

080050a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80050a8:	2300      	movs	r3, #0
 80050aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80050ac:	2300      	movs	r3, #0
 80050ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 8098 	beq.w	80051ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050be:	2300      	movs	r3, #0
 80050c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050c2:	4b43      	ldr	r3, [pc, #268]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10d      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050ce:	4b40      	ldr	r3, [pc, #256]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d2:	4a3f      	ldr	r2, [pc, #252]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80050da:	4b3d      	ldr	r3, [pc, #244]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050e2:	60bb      	str	r3, [r7, #8]
 80050e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e6:	2301      	movs	r3, #1
 80050e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050ea:	4b3a      	ldr	r3, [pc, #232]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a39      	ldr	r2, [pc, #228]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80050f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050f6:	f7fe fb61 	bl	80037bc <HAL_GetTick>
 80050fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050fc:	e009      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050fe:	f7fe fb5d 	bl	80037bc <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d902      	bls.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	74fb      	strb	r3, [r7, #19]
        break;
 8005110:	e005      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005112:	4b30      	ldr	r3, [pc, #192]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800511a:	2b00      	cmp	r3, #0
 800511c:	d0ef      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800511e:	7cfb      	ldrb	r3, [r7, #19]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d159      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005124:	4b2a      	ldr	r3, [pc, #168]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800512e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d01e      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	429a      	cmp	r2, r3
 800513e:	d019      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005140:	4b23      	ldr	r3, [pc, #140]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005146:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800514a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800514c:	4b20      	ldr	r3, [pc, #128]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800514e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005152:	4a1f      	ldr	r2, [pc, #124]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005158:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800515c:	4b1c      	ldr	r3, [pc, #112]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800515e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005162:	4a1b      	ldr	r2, [pc, #108]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005164:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800516c:	4a18      	ldr	r2, [pc, #96]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d016      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800517e:	f7fe fb1d 	bl	80037bc <HAL_GetTick>
 8005182:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005184:	e00b      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005186:	f7fe fb19 	bl	80037bc <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005194:	4293      	cmp	r3, r2
 8005196:	d902      	bls.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	74fb      	strb	r3, [r7, #19]
            break;
 800519c:	e006      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800519e:	4b0c      	ldr	r3, [pc, #48]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d0ec      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80051ac:	7cfb      	ldrb	r3, [r7, #19]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10b      	bne.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051b2:	4b07      	ldr	r3, [pc, #28]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c0:	4903      	ldr	r1, [pc, #12]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80051c8:	e008      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051ca:	7cfb      	ldrb	r3, [r7, #19]
 80051cc:	74bb      	strb	r3, [r7, #18]
 80051ce:	e005      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d8:	7cfb      	ldrb	r3, [r7, #19]
 80051da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051dc:	7c7b      	ldrb	r3, [r7, #17]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d105      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e2:	4ba7      	ldr	r3, [pc, #668]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e6:	4aa6      	ldr	r2, [pc, #664]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051fa:	4ba1      	ldr	r3, [pc, #644]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005200:	f023 0203 	bic.w	r2, r3, #3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	499d      	ldr	r1, [pc, #628]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800521c:	4b98      	ldr	r3, [pc, #608]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005222:	f023 020c 	bic.w	r2, r3, #12
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	4995      	ldr	r1, [pc, #596]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800523e:	4b90      	ldr	r3, [pc, #576]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005244:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	498c      	ldr	r1, [pc, #560]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005260:	4b87      	ldr	r3, [pc, #540]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005266:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	4984      	ldr	r1, [pc, #528]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0310 	and.w	r3, r3, #16
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005282:	4b7f      	ldr	r3, [pc, #508]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005288:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	497b      	ldr	r1, [pc, #492]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0320 	and.w	r3, r3, #32
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052a4:	4b76      	ldr	r3, [pc, #472]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	4973      	ldr	r1, [pc, #460]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052c6:	4b6e      	ldr	r3, [pc, #440]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	496a      	ldr	r1, [pc, #424]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052e8:	4b65      	ldr	r3, [pc, #404]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	4962      	ldr	r1, [pc, #392]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800530a:	4b5d      	ldr	r3, [pc, #372]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005310:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	4959      	ldr	r1, [pc, #356]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800532c:	4b54      	ldr	r3, [pc, #336]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800532e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005332:	f023 0203 	bic.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533a:	4951      	ldr	r1, [pc, #324]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800534e:	4b4c      	ldr	r3, [pc, #304]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005354:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535c:	4948      	ldr	r1, [pc, #288]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800536c:	2b00      	cmp	r3, #0
 800536e:	d015      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005370:	4b43      	ldr	r3, [pc, #268]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005376:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537e:	4940      	ldr	r1, [pc, #256]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005380:	4313      	orrs	r3, r2
 8005382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800538e:	d105      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005390:	4b3b      	ldr	r3, [pc, #236]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	4a3a      	ldr	r2, [pc, #232]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005396:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800539a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d015      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053a8:	4b35      	ldr	r3, [pc, #212]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b6:	4932      	ldr	r1, [pc, #200]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053c6:	d105      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	4a2c      	ldr	r2, [pc, #176]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d015      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80053e0:	4b27      	ldr	r3, [pc, #156]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ee:	4924      	ldr	r1, [pc, #144]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053fe:	d105      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005400:	4b1f      	ldr	r3, [pc, #124]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	4a1e      	ldr	r2, [pc, #120]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800540a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d015      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005418:	4b19      	ldr	r3, [pc, #100]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005426:	4916      	ldr	r1, [pc, #88]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005428:	4313      	orrs	r3, r2
 800542a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005432:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005436:	d105      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005438:	4b11      	ldr	r3, [pc, #68]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	4a10      	ldr	r2, [pc, #64]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005442:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d019      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005450:	4b0b      	ldr	r3, [pc, #44]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005456:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545e:	4908      	ldr	r1, [pc, #32]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005460:	4313      	orrs	r3, r2
 8005462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800546e:	d109      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005470:	4b03      	ldr	r3, [pc, #12]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	4a02      	ldr	r2, [pc, #8]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005476:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800547a:	60d3      	str	r3, [r2, #12]
 800547c:	e002      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800547e:	bf00      	nop
 8005480:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d015      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005490:	4b29      	ldr	r3, [pc, #164]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005496:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800549e:	4926      	ldr	r1, [pc, #152]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054ae:	d105      	bne.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80054b0:	4b21      	ldr	r3, [pc, #132]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	4a20      	ldr	r2, [pc, #128]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d015      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80054c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ce:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054d6:	4918      	ldr	r1, [pc, #96]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e6:	d105      	bne.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80054e8:	4b13      	ldr	r3, [pc, #76]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	4a12      	ldr	r2, [pc, #72]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d015      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005500:	4b0d      	ldr	r3, [pc, #52]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005502:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005506:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800550e:	490a      	ldr	r1, [pc, #40]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800551e:	d105      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005520:	4b05      	ldr	r3, [pc, #20]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	4a04      	ldr	r2, [pc, #16]	@ (8005538 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800552a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800552c:	7cbb      	ldrb	r3, [r7, #18]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3718      	adds	r7, #24
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	40021000 	.word	0x40021000

0800553c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e049      	b.n	80055e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d106      	bne.n	8005568 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fd fd8c 	bl	8003080 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3304      	adds	r3, #4
 8005578:	4619      	mov	r1, r3
 800557a:	4610      	mov	r0, r2
 800557c:	f000 fe2a 	bl	80061d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d001      	beq.n	8005604 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e04c      	b.n	800569e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a26      	ldr	r2, [pc, #152]	@ (80056ac <HAL_TIM_Base_Start+0xc0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d022      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561e:	d01d      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a22      	ldr	r2, [pc, #136]	@ (80056b0 <HAL_TIM_Base_Start+0xc4>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d018      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a21      	ldr	r2, [pc, #132]	@ (80056b4 <HAL_TIM_Base_Start+0xc8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d013      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a1f      	ldr	r2, [pc, #124]	@ (80056b8 <HAL_TIM_Base_Start+0xcc>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d00e      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a1e      	ldr	r2, [pc, #120]	@ (80056bc <HAL_TIM_Base_Start+0xd0>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d009      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a1c      	ldr	r2, [pc, #112]	@ (80056c0 <HAL_TIM_Base_Start+0xd4>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d004      	beq.n	800565c <HAL_TIM_Base_Start+0x70>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a1b      	ldr	r2, [pc, #108]	@ (80056c4 <HAL_TIM_Base_Start+0xd8>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d115      	bne.n	8005688 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689a      	ldr	r2, [r3, #8]
 8005662:	4b19      	ldr	r3, [pc, #100]	@ (80056c8 <HAL_TIM_Base_Start+0xdc>)
 8005664:	4013      	ands	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b06      	cmp	r3, #6
 800566c:	d015      	beq.n	800569a <HAL_TIM_Base_Start+0xae>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005674:	d011      	beq.n	800569a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f042 0201 	orr.w	r2, r2, #1
 8005684:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005686:	e008      	b.n	800569a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0201 	orr.w	r2, r2, #1
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	e000      	b.n	800569c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	40012c00 	.word	0x40012c00
 80056b0:	40000400 	.word	0x40000400
 80056b4:	40000800 	.word	0x40000800
 80056b8:	40000c00 	.word	0x40000c00
 80056bc:	40013400 	.word	0x40013400
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40015000 	.word	0x40015000
 80056c8:	00010007 	.word	0x00010007

080056cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d001      	beq.n	80056e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e054      	b.n	800578e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a26      	ldr	r2, [pc, #152]	@ (800579c <HAL_TIM_Base_Start_IT+0xd0>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d022      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570e:	d01d      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a22      	ldr	r2, [pc, #136]	@ (80057a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d018      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a21      	ldr	r2, [pc, #132]	@ (80057a4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d013      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a1f      	ldr	r2, [pc, #124]	@ (80057a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d00e      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a1e      	ldr	r2, [pc, #120]	@ (80057ac <HAL_TIM_Base_Start_IT+0xe0>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d009      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a1c      	ldr	r2, [pc, #112]	@ (80057b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d004      	beq.n	800574c <HAL_TIM_Base_Start_IT+0x80>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a1b      	ldr	r2, [pc, #108]	@ (80057b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d115      	bne.n	8005778 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	4b19      	ldr	r3, [pc, #100]	@ (80057b8 <HAL_TIM_Base_Start_IT+0xec>)
 8005754:	4013      	ands	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2b06      	cmp	r3, #6
 800575c:	d015      	beq.n	800578a <HAL_TIM_Base_Start_IT+0xbe>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005764:	d011      	beq.n	800578a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f042 0201 	orr.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005776:	e008      	b.n	800578a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f042 0201 	orr.w	r2, r2, #1
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	e000      	b.n	800578c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800578a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40012c00 	.word	0x40012c00
 80057a0:	40000400 	.word	0x40000400
 80057a4:	40000800 	.word	0x40000800
 80057a8:	40000c00 	.word	0x40000c00
 80057ac:	40013400 	.word	0x40013400
 80057b0:	40014000 	.word	0x40014000
 80057b4:	40015000 	.word	0x40015000
 80057b8:	00010007 	.word	0x00010007

080057bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e049      	b.n	8005862 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d106      	bne.n	80057e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7fd fc70 	bl	80030c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3304      	adds	r3, #4
 80057f8:	4619      	mov	r1, r3
 80057fa:	4610      	mov	r0, r2
 80057fc:	f000 fcea 	bl	80061d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3708      	adds	r7, #8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
	...

0800586c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d109      	bne.n	8005890 <HAL_TIM_PWM_Start+0x24>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005882:	b2db      	uxtb	r3, r3
 8005884:	2b01      	cmp	r3, #1
 8005886:	bf14      	ite	ne
 8005888:	2301      	movne	r3, #1
 800588a:	2300      	moveq	r3, #0
 800588c:	b2db      	uxtb	r3, r3
 800588e:	e03c      	b.n	800590a <HAL_TIM_PWM_Start+0x9e>
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	2b04      	cmp	r3, #4
 8005894:	d109      	bne.n	80058aa <HAL_TIM_PWM_Start+0x3e>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b01      	cmp	r3, #1
 80058a0:	bf14      	ite	ne
 80058a2:	2301      	movne	r3, #1
 80058a4:	2300      	moveq	r3, #0
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	e02f      	b.n	800590a <HAL_TIM_PWM_Start+0x9e>
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2b08      	cmp	r3, #8
 80058ae:	d109      	bne.n	80058c4 <HAL_TIM_PWM_Start+0x58>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	bf14      	ite	ne
 80058bc:	2301      	movne	r3, #1
 80058be:	2300      	moveq	r3, #0
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	e022      	b.n	800590a <HAL_TIM_PWM_Start+0x9e>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2b0c      	cmp	r3, #12
 80058c8:	d109      	bne.n	80058de <HAL_TIM_PWM_Start+0x72>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	bf14      	ite	ne
 80058d6:	2301      	movne	r3, #1
 80058d8:	2300      	moveq	r3, #0
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	e015      	b.n	800590a <HAL_TIM_PWM_Start+0x9e>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b10      	cmp	r3, #16
 80058e2:	d109      	bne.n	80058f8 <HAL_TIM_PWM_Start+0x8c>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	bf14      	ite	ne
 80058f0:	2301      	movne	r3, #1
 80058f2:	2300      	moveq	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	e008      	b.n	800590a <HAL_TIM_PWM_Start+0x9e>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b01      	cmp	r3, #1
 8005902:	bf14      	ite	ne
 8005904:	2301      	movne	r3, #1
 8005906:	2300      	moveq	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e0a6      	b.n	8005a60 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d104      	bne.n	8005922 <HAL_TIM_PWM_Start+0xb6>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005920:	e023      	b.n	800596a <HAL_TIM_PWM_Start+0xfe>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b04      	cmp	r3, #4
 8005926:	d104      	bne.n	8005932 <HAL_TIM_PWM_Start+0xc6>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005930:	e01b      	b.n	800596a <HAL_TIM_PWM_Start+0xfe>
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b08      	cmp	r3, #8
 8005936:	d104      	bne.n	8005942 <HAL_TIM_PWM_Start+0xd6>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2202      	movs	r2, #2
 800593c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005940:	e013      	b.n	800596a <HAL_TIM_PWM_Start+0xfe>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b0c      	cmp	r3, #12
 8005946:	d104      	bne.n	8005952 <HAL_TIM_PWM_Start+0xe6>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005950:	e00b      	b.n	800596a <HAL_TIM_PWM_Start+0xfe>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b10      	cmp	r3, #16
 8005956:	d104      	bne.n	8005962 <HAL_TIM_PWM_Start+0xf6>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005960:	e003      	b.n	800596a <HAL_TIM_PWM_Start+0xfe>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2202      	movs	r2, #2
 8005966:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2201      	movs	r2, #1
 8005970:	6839      	ldr	r1, [r7, #0]
 8005972:	4618      	mov	r0, r3
 8005974:	f001 f8a8 	bl	8006ac8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a3a      	ldr	r2, [pc, #232]	@ (8005a68 <HAL_TIM_PWM_Start+0x1fc>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d018      	beq.n	80059b4 <HAL_TIM_PWM_Start+0x148>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a39      	ldr	r2, [pc, #228]	@ (8005a6c <HAL_TIM_PWM_Start+0x200>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d013      	beq.n	80059b4 <HAL_TIM_PWM_Start+0x148>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a37      	ldr	r2, [pc, #220]	@ (8005a70 <HAL_TIM_PWM_Start+0x204>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d00e      	beq.n	80059b4 <HAL_TIM_PWM_Start+0x148>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a36      	ldr	r2, [pc, #216]	@ (8005a74 <HAL_TIM_PWM_Start+0x208>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d009      	beq.n	80059b4 <HAL_TIM_PWM_Start+0x148>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a34      	ldr	r2, [pc, #208]	@ (8005a78 <HAL_TIM_PWM_Start+0x20c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d004      	beq.n	80059b4 <HAL_TIM_PWM_Start+0x148>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a33      	ldr	r2, [pc, #204]	@ (8005a7c <HAL_TIM_PWM_Start+0x210>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d101      	bne.n	80059b8 <HAL_TIM_PWM_Start+0x14c>
 80059b4:	2301      	movs	r3, #1
 80059b6:	e000      	b.n	80059ba <HAL_TIM_PWM_Start+0x14e>
 80059b8:	2300      	movs	r3, #0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d007      	beq.n	80059ce <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a25      	ldr	r2, [pc, #148]	@ (8005a68 <HAL_TIM_PWM_Start+0x1fc>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d022      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e0:	d01d      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a26      	ldr	r2, [pc, #152]	@ (8005a80 <HAL_TIM_PWM_Start+0x214>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d018      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a24      	ldr	r2, [pc, #144]	@ (8005a84 <HAL_TIM_PWM_Start+0x218>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d013      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a23      	ldr	r2, [pc, #140]	@ (8005a88 <HAL_TIM_PWM_Start+0x21c>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00e      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a19      	ldr	r2, [pc, #100]	@ (8005a6c <HAL_TIM_PWM_Start+0x200>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d009      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a18      	ldr	r2, [pc, #96]	@ (8005a70 <HAL_TIM_PWM_Start+0x204>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d004      	beq.n	8005a1e <HAL_TIM_PWM_Start+0x1b2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a18      	ldr	r2, [pc, #96]	@ (8005a7c <HAL_TIM_PWM_Start+0x210>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d115      	bne.n	8005a4a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	4b19      	ldr	r3, [pc, #100]	@ (8005a8c <HAL_TIM_PWM_Start+0x220>)
 8005a26:	4013      	ands	r3, r2
 8005a28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b06      	cmp	r3, #6
 8005a2e:	d015      	beq.n	8005a5c <HAL_TIM_PWM_Start+0x1f0>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a36:	d011      	beq.n	8005a5c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0201 	orr.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a48:	e008      	b.n	8005a5c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f042 0201 	orr.w	r2, r2, #1
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	e000      	b.n	8005a5e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	40012c00 	.word	0x40012c00
 8005a6c:	40013400 	.word	0x40013400
 8005a70:	40014000 	.word	0x40014000
 8005a74:	40014400 	.word	0x40014400
 8005a78:	40014800 	.word	0x40014800
 8005a7c:	40015000 	.word	0x40015000
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40000800 	.word	0x40000800
 8005a88:	40000c00 	.word	0x40000c00
 8005a8c:	00010007 	.word	0x00010007

08005a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d020      	beq.n	8005af4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d01b      	beq.n	8005af4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f06f 0202 	mvn.w	r2, #2
 8005ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	699b      	ldr	r3, [r3, #24]
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 fb5c 	bl	8006198 <HAL_TIM_IC_CaptureCallback>
 8005ae0:	e005      	b.n	8005aee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 fb4e 	bl	8006184 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 fb5f 	bl	80061ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f003 0304 	and.w	r3, r3, #4
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d020      	beq.n	8005b40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f003 0304 	and.w	r3, r3, #4
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d01b      	beq.n	8005b40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f06f 0204 	mvn.w	r2, #4
 8005b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2202      	movs	r2, #2
 8005b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d003      	beq.n	8005b2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fb36 	bl	8006198 <HAL_TIM_IC_CaptureCallback>
 8005b2c:	e005      	b.n	8005b3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 fb28 	bl	8006184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f000 fb39 	bl	80061ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	f003 0308 	and.w	r3, r3, #8
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d020      	beq.n	8005b8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f003 0308 	and.w	r3, r3, #8
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d01b      	beq.n	8005b8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f06f 0208 	mvn.w	r2, #8
 8005b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2204      	movs	r2, #4
 8005b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 fb10 	bl	8006198 <HAL_TIM_IC_CaptureCallback>
 8005b78:	e005      	b.n	8005b86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fb02 	bl	8006184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 fb13 	bl	80061ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f003 0310 	and.w	r3, r3, #16
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d020      	beq.n	8005bd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f003 0310 	and.w	r3, r3, #16
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d01b      	beq.n	8005bd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f06f 0210 	mvn.w	r2, #16
 8005ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2208      	movs	r2, #8
 8005bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 faea 	bl	8006198 <HAL_TIM_IC_CaptureCallback>
 8005bc4:	e005      	b.n	8005bd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 fadc 	bl	8006184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 faed 	bl	80061ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00c      	beq.n	8005bfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f003 0301 	and.w	r3, r3, #1
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d007      	beq.n	8005bfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f06f 0201 	mvn.w	r2, #1
 8005bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7fc f952 	bl	8001ea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d104      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00c      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d007      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f001 f8a9 	bl	8006d7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00c      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d007      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f001 f8a1 	bl	8006d90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00c      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d007      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 faa7 	bl	80061c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f003 0320 	and.w	r3, r3, #32
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00c      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f003 0320 	and.w	r3, r3, #32
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d007      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f06f 0220 	mvn.w	r2, #32
 8005c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f001 f869 	bl	8006d68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00c      	beq.n	8005cba <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d007      	beq.n	8005cba <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f001 f875 	bl	8006da4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00c      	beq.n	8005cde <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d007      	beq.n	8005cde <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f001 f86d 	bl	8006db8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00c      	beq.n	8005d02 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f001 f865 	bl	8006dcc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00c      	beq.n	8005d26 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d007      	beq.n	8005d26 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f001 f85d 	bl	8006de0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d26:	bf00      	nop
 8005d28:	3710      	adds	r7, #16
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
	...

08005d30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b086      	sub	sp, #24
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d101      	bne.n	8005d4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d4a:	2302      	movs	r3, #2
 8005d4c:	e0ff      	b.n	8005f4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b14      	cmp	r3, #20
 8005d5a:	f200 80f0 	bhi.w	8005f3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d64:	08005db9 	.word	0x08005db9
 8005d68:	08005f3f 	.word	0x08005f3f
 8005d6c:	08005f3f 	.word	0x08005f3f
 8005d70:	08005f3f 	.word	0x08005f3f
 8005d74:	08005df9 	.word	0x08005df9
 8005d78:	08005f3f 	.word	0x08005f3f
 8005d7c:	08005f3f 	.word	0x08005f3f
 8005d80:	08005f3f 	.word	0x08005f3f
 8005d84:	08005e3b 	.word	0x08005e3b
 8005d88:	08005f3f 	.word	0x08005f3f
 8005d8c:	08005f3f 	.word	0x08005f3f
 8005d90:	08005f3f 	.word	0x08005f3f
 8005d94:	08005e7b 	.word	0x08005e7b
 8005d98:	08005f3f 	.word	0x08005f3f
 8005d9c:	08005f3f 	.word	0x08005f3f
 8005da0:	08005f3f 	.word	0x08005f3f
 8005da4:	08005ebd 	.word	0x08005ebd
 8005da8:	08005f3f 	.word	0x08005f3f
 8005dac:	08005f3f 	.word	0x08005f3f
 8005db0:	08005f3f 	.word	0x08005f3f
 8005db4:	08005efd 	.word	0x08005efd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68b9      	ldr	r1, [r7, #8]
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f000 fabc 	bl	800633c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699a      	ldr	r2, [r3, #24]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0208 	orr.w	r2, r2, #8
 8005dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 0204 	bic.w	r2, r2, #4
 8005de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6999      	ldr	r1, [r3, #24]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	691a      	ldr	r2, [r3, #16]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	430a      	orrs	r2, r1
 8005df4:	619a      	str	r2, [r3, #24]
      break;
 8005df6:	e0a5      	b.n	8005f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68b9      	ldr	r1, [r7, #8]
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f000 fb36 	bl	8006470 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699a      	ldr	r2, [r3, #24]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6999      	ldr	r1, [r3, #24]
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	021a      	lsls	r2, r3, #8
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	430a      	orrs	r2, r1
 8005e36:	619a      	str	r2, [r3, #24]
      break;
 8005e38:	e084      	b.n	8005f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68b9      	ldr	r1, [r7, #8]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 fba9 	bl	8006598 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69da      	ldr	r2, [r3, #28]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0208 	orr.w	r2, r2, #8
 8005e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69da      	ldr	r2, [r3, #28]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0204 	bic.w	r2, r2, #4
 8005e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69d9      	ldr	r1, [r3, #28]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	691a      	ldr	r2, [r3, #16]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	61da      	str	r2, [r3, #28]
      break;
 8005e78:	e064      	b.n	8005f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68b9      	ldr	r1, [r7, #8]
 8005e80:	4618      	mov	r0, r3
 8005e82:	f000 fc1b 	bl	80066bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69da      	ldr	r2, [r3, #28]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69da      	ldr	r2, [r3, #28]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69d9      	ldr	r1, [r3, #28]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	021a      	lsls	r2, r3, #8
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	61da      	str	r2, [r3, #28]
      break;
 8005eba:	e043      	b.n	8005f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68b9      	ldr	r1, [r7, #8]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 fc8e 	bl	80067e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0208 	orr.w	r2, r2, #8
 8005ed6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f022 0204 	bic.w	r2, r2, #4
 8005ee6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	691a      	ldr	r2, [r3, #16]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005efa:	e023      	b.n	8005f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68b9      	ldr	r1, [r7, #8]
 8005f02:	4618      	mov	r0, r3
 8005f04:	f000 fcd8 	bl	80068b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f26:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	021a      	lsls	r2, r3, #8
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f3c:	e002      	b.n	8005f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	75fb      	strb	r3, [r7, #23]
      break;
 8005f42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3718      	adds	r7, #24
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop

08005f58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f62:	2300      	movs	r3, #0
 8005f64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_TIM_ConfigClockSource+0x1c>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e0f6      	b.n	8006162 <HAL_TIM_ConfigClockSource+0x20a>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005f92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a6f      	ldr	r2, [pc, #444]	@ (800616c <HAL_TIM_ConfigClockSource+0x214>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	f000 80c1 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8005fb4:	4a6d      	ldr	r2, [pc, #436]	@ (800616c <HAL_TIM_ConfigClockSource+0x214>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	f200 80c6 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fbc:	4a6c      	ldr	r2, [pc, #432]	@ (8006170 <HAL_TIM_ConfigClockSource+0x218>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	f000 80b9 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8005fc4:	4a6a      	ldr	r2, [pc, #424]	@ (8006170 <HAL_TIM_ConfigClockSource+0x218>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	f200 80be 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fcc:	4a69      	ldr	r2, [pc, #420]	@ (8006174 <HAL_TIM_ConfigClockSource+0x21c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	f000 80b1 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8005fd4:	4a67      	ldr	r2, [pc, #412]	@ (8006174 <HAL_TIM_ConfigClockSource+0x21c>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	f200 80b6 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fdc:	4a66      	ldr	r2, [pc, #408]	@ (8006178 <HAL_TIM_ConfigClockSource+0x220>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	f000 80a9 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8005fe4:	4a64      	ldr	r2, [pc, #400]	@ (8006178 <HAL_TIM_ConfigClockSource+0x220>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	f200 80ae 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fec:	4a63      	ldr	r2, [pc, #396]	@ (800617c <HAL_TIM_ConfigClockSource+0x224>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	f000 80a1 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8005ff4:	4a61      	ldr	r2, [pc, #388]	@ (800617c <HAL_TIM_ConfigClockSource+0x224>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	f200 80a6 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ffc:	4a60      	ldr	r2, [pc, #384]	@ (8006180 <HAL_TIM_ConfigClockSource+0x228>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	f000 8099 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8006004:	4a5e      	ldr	r2, [pc, #376]	@ (8006180 <HAL_TIM_ConfigClockSource+0x228>)
 8006006:	4293      	cmp	r3, r2
 8006008:	f200 809e 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 800600c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006010:	f000 8091 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8006014:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006018:	f200 8096 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 800601c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006020:	f000 8089 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8006024:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006028:	f200 808e 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 800602c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006030:	d03e      	beq.n	80060b0 <HAL_TIM_ConfigClockSource+0x158>
 8006032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006036:	f200 8087 	bhi.w	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 800603a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800603e:	f000 8086 	beq.w	800614e <HAL_TIM_ConfigClockSource+0x1f6>
 8006042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006046:	d87f      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006048:	2b70      	cmp	r3, #112	@ 0x70
 800604a:	d01a      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x12a>
 800604c:	2b70      	cmp	r3, #112	@ 0x70
 800604e:	d87b      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006050:	2b60      	cmp	r3, #96	@ 0x60
 8006052:	d050      	beq.n	80060f6 <HAL_TIM_ConfigClockSource+0x19e>
 8006054:	2b60      	cmp	r3, #96	@ 0x60
 8006056:	d877      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006058:	2b50      	cmp	r3, #80	@ 0x50
 800605a:	d03c      	beq.n	80060d6 <HAL_TIM_ConfigClockSource+0x17e>
 800605c:	2b50      	cmp	r3, #80	@ 0x50
 800605e:	d873      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006060:	2b40      	cmp	r3, #64	@ 0x40
 8006062:	d058      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0x1be>
 8006064:	2b40      	cmp	r3, #64	@ 0x40
 8006066:	d86f      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006068:	2b30      	cmp	r3, #48	@ 0x30
 800606a:	d064      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 800606c:	2b30      	cmp	r3, #48	@ 0x30
 800606e:	d86b      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006070:	2b20      	cmp	r3, #32
 8006072:	d060      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8006074:	2b20      	cmp	r3, #32
 8006076:	d867      	bhi.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
 8006078:	2b00      	cmp	r3, #0
 800607a:	d05c      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 800607c:	2b10      	cmp	r3, #16
 800607e:	d05a      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0x1de>
 8006080:	e062      	b.n	8006148 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006092:	f000 fcf9 	bl	8006a88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68ba      	ldr	r2, [r7, #8]
 80060ac:	609a      	str	r2, [r3, #8]
      break;
 80060ae:	e04f      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060c0:	f000 fce2 	bl	8006a88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689a      	ldr	r2, [r3, #8]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060d2:	609a      	str	r2, [r3, #8]
      break;
 80060d4:	e03c      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060e2:	461a      	mov	r2, r3
 80060e4:	f000 fc54 	bl	8006990 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2150      	movs	r1, #80	@ 0x50
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 fcad 	bl	8006a4e <TIM_ITRx_SetConfig>
      break;
 80060f4:	e02c      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006102:	461a      	mov	r2, r3
 8006104:	f000 fc73 	bl	80069ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2160      	movs	r1, #96	@ 0x60
 800610e:	4618      	mov	r0, r3
 8006110:	f000 fc9d 	bl	8006a4e <TIM_ITRx_SetConfig>
      break;
 8006114:	e01c      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006122:	461a      	mov	r2, r3
 8006124:	f000 fc34 	bl	8006990 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2140      	movs	r1, #64	@ 0x40
 800612e:	4618      	mov	r0, r3
 8006130:	f000 fc8d 	bl	8006a4e <TIM_ITRx_SetConfig>
      break;
 8006134:	e00c      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4619      	mov	r1, r3
 8006140:	4610      	mov	r0, r2
 8006142:	f000 fc84 	bl	8006a4e <TIM_ITRx_SetConfig>
      break;
 8006146:	e003      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	73fb      	strb	r3, [r7, #15]
      break;
 800614c:	e000      	b.n	8006150 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800614e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006160:	7bfb      	ldrb	r3, [r7, #15]
}
 8006162:	4618      	mov	r0, r3
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	00100070 	.word	0x00100070
 8006170:	00100060 	.word	0x00100060
 8006174:	00100050 	.word	0x00100050
 8006178:	00100040 	.word	0x00100040
 800617c:	00100030 	.word	0x00100030
 8006180:	00100020 	.word	0x00100020

08006184 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a4c      	ldr	r2, [pc, #304]	@ (8006318 <TIM_Base_SetConfig+0x144>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d017      	beq.n	800621c <TIM_Base_SetConfig+0x48>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061f2:	d013      	beq.n	800621c <TIM_Base_SetConfig+0x48>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a49      	ldr	r2, [pc, #292]	@ (800631c <TIM_Base_SetConfig+0x148>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d00f      	beq.n	800621c <TIM_Base_SetConfig+0x48>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a48      	ldr	r2, [pc, #288]	@ (8006320 <TIM_Base_SetConfig+0x14c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d00b      	beq.n	800621c <TIM_Base_SetConfig+0x48>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a47      	ldr	r2, [pc, #284]	@ (8006324 <TIM_Base_SetConfig+0x150>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d007      	beq.n	800621c <TIM_Base_SetConfig+0x48>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a46      	ldr	r2, [pc, #280]	@ (8006328 <TIM_Base_SetConfig+0x154>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d003      	beq.n	800621c <TIM_Base_SetConfig+0x48>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a45      	ldr	r2, [pc, #276]	@ (800632c <TIM_Base_SetConfig+0x158>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d108      	bne.n	800622e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a39      	ldr	r2, [pc, #228]	@ (8006318 <TIM_Base_SetConfig+0x144>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d023      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800623c:	d01f      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a36      	ldr	r2, [pc, #216]	@ (800631c <TIM_Base_SetConfig+0x148>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d01b      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a35      	ldr	r2, [pc, #212]	@ (8006320 <TIM_Base_SetConfig+0x14c>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d017      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a34      	ldr	r2, [pc, #208]	@ (8006324 <TIM_Base_SetConfig+0x150>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d013      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a33      	ldr	r2, [pc, #204]	@ (8006328 <TIM_Base_SetConfig+0x154>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d00f      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a33      	ldr	r2, [pc, #204]	@ (8006330 <TIM_Base_SetConfig+0x15c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d00b      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a32      	ldr	r2, [pc, #200]	@ (8006334 <TIM_Base_SetConfig+0x160>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d007      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a31      	ldr	r2, [pc, #196]	@ (8006338 <TIM_Base_SetConfig+0x164>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d003      	beq.n	800627e <TIM_Base_SetConfig+0xaa>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a2c      	ldr	r2, [pc, #176]	@ (800632c <TIM_Base_SetConfig+0x158>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d108      	bne.n	8006290 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006284:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4313      	orrs	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	4313      	orrs	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	689a      	ldr	r2, [r3, #8]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a18      	ldr	r2, [pc, #96]	@ (8006318 <TIM_Base_SetConfig+0x144>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d013      	beq.n	80062e4 <TIM_Base_SetConfig+0x110>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a1a      	ldr	r2, [pc, #104]	@ (8006328 <TIM_Base_SetConfig+0x154>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00f      	beq.n	80062e4 <TIM_Base_SetConfig+0x110>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006330 <TIM_Base_SetConfig+0x15c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d00b      	beq.n	80062e4 <TIM_Base_SetConfig+0x110>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a19      	ldr	r2, [pc, #100]	@ (8006334 <TIM_Base_SetConfig+0x160>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d007      	beq.n	80062e4 <TIM_Base_SetConfig+0x110>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a18      	ldr	r2, [pc, #96]	@ (8006338 <TIM_Base_SetConfig+0x164>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d003      	beq.n	80062e4 <TIM_Base_SetConfig+0x110>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a13      	ldr	r2, [pc, #76]	@ (800632c <TIM_Base_SetConfig+0x158>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d103      	bne.n	80062ec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	691a      	ldr	r2, [r3, #16]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d105      	bne.n	800630a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	f023 0201 	bic.w	r2, r3, #1
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	611a      	str	r2, [r3, #16]
  }
}
 800630a:	bf00      	nop
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	40012c00 	.word	0x40012c00
 800631c:	40000400 	.word	0x40000400
 8006320:	40000800 	.word	0x40000800
 8006324:	40000c00 	.word	0x40000c00
 8006328:	40013400 	.word	0x40013400
 800632c:	40015000 	.word	0x40015000
 8006330:	40014000 	.word	0x40014000
 8006334:	40014400 	.word	0x40014400
 8006338:	40014800 	.word	0x40014800

0800633c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	f023 0201 	bic.w	r2, r3, #1
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800636a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0303 	bic.w	r3, r3, #3
 8006376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f023 0302 	bic.w	r3, r3, #2
 8006388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	4313      	orrs	r3, r2
 8006392:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a30      	ldr	r2, [pc, #192]	@ (8006458 <TIM_OC1_SetConfig+0x11c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d013      	beq.n	80063c4 <TIM_OC1_SetConfig+0x88>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a2f      	ldr	r2, [pc, #188]	@ (800645c <TIM_OC1_SetConfig+0x120>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d00f      	beq.n	80063c4 <TIM_OC1_SetConfig+0x88>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a2e      	ldr	r2, [pc, #184]	@ (8006460 <TIM_OC1_SetConfig+0x124>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d00b      	beq.n	80063c4 <TIM_OC1_SetConfig+0x88>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006464 <TIM_OC1_SetConfig+0x128>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d007      	beq.n	80063c4 <TIM_OC1_SetConfig+0x88>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a2c      	ldr	r2, [pc, #176]	@ (8006468 <TIM_OC1_SetConfig+0x12c>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d003      	beq.n	80063c4 <TIM_OC1_SetConfig+0x88>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a2b      	ldr	r2, [pc, #172]	@ (800646c <TIM_OC1_SetConfig+0x130>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d10c      	bne.n	80063de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	f023 0308 	bic.w	r3, r3, #8
 80063ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f023 0304 	bic.w	r3, r3, #4
 80063dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006458 <TIM_OC1_SetConfig+0x11c>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d013      	beq.n	800640e <TIM_OC1_SetConfig+0xd2>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a1c      	ldr	r2, [pc, #112]	@ (800645c <TIM_OC1_SetConfig+0x120>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d00f      	beq.n	800640e <TIM_OC1_SetConfig+0xd2>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006460 <TIM_OC1_SetConfig+0x124>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d00b      	beq.n	800640e <TIM_OC1_SetConfig+0xd2>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006464 <TIM_OC1_SetConfig+0x128>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d007      	beq.n	800640e <TIM_OC1_SetConfig+0xd2>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a19      	ldr	r2, [pc, #100]	@ (8006468 <TIM_OC1_SetConfig+0x12c>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d003      	beq.n	800640e <TIM_OC1_SetConfig+0xd2>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a18      	ldr	r2, [pc, #96]	@ (800646c <TIM_OC1_SetConfig+0x130>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d111      	bne.n	8006432 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800641c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	693a      	ldr	r2, [r7, #16]
 8006424:	4313      	orrs	r3, r2
 8006426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	693a      	ldr	r2, [r7, #16]
 800642e:	4313      	orrs	r3, r2
 8006430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	697a      	ldr	r2, [r7, #20]
 800644a:	621a      	str	r2, [r3, #32]
}
 800644c:	bf00      	nop
 800644e:	371c      	adds	r7, #28
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr
 8006458:	40012c00 	.word	0x40012c00
 800645c:	40013400 	.word	0x40013400
 8006460:	40014000 	.word	0x40014000
 8006464:	40014400 	.word	0x40014400
 8006468:	40014800 	.word	0x40014800
 800646c:	40015000 	.word	0x40015000

08006470 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006470:	b480      	push	{r7}
 8006472:	b087      	sub	sp, #28
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f023 0210 	bic.w	r2, r3, #16
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800649e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	021b      	lsls	r3, r3, #8
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f023 0320 	bic.w	r3, r3, #32
 80064be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	011b      	lsls	r3, r3, #4
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a2c      	ldr	r2, [pc, #176]	@ (8006580 <TIM_OC2_SetConfig+0x110>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d007      	beq.n	80064e4 <TIM_OC2_SetConfig+0x74>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a2b      	ldr	r2, [pc, #172]	@ (8006584 <TIM_OC2_SetConfig+0x114>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d003      	beq.n	80064e4 <TIM_OC2_SetConfig+0x74>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a2a      	ldr	r2, [pc, #168]	@ (8006588 <TIM_OC2_SetConfig+0x118>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d10d      	bne.n	8006500 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	011b      	lsls	r3, r3, #4
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a1f      	ldr	r2, [pc, #124]	@ (8006580 <TIM_OC2_SetConfig+0x110>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d013      	beq.n	8006530 <TIM_OC2_SetConfig+0xc0>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a1e      	ldr	r2, [pc, #120]	@ (8006584 <TIM_OC2_SetConfig+0x114>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d00f      	beq.n	8006530 <TIM_OC2_SetConfig+0xc0>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a1e      	ldr	r2, [pc, #120]	@ (800658c <TIM_OC2_SetConfig+0x11c>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00b      	beq.n	8006530 <TIM_OC2_SetConfig+0xc0>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a1d      	ldr	r2, [pc, #116]	@ (8006590 <TIM_OC2_SetConfig+0x120>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d007      	beq.n	8006530 <TIM_OC2_SetConfig+0xc0>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a1c      	ldr	r2, [pc, #112]	@ (8006594 <TIM_OC2_SetConfig+0x124>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d003      	beq.n	8006530 <TIM_OC2_SetConfig+0xc0>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a17      	ldr	r2, [pc, #92]	@ (8006588 <TIM_OC2_SetConfig+0x118>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d113      	bne.n	8006558 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006536:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800653e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	4313      	orrs	r3, r2
 800654a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	4313      	orrs	r3, r2
 8006556:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	621a      	str	r2, [r3, #32]
}
 8006572:	bf00      	nop
 8006574:	371c      	adds	r7, #28
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	40012c00 	.word	0x40012c00
 8006584:	40013400 	.word	0x40013400
 8006588:	40015000 	.word	0x40015000
 800658c:	40014000 	.word	0x40014000
 8006590:	40014400 	.word	0x40014400
 8006594:	40014800 	.word	0x40014800

08006598 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a2b      	ldr	r2, [pc, #172]	@ (80066a4 <TIM_OC3_SetConfig+0x10c>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d007      	beq.n	800660a <TIM_OC3_SetConfig+0x72>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a2a      	ldr	r2, [pc, #168]	@ (80066a8 <TIM_OC3_SetConfig+0x110>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <TIM_OC3_SetConfig+0x72>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a29      	ldr	r2, [pc, #164]	@ (80066ac <TIM_OC3_SetConfig+0x114>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d10d      	bne.n	8006626 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	021b      	lsls	r3, r3, #8
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	4313      	orrs	r3, r2
 800661c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a1e      	ldr	r2, [pc, #120]	@ (80066a4 <TIM_OC3_SetConfig+0x10c>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d013      	beq.n	8006656 <TIM_OC3_SetConfig+0xbe>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a1d      	ldr	r2, [pc, #116]	@ (80066a8 <TIM_OC3_SetConfig+0x110>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d00f      	beq.n	8006656 <TIM_OC3_SetConfig+0xbe>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a1d      	ldr	r2, [pc, #116]	@ (80066b0 <TIM_OC3_SetConfig+0x118>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d00b      	beq.n	8006656 <TIM_OC3_SetConfig+0xbe>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a1c      	ldr	r2, [pc, #112]	@ (80066b4 <TIM_OC3_SetConfig+0x11c>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d007      	beq.n	8006656 <TIM_OC3_SetConfig+0xbe>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a1b      	ldr	r2, [pc, #108]	@ (80066b8 <TIM_OC3_SetConfig+0x120>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d003      	beq.n	8006656 <TIM_OC3_SetConfig+0xbe>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a16      	ldr	r2, [pc, #88]	@ (80066ac <TIM_OC3_SetConfig+0x114>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d113      	bne.n	800667e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800665c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	011b      	lsls	r3, r3, #4
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	011b      	lsls	r3, r3, #4
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	4313      	orrs	r3, r2
 800667c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	621a      	str	r2, [r3, #32]
}
 8006698:	bf00      	nop
 800669a:	371c      	adds	r7, #28
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	40012c00 	.word	0x40012c00
 80066a8:	40013400 	.word	0x40013400
 80066ac:	40015000 	.word	0x40015000
 80066b0:	40014000 	.word	0x40014000
 80066b4:	40014400 	.word	0x40014400
 80066b8:	40014800 	.word	0x40014800

080066bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066bc:	b480      	push	{r7}
 80066be:	b087      	sub	sp, #28
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a1b      	ldr	r3, [r3, #32]
 80066d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	021b      	lsls	r3, r3, #8
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	4313      	orrs	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800670a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	031b      	lsls	r3, r3, #12
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	4313      	orrs	r3, r2
 8006716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a2c      	ldr	r2, [pc, #176]	@ (80067cc <TIM_OC4_SetConfig+0x110>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d007      	beq.n	8006730 <TIM_OC4_SetConfig+0x74>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a2b      	ldr	r2, [pc, #172]	@ (80067d0 <TIM_OC4_SetConfig+0x114>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d003      	beq.n	8006730 <TIM_OC4_SetConfig+0x74>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a2a      	ldr	r2, [pc, #168]	@ (80067d4 <TIM_OC4_SetConfig+0x118>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d10d      	bne.n	800674c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006736:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	031b      	lsls	r3, r3, #12
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	4313      	orrs	r3, r2
 8006742:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800674a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a1f      	ldr	r2, [pc, #124]	@ (80067cc <TIM_OC4_SetConfig+0x110>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d013      	beq.n	800677c <TIM_OC4_SetConfig+0xc0>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a1e      	ldr	r2, [pc, #120]	@ (80067d0 <TIM_OC4_SetConfig+0x114>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d00f      	beq.n	800677c <TIM_OC4_SetConfig+0xc0>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	4a1e      	ldr	r2, [pc, #120]	@ (80067d8 <TIM_OC4_SetConfig+0x11c>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d00b      	beq.n	800677c <TIM_OC4_SetConfig+0xc0>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a1d      	ldr	r2, [pc, #116]	@ (80067dc <TIM_OC4_SetConfig+0x120>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d007      	beq.n	800677c <TIM_OC4_SetConfig+0xc0>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a1c      	ldr	r2, [pc, #112]	@ (80067e0 <TIM_OC4_SetConfig+0x124>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d003      	beq.n	800677c <TIM_OC4_SetConfig+0xc0>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a17      	ldr	r2, [pc, #92]	@ (80067d4 <TIM_OC4_SetConfig+0x118>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d113      	bne.n	80067a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006782:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800678a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	019b      	lsls	r3, r3, #6
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	4313      	orrs	r3, r2
 8006796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	699b      	ldr	r3, [r3, #24]
 800679c:	019b      	lsls	r3, r3, #6
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40012c00 	.word	0x40012c00
 80067d0:	40013400 	.word	0x40013400
 80067d4:	40015000 	.word	0x40015000
 80067d8:	40014000 	.word	0x40014000
 80067dc:	40014400 	.word	0x40014400
 80067e0:	40014800 	.word	0x40014800

080067e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b087      	sub	sp, #28
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a1b      	ldr	r3, [r3, #32]
 80067f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800680a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006828:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	041b      	lsls	r3, r3, #16
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	4313      	orrs	r3, r2
 8006834:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a19      	ldr	r2, [pc, #100]	@ (80068a0 <TIM_OC5_SetConfig+0xbc>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d013      	beq.n	8006866 <TIM_OC5_SetConfig+0x82>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a18      	ldr	r2, [pc, #96]	@ (80068a4 <TIM_OC5_SetConfig+0xc0>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d00f      	beq.n	8006866 <TIM_OC5_SetConfig+0x82>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a17      	ldr	r2, [pc, #92]	@ (80068a8 <TIM_OC5_SetConfig+0xc4>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d00b      	beq.n	8006866 <TIM_OC5_SetConfig+0x82>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a16      	ldr	r2, [pc, #88]	@ (80068ac <TIM_OC5_SetConfig+0xc8>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d007      	beq.n	8006866 <TIM_OC5_SetConfig+0x82>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a15      	ldr	r2, [pc, #84]	@ (80068b0 <TIM_OC5_SetConfig+0xcc>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d003      	beq.n	8006866 <TIM_OC5_SetConfig+0x82>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a14      	ldr	r2, [pc, #80]	@ (80068b4 <TIM_OC5_SetConfig+0xd0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d109      	bne.n	800687a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800686c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	021b      	lsls	r3, r3, #8
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	685a      	ldr	r2, [r3, #4]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	621a      	str	r2, [r3, #32]
}
 8006894:	bf00      	nop
 8006896:	371c      	adds	r7, #28
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr
 80068a0:	40012c00 	.word	0x40012c00
 80068a4:	40013400 	.word	0x40013400
 80068a8:	40014000 	.word	0x40014000
 80068ac:	40014400 	.word	0x40014400
 80068b0:	40014800 	.word	0x40014800
 80068b4:	40015000 	.word	0x40015000

080068b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a1b      	ldr	r3, [r3, #32]
 80068cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	021b      	lsls	r3, r3, #8
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	051b      	lsls	r3, r3, #20
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	4313      	orrs	r3, r2
 800690a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a1a      	ldr	r2, [pc, #104]	@ (8006978 <TIM_OC6_SetConfig+0xc0>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d013      	beq.n	800693c <TIM_OC6_SetConfig+0x84>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a19      	ldr	r2, [pc, #100]	@ (800697c <TIM_OC6_SetConfig+0xc4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d00f      	beq.n	800693c <TIM_OC6_SetConfig+0x84>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a18      	ldr	r2, [pc, #96]	@ (8006980 <TIM_OC6_SetConfig+0xc8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d00b      	beq.n	800693c <TIM_OC6_SetConfig+0x84>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a17      	ldr	r2, [pc, #92]	@ (8006984 <TIM_OC6_SetConfig+0xcc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d007      	beq.n	800693c <TIM_OC6_SetConfig+0x84>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a16      	ldr	r2, [pc, #88]	@ (8006988 <TIM_OC6_SetConfig+0xd0>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d003      	beq.n	800693c <TIM_OC6_SetConfig+0x84>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a15      	ldr	r2, [pc, #84]	@ (800698c <TIM_OC6_SetConfig+0xd4>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d109      	bne.n	8006950 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006942:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	695b      	ldr	r3, [r3, #20]
 8006948:	029b      	lsls	r3, r3, #10
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	621a      	str	r2, [r3, #32]
}
 800696a:	bf00      	nop
 800696c:	371c      	adds	r7, #28
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	40012c00 	.word	0x40012c00
 800697c:	40013400 	.word	0x40013400
 8006980:	40014000 	.word	0x40014000
 8006984:	40014400 	.word	0x40014400
 8006988:	40014800 	.word	0x40014800
 800698c:	40015000 	.word	0x40015000

08006990 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	f023 0201 	bic.w	r2, r3, #1
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	011b      	lsls	r3, r3, #4
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f023 030a 	bic.w	r3, r3, #10
 80069cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	693a      	ldr	r2, [r7, #16]
 80069da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b087      	sub	sp, #28
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	60f8      	str	r0, [r7, #12]
 80069f6:	60b9      	str	r1, [r7, #8]
 80069f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6a1b      	ldr	r3, [r3, #32]
 8006a04:	f023 0210 	bic.w	r2, r3, #16
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	031b      	lsls	r3, r3, #12
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a2a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	011b      	lsls	r3, r3, #4
 8006a30:	697a      	ldr	r2, [r7, #20]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	693a      	ldr	r2, [r7, #16]
 8006a3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	621a      	str	r2, [r3, #32]
}
 8006a42:	bf00      	nop
 8006a44:	371c      	adds	r7, #28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b085      	sub	sp, #20
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
 8006a56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f043 0307 	orr.w	r3, r3, #7
 8006a74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	609a      	str	r2, [r3, #8]
}
 8006a7c:	bf00      	nop
 8006a7e:	3714      	adds	r7, #20
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b087      	sub	sp, #28
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
 8006a94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006aa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	021a      	lsls	r2, r3, #8
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	697a      	ldr	r2, [r7, #20]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	609a      	str	r2, [r3, #8]
}
 8006abc:	bf00      	nop
 8006abe:	371c      	adds	r7, #28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b087      	sub	sp, #28
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	f003 031f 	and.w	r3, r3, #31
 8006ada:	2201      	movs	r2, #1
 8006adc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a1a      	ldr	r2, [r3, #32]
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	43db      	mvns	r3, r3
 8006aea:	401a      	ands	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a1a      	ldr	r2, [r3, #32]
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f003 031f 	and.w	r3, r3, #31
 8006afa:	6879      	ldr	r1, [r7, #4]
 8006afc:	fa01 f303 	lsl.w	r3, r1, r3
 8006b00:	431a      	orrs	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	621a      	str	r2, [r3, #32]
}
 8006b06:	bf00      	nop
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
	...

08006b14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e074      	b.n	8006c16 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2202      	movs	r2, #2
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a34      	ldr	r2, [pc, #208]	@ (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d009      	beq.n	8006b6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a33      	ldr	r2, [pc, #204]	@ (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d004      	beq.n	8006b6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a31      	ldr	r2, [pc, #196]	@ (8006c2c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d108      	bne.n	8006b7c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b70:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	68fa      	ldr	r2, [r7, #12]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a21      	ldr	r2, [pc, #132]	@ (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d022      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bac:	d01d      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8006c30 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d018      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8006c34 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d013      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c38 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d00e      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a15      	ldr	r2, [pc, #84]	@ (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d009      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a18      	ldr	r2, [pc, #96]	@ (8006c3c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d004      	beq.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a11      	ldr	r2, [pc, #68]	@ (8006c2c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d10c      	bne.n	8006c04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3714      	adds	r7, #20
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	40012c00 	.word	0x40012c00
 8006c28:	40013400 	.word	0x40013400
 8006c2c:	40015000 	.word	0x40015000
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40014000 	.word	0x40014000

08006c40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d101      	bne.n	8006c5c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c58:	2302      	movs	r3, #2
 8006c5a:	e078      	b.n	8006d4e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	695b      	ldr	r3, [r3, #20]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	699b      	ldr	r3, [r3, #24]
 8006cd0:	041b      	lsls	r3, r3, #16
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a1c      	ldr	r2, [pc, #112]	@ (8006d5c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d009      	beq.n	8006d02 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8006d60 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d004      	beq.n	8006d02 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a19      	ldr	r2, [pc, #100]	@ (8006d64 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d11c      	bne.n	8006d3c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0c:	051b      	lsls	r3, r3, #20
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	6a1b      	ldr	r3, [r3, #32]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3714      	adds	r7, #20
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	40012c00 	.word	0x40012c00
 8006d60:	40013400 	.word	0x40013400
 8006d64:	40015000 	.word	0x40015000

08006d68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e042      	b.n	8006e8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d106      	bne.n	8006e1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7fc fa47 	bl	80032ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2224      	movs	r2, #36	@ 0x24
 8006e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0201 	bic.w	r2, r2, #1
 8006e34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f001 f806 	bl	8007e50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 fd07 	bl	8007858 <UART_SetConfig>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e01b      	b.n	8006e8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	685a      	ldr	r2, [r3, #4]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689a      	ldr	r2, [r3, #8]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f042 0201 	orr.w	r2, r2, #1
 8006e82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f001 f885 	bl	8007f94 <UART_CheckIdleState>
 8006e8a:	4603      	mov	r3, r0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b08a      	sub	sp, #40	@ 0x28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ea8:	2b20      	cmp	r3, #32
 8006eaa:	d167      	bne.n	8006f7c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d002      	beq.n	8006eb8 <HAL_UART_Transmit_DMA+0x24>
 8006eb2:	88fb      	ldrh	r3, [r7, #6]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e060      	b.n	8006f7e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	88fa      	ldrh	r2, [r7, #6]
 8006ec6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	88fa      	ldrh	r2, [r7, #6]
 8006ece:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2221      	movs	r2, #33	@ 0x21
 8006ede:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d028      	beq.n	8006f3c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006eee:	4a26      	ldr	r2, [pc, #152]	@ (8006f88 <HAL_UART_Transmit_DMA+0xf4>)
 8006ef0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ef6:	4a25      	ldr	r2, [pc, #148]	@ (8006f8c <HAL_UART_Transmit_DMA+0xf8>)
 8006ef8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006efe:	4a24      	ldr	r2, [pc, #144]	@ (8006f90 <HAL_UART_Transmit_DMA+0xfc>)
 8006f00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f06:	2200      	movs	r2, #0
 8006f08:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f12:	4619      	mov	r1, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	3328      	adds	r3, #40	@ 0x28
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	88fb      	ldrh	r3, [r7, #6]
 8006f1e:	f7fc fde1 	bl	8003ae4 <HAL_DMA_Start_IT>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d009      	beq.n	8006f3c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2210      	movs	r2, #16
 8006f2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e020      	b.n	8006f7e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2240      	movs	r2, #64	@ 0x40
 8006f42:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	3308      	adds	r3, #8
 8006f4a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	613b      	str	r3, [r7, #16]
   return(result);
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3308      	adds	r3, #8
 8006f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f64:	623a      	str	r2, [r7, #32]
 8006f66:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	69f9      	ldr	r1, [r7, #28]
 8006f6a:	6a3a      	ldr	r2, [r7, #32]
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e5      	bne.n	8006f44 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	e000      	b.n	8006f7e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006f7c:	2302      	movs	r3, #2
  }
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3728      	adds	r7, #40	@ 0x28
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop
 8006f88:	0800845f 	.word	0x0800845f
 8006f8c:	080084f9 	.word	0x080084f9
 8006f90:	0800867f 	.word	0x0800867f

08006f94 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b08a      	sub	sp, #40	@ 0x28
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fa8:	2b20      	cmp	r3, #32
 8006faa:	d137      	bne.n	800701c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d002      	beq.n	8006fb8 <HAL_UART_Receive_DMA+0x24>
 8006fb2:	88fb      	ldrh	r3, [r7, #6]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e030      	b.n	800701e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a18      	ldr	r2, [pc, #96]	@ (8007028 <HAL_UART_Receive_DMA+0x94>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d01f      	beq.n	800700c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d018      	beq.n	800700c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	e853 3f00 	ldrex	r3, [r3]
 8006fe6:	613b      	str	r3, [r7, #16]
   return(result);
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006fee:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff8:	623b      	str	r3, [r7, #32]
 8006ffa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffc:	69f9      	ldr	r1, [r7, #28]
 8006ffe:	6a3a      	ldr	r2, [r7, #32]
 8007000:	e841 2300 	strex	r3, r2, [r1]
 8007004:	61bb      	str	r3, [r7, #24]
   return(result);
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d1e6      	bne.n	8006fda <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800700c:	88fb      	ldrh	r3, [r7, #6]
 800700e:	461a      	mov	r2, r3
 8007010:	68b9      	ldr	r1, [r7, #8]
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f001 f8d6 	bl	80081c4 <UART_Start_Receive_DMA>
 8007018:	4603      	mov	r3, r0
 800701a:	e000      	b.n	800701e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800701c:	2302      	movs	r3, #2
  }
}
 800701e:	4618      	mov	r0, r3
 8007020:	3728      	adds	r7, #40	@ 0x28
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	40008000 	.word	0x40008000

0800702c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b090      	sub	sp, #64	@ 0x40
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800703a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007042:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800704e:	2b80      	cmp	r3, #128	@ 0x80
 8007050:	d139      	bne.n	80070c6 <HAL_UART_DMAStop+0x9a>
 8007052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007054:	2b21      	cmp	r3, #33	@ 0x21
 8007056:	d136      	bne.n	80070c6 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	3308      	adds	r3, #8
 800705e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	e853 3f00 	ldrex	r3, [r3]
 8007066:	61fb      	str	r3, [r7, #28]
   return(result);
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800706e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	3308      	adds	r3, #8
 8007076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007078:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800707a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800707e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007080:	e841 2300 	strex	r3, r2, [r1]
 8007084:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1e5      	bne.n	8007058 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007090:	2b00      	cmp	r3, #0
 8007092:	d015      	beq.n	80070c0 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007098:	4618      	mov	r0, r3
 800709a:	f7fc fd9e 	bl	8003bda <HAL_DMA_Abort>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00d      	beq.n	80070c0 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070a8:	4618      	mov	r0, r3
 80070aa:	f7fc ff05 	bl	8003eb8 <HAL_DMA_GetError>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b20      	cmp	r3, #32
 80070b2:	d105      	bne.n	80070c0 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2210      	movs	r2, #16
 80070b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	e047      	b.n	8007150 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f001 f925 	bl	8008310 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070d0:	2b40      	cmp	r3, #64	@ 0x40
 80070d2:	d13c      	bne.n	800714e <HAL_UART_DMAStop+0x122>
 80070d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d6:	2b22      	cmp	r3, #34	@ 0x22
 80070d8:	d139      	bne.n	800714e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	3308      	adds	r3, #8
 80070e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	3308      	adds	r3, #8
 80070f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070fa:	61ba      	str	r2, [r7, #24]
 80070fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fe:	6979      	ldr	r1, [r7, #20]
 8007100:	69ba      	ldr	r2, [r7, #24]
 8007102:	e841 2300 	strex	r3, r2, [r1]
 8007106:	613b      	str	r3, [r7, #16]
   return(result);
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1e5      	bne.n	80070da <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007114:	2b00      	cmp	r3, #0
 8007116:	d017      	beq.n	8007148 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800711e:	4618      	mov	r0, r3
 8007120:	f7fc fd5b 	bl	8003bda <HAL_DMA_Abort>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00e      	beq.n	8007148 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007130:	4618      	mov	r0, r3
 8007132:	f7fc fec1 	bl	8003eb8 <HAL_DMA_GetError>
 8007136:	4603      	mov	r3, r0
 8007138:	2b20      	cmp	r3, #32
 800713a:	d105      	bne.n	8007148 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2210      	movs	r2, #16
 8007140:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e003      	b.n	8007150 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f001 f922 	bl	8008392 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3740      	adds	r7, #64	@ 0x40
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b0ba      	sub	sp, #232	@ 0xe8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800717e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007182:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007186:	4013      	ands	r3, r2
 8007188:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800718c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007190:	2b00      	cmp	r3, #0
 8007192:	d11b      	bne.n	80071cc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007198:	f003 0320 	and.w	r3, r3, #32
 800719c:	2b00      	cmp	r3, #0
 800719e:	d015      	beq.n	80071cc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80071a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071a4:	f003 0320 	and.w	r3, r3, #32
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d105      	bne.n	80071b8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80071ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d009      	beq.n	80071cc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 8300 	beq.w	80077c2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	4798      	blx	r3
      }
      return;
 80071ca:	e2fa      	b.n	80077c2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80071cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 8123 	beq.w	800741c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80071d6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80071da:	4b8d      	ldr	r3, [pc, #564]	@ (8007410 <HAL_UART_IRQHandler+0x2b8>)
 80071dc:	4013      	ands	r3, r2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d106      	bne.n	80071f0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80071e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80071e6:	4b8b      	ldr	r3, [pc, #556]	@ (8007414 <HAL_UART_IRQHandler+0x2bc>)
 80071e8:	4013      	ands	r3, r2
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f000 8116 	beq.w	800741c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f4:	f003 0301 	and.w	r3, r3, #1
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d011      	beq.n	8007220 <HAL_UART_IRQHandler+0xc8>
 80071fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00b      	beq.n	8007220 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2201      	movs	r2, #1
 800720e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007216:	f043 0201 	orr.w	r2, r3, #1
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	d011      	beq.n	8007250 <HAL_UART_IRQHandler+0xf8>
 800722c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007230:	f003 0301 	and.w	r3, r3, #1
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00b      	beq.n	8007250 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2202      	movs	r2, #2
 800723e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007246:	f043 0204 	orr.w	r2, r3, #4
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007254:	f003 0304 	and.w	r3, r3, #4
 8007258:	2b00      	cmp	r3, #0
 800725a:	d011      	beq.n	8007280 <HAL_UART_IRQHandler+0x128>
 800725c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00b      	beq.n	8007280 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2204      	movs	r2, #4
 800726e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007276:	f043 0202 	orr.w	r2, r3, #2
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007284:	f003 0308 	and.w	r3, r3, #8
 8007288:	2b00      	cmp	r3, #0
 800728a:	d017      	beq.n	80072bc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800728c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007290:	f003 0320 	and.w	r3, r3, #32
 8007294:	2b00      	cmp	r3, #0
 8007296:	d105      	bne.n	80072a4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007298:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800729c:	4b5c      	ldr	r3, [pc, #368]	@ (8007410 <HAL_UART_IRQHandler+0x2b8>)
 800729e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00b      	beq.n	80072bc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2208      	movs	r2, #8
 80072aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b2:	f043 0208 	orr.w	r2, r3, #8
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d012      	beq.n	80072ee <HAL_UART_IRQHandler+0x196>
 80072c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00c      	beq.n	80072ee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072e4:	f043 0220 	orr.w	r2, r3, #32
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 8266 	beq.w	80077c6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80072fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072fe:	f003 0320 	and.w	r3, r3, #32
 8007302:	2b00      	cmp	r3, #0
 8007304:	d013      	beq.n	800732e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800730a:	f003 0320 	and.w	r3, r3, #32
 800730e:	2b00      	cmp	r3, #0
 8007310:	d105      	bne.n	800731e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d007      	beq.n	800732e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007322:	2b00      	cmp	r3, #0
 8007324:	d003      	beq.n	800732e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007334:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007342:	2b40      	cmp	r3, #64	@ 0x40
 8007344:	d005      	beq.n	8007352 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007346:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800734a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800734e:	2b00      	cmp	r3, #0
 8007350:	d054      	beq.n	80073fc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f001 f81d 	bl	8008392 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007362:	2b40      	cmp	r3, #64	@ 0x40
 8007364:	d146      	bne.n	80073f4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3308      	adds	r3, #8
 800736c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007370:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800737c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007380:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007384:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3308      	adds	r3, #8
 800738e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007392:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007396:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800739e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1d9      	bne.n	8007366 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d017      	beq.n	80073ec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073c2:	4a15      	ldr	r2, [pc, #84]	@ (8007418 <HAL_UART_IRQHandler+0x2c0>)
 80073c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7fc fc5d 	bl	8003c8c <HAL_DMA_Abort_IT>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d019      	beq.n	800740c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80073e6:	4610      	mov	r0, r2
 80073e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ea:	e00f      	b.n	800740c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 fa1d 	bl	800782c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f2:	e00b      	b.n	800740c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 fa19 	bl	800782c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073fa:	e007      	b.n	800740c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 fa15 	bl	800782c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800740a:	e1dc      	b.n	80077c6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740c:	bf00      	nop
    return;
 800740e:	e1da      	b.n	80077c6 <HAL_UART_IRQHandler+0x66e>
 8007410:	10000001 	.word	0x10000001
 8007414:	04000120 	.word	0x04000120
 8007418:	080086ff 	.word	0x080086ff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007420:	2b01      	cmp	r3, #1
 8007422:	f040 8170 	bne.w	8007706 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800742a:	f003 0310 	and.w	r3, r3, #16
 800742e:	2b00      	cmp	r3, #0
 8007430:	f000 8169 	beq.w	8007706 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007438:	f003 0310 	and.w	r3, r3, #16
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 8162 	beq.w	8007706 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2210      	movs	r2, #16
 8007448:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007454:	2b40      	cmp	r3, #64	@ 0x40
 8007456:	f040 80d8 	bne.w	800760a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007468:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 80af 	beq.w	80075d0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007478:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800747c:	429a      	cmp	r2, r3
 800747e:	f080 80a7 	bcs.w	80075d0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007488:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0320 	and.w	r3, r3, #32
 800749a:	2b00      	cmp	r3, #0
 800749c:	f040 8087 	bne.w	80075ae <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074ac:	e853 3f00 	ldrex	r3, [r3]
 80074b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80074b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	461a      	mov	r2, r3
 80074c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80074d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074da:	e841 2300 	strex	r3, r2, [r1]
 80074de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80074e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1da      	bne.n	80074a0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3308      	adds	r3, #8
 80074f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074fc:	f023 0301 	bic.w	r3, r3, #1
 8007500:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3308      	adds	r3, #8
 800750a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800750e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007512:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007514:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007516:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800751a:	e841 2300 	strex	r3, r2, [r1]
 800751e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007520:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1e1      	bne.n	80074ea <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3308      	adds	r3, #8
 800752c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007530:	e853 3f00 	ldrex	r3, [r3]
 8007534:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007536:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800753c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3308      	adds	r3, #8
 8007546:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800754a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800754c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007550:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007552:	e841 2300 	strex	r3, r2, [r1]
 8007556:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007558:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1e3      	bne.n	8007526 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2220      	movs	r2, #32
 8007562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007572:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007574:	e853 3f00 	ldrex	r3, [r3]
 8007578:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800757a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800757c:	f023 0310 	bic.w	r3, r3, #16
 8007580:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	461a      	mov	r2, r3
 800758a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800758e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007590:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007592:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007594:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007596:	e841 2300 	strex	r3, r2, [r1]
 800759a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800759c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1e4      	bne.n	800756c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a8:	4618      	mov	r0, r3
 80075aa:	f7fc fb16 	bl	8003bda <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2202      	movs	r2, #2
 80075b2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	1ad3      	subs	r3, r2, r3
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	4619      	mov	r1, r3
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f939 	bl	8007840 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80075ce:	e0fc      	b.n	80077ca <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80075d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075da:	429a      	cmp	r2, r3
 80075dc:	f040 80f5 	bne.w	80077ca <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0320 	and.w	r3, r3, #32
 80075ee:	2b20      	cmp	r3, #32
 80075f0:	f040 80eb 	bne.w	80077ca <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007600:	4619      	mov	r1, r3
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f91c 	bl	8007840 <HAL_UARTEx_RxEventCallback>
      return;
 8007608:	e0df      	b.n	80077ca <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007616:	b29b      	uxth	r3, r3
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80d1 	beq.w	80077ce <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800762c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 80cc 	beq.w	80077ce <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007646:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800764a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	461a      	mov	r2, r3
 8007654:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007658:	647b      	str	r3, [r7, #68]	@ 0x44
 800765a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800765e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e4      	bne.n	8007636 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3308      	adds	r3, #8
 8007672:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007676:	e853 3f00 	ldrex	r3, [r3]
 800767a:	623b      	str	r3, [r7, #32]
   return(result);
 800767c:	6a3b      	ldr	r3, [r7, #32]
 800767e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007682:	f023 0301 	bic.w	r3, r3, #1
 8007686:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	3308      	adds	r3, #8
 8007690:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007694:	633a      	str	r2, [r7, #48]	@ 0x30
 8007696:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007698:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800769a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800769c:	e841 2300 	strex	r3, r2, [r1]
 80076a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1e1      	bne.n	800766c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2220      	movs	r2, #32
 80076ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	e853 3f00 	ldrex	r3, [r3]
 80076c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f023 0310 	bic.w	r3, r3, #16
 80076d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	461a      	mov	r2, r3
 80076da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80076de:	61fb      	str	r3, [r7, #28]
 80076e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	69b9      	ldr	r1, [r7, #24]
 80076e4:	69fa      	ldr	r2, [r7, #28]
 80076e6:	e841 2300 	strex	r3, r2, [r1]
 80076ea:	617b      	str	r3, [r7, #20]
   return(result);
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1e4      	bne.n	80076bc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2202      	movs	r2, #2
 80076f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076fc:	4619      	mov	r1, r3
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f89e 	bl	8007840 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007704:	e063      	b.n	80077ce <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800770a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00e      	beq.n	8007730 <HAL_UART_IRQHandler+0x5d8>
 8007712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007716:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d008      	beq.n	8007730 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007726:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f001 f88e 	bl	800884a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800772e:	e051      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007738:	2b00      	cmp	r3, #0
 800773a:	d014      	beq.n	8007766 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800773c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007740:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007744:	2b00      	cmp	r3, #0
 8007746:	d105      	bne.n	8007754 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007748:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800774c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007750:	2b00      	cmp	r3, #0
 8007752:	d008      	beq.n	8007766 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007758:	2b00      	cmp	r3, #0
 800775a:	d03a      	beq.n	80077d2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	4798      	blx	r3
    }
    return;
 8007764:	e035      	b.n	80077d2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800776a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776e:	2b00      	cmp	r3, #0
 8007770:	d009      	beq.n	8007786 <HAL_UART_IRQHandler+0x62e>
 8007772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	d003      	beq.n	8007786 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 ffcf 	bl	8008722 <UART_EndTransmit_IT>
    return;
 8007784:	e026      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800778a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d009      	beq.n	80077a6 <HAL_UART_IRQHandler+0x64e>
 8007792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007796:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f001 f867 	bl	8008872 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077a4:	e016      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80077a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d010      	beq.n	80077d4 <HAL_UART_IRQHandler+0x67c>
 80077b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	da0c      	bge.n	80077d4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f001 f84f 	bl	800885e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077c0:	e008      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80077c2:	bf00      	nop
 80077c4:	e006      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
    return;
 80077c6:	bf00      	nop
 80077c8:	e004      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80077ca:	bf00      	nop
 80077cc:	e002      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80077ce:	bf00      	nop
 80077d0:	e000      	b.n	80077d4 <HAL_UART_IRQHandler+0x67c>
    return;
 80077d2:	bf00      	nop
  }
}
 80077d4:	37e8      	adds	r7, #232	@ 0xe8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop

080077dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007840:	b480      	push	{r7}
 8007842:	b083      	sub	sp, #12
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	460b      	mov	r3, r1
 800784a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800785c:	b08c      	sub	sp, #48	@ 0x30
 800785e:	af00      	add	r7, sp, #0
 8007860:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007862:	2300      	movs	r3, #0
 8007864:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	689a      	ldr	r2, [r3, #8]
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	431a      	orrs	r2, r3
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	695b      	ldr	r3, [r3, #20]
 8007876:	431a      	orrs	r2, r3
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	69db      	ldr	r3, [r3, #28]
 800787c:	4313      	orrs	r3, r2
 800787e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	4baa      	ldr	r3, [pc, #680]	@ (8007b30 <UART_SetConfig+0x2d8>)
 8007888:	4013      	ands	r3, r2
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	6812      	ldr	r2, [r2, #0]
 800788e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007890:	430b      	orrs	r3, r1
 8007892:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	68da      	ldr	r2, [r3, #12]
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a9f      	ldr	r2, [pc, #636]	@ (8007b34 <UART_SetConfig+0x2dc>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d004      	beq.n	80078c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	6a1b      	ldr	r3, [r3, #32]
 80078be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078c0:	4313      	orrs	r3, r2
 80078c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80078ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	6812      	ldr	r2, [r2, #0]
 80078d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078d8:	430b      	orrs	r3, r1
 80078da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e2:	f023 010f 	bic.w	r1, r3, #15
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	430a      	orrs	r2, r1
 80078f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a90      	ldr	r2, [pc, #576]	@ (8007b38 <UART_SetConfig+0x2e0>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d125      	bne.n	8007948 <UART_SetConfig+0xf0>
 80078fc:	4b8f      	ldr	r3, [pc, #572]	@ (8007b3c <UART_SetConfig+0x2e4>)
 80078fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007902:	f003 0303 	and.w	r3, r3, #3
 8007906:	2b03      	cmp	r3, #3
 8007908:	d81a      	bhi.n	8007940 <UART_SetConfig+0xe8>
 800790a:	a201      	add	r2, pc, #4	@ (adr r2, 8007910 <UART_SetConfig+0xb8>)
 800790c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007910:	08007921 	.word	0x08007921
 8007914:	08007931 	.word	0x08007931
 8007918:	08007929 	.word	0x08007929
 800791c:	08007939 	.word	0x08007939
 8007920:	2301      	movs	r3, #1
 8007922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007926:	e116      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007928:	2302      	movs	r3, #2
 800792a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800792e:	e112      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007930:	2304      	movs	r3, #4
 8007932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007936:	e10e      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007938:	2308      	movs	r3, #8
 800793a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800793e:	e10a      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007940:	2310      	movs	r3, #16
 8007942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007946:	e106      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a7c      	ldr	r2, [pc, #496]	@ (8007b40 <UART_SetConfig+0x2e8>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d138      	bne.n	80079c4 <UART_SetConfig+0x16c>
 8007952:	4b7a      	ldr	r3, [pc, #488]	@ (8007b3c <UART_SetConfig+0x2e4>)
 8007954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007958:	f003 030c 	and.w	r3, r3, #12
 800795c:	2b0c      	cmp	r3, #12
 800795e:	d82d      	bhi.n	80079bc <UART_SetConfig+0x164>
 8007960:	a201      	add	r2, pc, #4	@ (adr r2, 8007968 <UART_SetConfig+0x110>)
 8007962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007966:	bf00      	nop
 8007968:	0800799d 	.word	0x0800799d
 800796c:	080079bd 	.word	0x080079bd
 8007970:	080079bd 	.word	0x080079bd
 8007974:	080079bd 	.word	0x080079bd
 8007978:	080079ad 	.word	0x080079ad
 800797c:	080079bd 	.word	0x080079bd
 8007980:	080079bd 	.word	0x080079bd
 8007984:	080079bd 	.word	0x080079bd
 8007988:	080079a5 	.word	0x080079a5
 800798c:	080079bd 	.word	0x080079bd
 8007990:	080079bd 	.word	0x080079bd
 8007994:	080079bd 	.word	0x080079bd
 8007998:	080079b5 	.word	0x080079b5
 800799c:	2300      	movs	r3, #0
 800799e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079a2:	e0d8      	b.n	8007b56 <UART_SetConfig+0x2fe>
 80079a4:	2302      	movs	r3, #2
 80079a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079aa:	e0d4      	b.n	8007b56 <UART_SetConfig+0x2fe>
 80079ac:	2304      	movs	r3, #4
 80079ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079b2:	e0d0      	b.n	8007b56 <UART_SetConfig+0x2fe>
 80079b4:	2308      	movs	r3, #8
 80079b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ba:	e0cc      	b.n	8007b56 <UART_SetConfig+0x2fe>
 80079bc:	2310      	movs	r3, #16
 80079be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079c2:	e0c8      	b.n	8007b56 <UART_SetConfig+0x2fe>
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a5e      	ldr	r2, [pc, #376]	@ (8007b44 <UART_SetConfig+0x2ec>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d125      	bne.n	8007a1a <UART_SetConfig+0x1c2>
 80079ce:	4b5b      	ldr	r3, [pc, #364]	@ (8007b3c <UART_SetConfig+0x2e4>)
 80079d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80079d8:	2b30      	cmp	r3, #48	@ 0x30
 80079da:	d016      	beq.n	8007a0a <UART_SetConfig+0x1b2>
 80079dc:	2b30      	cmp	r3, #48	@ 0x30
 80079de:	d818      	bhi.n	8007a12 <UART_SetConfig+0x1ba>
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d00a      	beq.n	80079fa <UART_SetConfig+0x1a2>
 80079e4:	2b20      	cmp	r3, #32
 80079e6:	d814      	bhi.n	8007a12 <UART_SetConfig+0x1ba>
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d002      	beq.n	80079f2 <UART_SetConfig+0x19a>
 80079ec:	2b10      	cmp	r3, #16
 80079ee:	d008      	beq.n	8007a02 <UART_SetConfig+0x1aa>
 80079f0:	e00f      	b.n	8007a12 <UART_SetConfig+0x1ba>
 80079f2:	2300      	movs	r3, #0
 80079f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079f8:	e0ad      	b.n	8007b56 <UART_SetConfig+0x2fe>
 80079fa:	2302      	movs	r3, #2
 80079fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a00:	e0a9      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a02:	2304      	movs	r3, #4
 8007a04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a08:	e0a5      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a0a:	2308      	movs	r3, #8
 8007a0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a10:	e0a1      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a12:	2310      	movs	r3, #16
 8007a14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a18:	e09d      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a4a      	ldr	r2, [pc, #296]	@ (8007b48 <UART_SetConfig+0x2f0>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d125      	bne.n	8007a70 <UART_SetConfig+0x218>
 8007a24:	4b45      	ldr	r3, [pc, #276]	@ (8007b3c <UART_SetConfig+0x2e4>)
 8007a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a30:	d016      	beq.n	8007a60 <UART_SetConfig+0x208>
 8007a32:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a34:	d818      	bhi.n	8007a68 <UART_SetConfig+0x210>
 8007a36:	2b80      	cmp	r3, #128	@ 0x80
 8007a38:	d00a      	beq.n	8007a50 <UART_SetConfig+0x1f8>
 8007a3a:	2b80      	cmp	r3, #128	@ 0x80
 8007a3c:	d814      	bhi.n	8007a68 <UART_SetConfig+0x210>
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <UART_SetConfig+0x1f0>
 8007a42:	2b40      	cmp	r3, #64	@ 0x40
 8007a44:	d008      	beq.n	8007a58 <UART_SetConfig+0x200>
 8007a46:	e00f      	b.n	8007a68 <UART_SetConfig+0x210>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a4e:	e082      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a50:	2302      	movs	r3, #2
 8007a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a56:	e07e      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a58:	2304      	movs	r3, #4
 8007a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5e:	e07a      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a60:	2308      	movs	r3, #8
 8007a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a66:	e076      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a68:	2310      	movs	r3, #16
 8007a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a6e:	e072      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a35      	ldr	r2, [pc, #212]	@ (8007b4c <UART_SetConfig+0x2f4>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d12a      	bne.n	8007ad0 <UART_SetConfig+0x278>
 8007a7a:	4b30      	ldr	r3, [pc, #192]	@ (8007b3c <UART_SetConfig+0x2e4>)
 8007a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a88:	d01a      	beq.n	8007ac0 <UART_SetConfig+0x268>
 8007a8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a8e:	d81b      	bhi.n	8007ac8 <UART_SetConfig+0x270>
 8007a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a94:	d00c      	beq.n	8007ab0 <UART_SetConfig+0x258>
 8007a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a9a:	d815      	bhi.n	8007ac8 <UART_SetConfig+0x270>
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d003      	beq.n	8007aa8 <UART_SetConfig+0x250>
 8007aa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aa4:	d008      	beq.n	8007ab8 <UART_SetConfig+0x260>
 8007aa6:	e00f      	b.n	8007ac8 <UART_SetConfig+0x270>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aae:	e052      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ab6:	e04e      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007ab8:	2304      	movs	r3, #4
 8007aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007abe:	e04a      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007ac0:	2308      	movs	r3, #8
 8007ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ac6:	e046      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007ac8:	2310      	movs	r3, #16
 8007aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ace:	e042      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a17      	ldr	r2, [pc, #92]	@ (8007b34 <UART_SetConfig+0x2dc>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d13a      	bne.n	8007b50 <UART_SetConfig+0x2f8>
 8007ada:	4b18      	ldr	r3, [pc, #96]	@ (8007b3c <UART_SetConfig+0x2e4>)
 8007adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ae4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ae8:	d01a      	beq.n	8007b20 <UART_SetConfig+0x2c8>
 8007aea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007aee:	d81b      	bhi.n	8007b28 <UART_SetConfig+0x2d0>
 8007af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007af4:	d00c      	beq.n	8007b10 <UART_SetConfig+0x2b8>
 8007af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007afa:	d815      	bhi.n	8007b28 <UART_SetConfig+0x2d0>
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d003      	beq.n	8007b08 <UART_SetConfig+0x2b0>
 8007b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b04:	d008      	beq.n	8007b18 <UART_SetConfig+0x2c0>
 8007b06:	e00f      	b.n	8007b28 <UART_SetConfig+0x2d0>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b0e:	e022      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007b10:	2302      	movs	r3, #2
 8007b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b16:	e01e      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007b18:	2304      	movs	r3, #4
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b1e:	e01a      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007b20:	2308      	movs	r3, #8
 8007b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b26:	e016      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007b28:	2310      	movs	r3, #16
 8007b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b2e:	e012      	b.n	8007b56 <UART_SetConfig+0x2fe>
 8007b30:	cfff69f3 	.word	0xcfff69f3
 8007b34:	40008000 	.word	0x40008000
 8007b38:	40013800 	.word	0x40013800
 8007b3c:	40021000 	.word	0x40021000
 8007b40:	40004400 	.word	0x40004400
 8007b44:	40004800 	.word	0x40004800
 8007b48:	40004c00 	.word	0x40004c00
 8007b4c:	40005000 	.word	0x40005000
 8007b50:	2310      	movs	r3, #16
 8007b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4aae      	ldr	r2, [pc, #696]	@ (8007e14 <UART_SetConfig+0x5bc>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	f040 8097 	bne.w	8007c90 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b62:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b66:	2b08      	cmp	r3, #8
 8007b68:	d823      	bhi.n	8007bb2 <UART_SetConfig+0x35a>
 8007b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b70 <UART_SetConfig+0x318>)
 8007b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b70:	08007b95 	.word	0x08007b95
 8007b74:	08007bb3 	.word	0x08007bb3
 8007b78:	08007b9d 	.word	0x08007b9d
 8007b7c:	08007bb3 	.word	0x08007bb3
 8007b80:	08007ba3 	.word	0x08007ba3
 8007b84:	08007bb3 	.word	0x08007bb3
 8007b88:	08007bb3 	.word	0x08007bb3
 8007b8c:	08007bb3 	.word	0x08007bb3
 8007b90:	08007bab 	.word	0x08007bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b94:	f7fd f9e0 	bl	8004f58 <HAL_RCC_GetPCLK1Freq>
 8007b98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b9a:	e010      	b.n	8007bbe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b9c:	4b9e      	ldr	r3, [pc, #632]	@ (8007e18 <UART_SetConfig+0x5c0>)
 8007b9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ba0:	e00d      	b.n	8007bbe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ba2:	f7fd f96b 	bl	8004e7c <HAL_RCC_GetSysClockFreq>
 8007ba6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ba8:	e009      	b.n	8007bbe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bb0:	e005      	b.n	8007bbe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007bbc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f000 8130 	beq.w	8007e26 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bca:	4a94      	ldr	r2, [pc, #592]	@ (8007e1c <UART_SetConfig+0x5c4>)
 8007bcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bd0:	461a      	mov	r2, r3
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007bd8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	685a      	ldr	r2, [r3, #4]
 8007bde:	4613      	mov	r3, r2
 8007be0:	005b      	lsls	r3, r3, #1
 8007be2:	4413      	add	r3, r2
 8007be4:	69ba      	ldr	r2, [r7, #24]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d305      	bcc.n	8007bf6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007bf0:	69ba      	ldr	r2, [r7, #24]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d903      	bls.n	8007bfe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007bfc:	e113      	b.n	8007e26 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c00:	2200      	movs	r2, #0
 8007c02:	60bb      	str	r3, [r7, #8]
 8007c04:	60fa      	str	r2, [r7, #12]
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0a:	4a84      	ldr	r2, [pc, #528]	@ (8007e1c <UART_SetConfig+0x5c4>)
 8007c0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	2200      	movs	r2, #0
 8007c14:	603b      	str	r3, [r7, #0]
 8007c16:	607a      	str	r2, [r7, #4]
 8007c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c20:	f7f9 f87c 	bl	8000d1c <__aeabi_uldivmod>
 8007c24:	4602      	mov	r2, r0
 8007c26:	460b      	mov	r3, r1
 8007c28:	4610      	mov	r0, r2
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	f04f 0200 	mov.w	r2, #0
 8007c30:	f04f 0300 	mov.w	r3, #0
 8007c34:	020b      	lsls	r3, r1, #8
 8007c36:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c3a:	0202      	lsls	r2, r0, #8
 8007c3c:	6979      	ldr	r1, [r7, #20]
 8007c3e:	6849      	ldr	r1, [r1, #4]
 8007c40:	0849      	lsrs	r1, r1, #1
 8007c42:	2000      	movs	r0, #0
 8007c44:	460c      	mov	r4, r1
 8007c46:	4605      	mov	r5, r0
 8007c48:	eb12 0804 	adds.w	r8, r2, r4
 8007c4c:	eb43 0905 	adc.w	r9, r3, r5
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	469a      	mov	sl, r3
 8007c58:	4693      	mov	fp, r2
 8007c5a:	4652      	mov	r2, sl
 8007c5c:	465b      	mov	r3, fp
 8007c5e:	4640      	mov	r0, r8
 8007c60:	4649      	mov	r1, r9
 8007c62:	f7f9 f85b 	bl	8000d1c <__aeabi_uldivmod>
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007c6e:	6a3b      	ldr	r3, [r7, #32]
 8007c70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c74:	d308      	bcc.n	8007c88 <UART_SetConfig+0x430>
 8007c76:	6a3b      	ldr	r3, [r7, #32]
 8007c78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c7c:	d204      	bcs.n	8007c88 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	6a3a      	ldr	r2, [r7, #32]
 8007c84:	60da      	str	r2, [r3, #12]
 8007c86:	e0ce      	b.n	8007e26 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c8e:	e0ca      	b.n	8007e26 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c98:	d166      	bne.n	8007d68 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007c9a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007c9e:	2b08      	cmp	r3, #8
 8007ca0:	d827      	bhi.n	8007cf2 <UART_SetConfig+0x49a>
 8007ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca8 <UART_SetConfig+0x450>)
 8007ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca8:	08007ccd 	.word	0x08007ccd
 8007cac:	08007cd5 	.word	0x08007cd5
 8007cb0:	08007cdd 	.word	0x08007cdd
 8007cb4:	08007cf3 	.word	0x08007cf3
 8007cb8:	08007ce3 	.word	0x08007ce3
 8007cbc:	08007cf3 	.word	0x08007cf3
 8007cc0:	08007cf3 	.word	0x08007cf3
 8007cc4:	08007cf3 	.word	0x08007cf3
 8007cc8:	08007ceb 	.word	0x08007ceb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ccc:	f7fd f944 	bl	8004f58 <HAL_RCC_GetPCLK1Freq>
 8007cd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cd2:	e014      	b.n	8007cfe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cd4:	f7fd f956 	bl	8004f84 <HAL_RCC_GetPCLK2Freq>
 8007cd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cda:	e010      	b.n	8007cfe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cdc:	4b4e      	ldr	r3, [pc, #312]	@ (8007e18 <UART_SetConfig+0x5c0>)
 8007cde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ce0:	e00d      	b.n	8007cfe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ce2:	f7fd f8cb 	bl	8004e7c <HAL_RCC_GetSysClockFreq>
 8007ce6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ce8:	e009      	b.n	8007cfe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007cf0:	e005      	b.n	8007cfe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007cfc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 8090 	beq.w	8007e26 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0a:	4a44      	ldr	r2, [pc, #272]	@ (8007e1c <UART_SetConfig+0x5c4>)
 8007d0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d10:	461a      	mov	r2, r3
 8007d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d14:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d18:	005a      	lsls	r2, r3, #1
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	085b      	lsrs	r3, r3, #1
 8007d20:	441a      	add	r2, r3
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	2b0f      	cmp	r3, #15
 8007d30:	d916      	bls.n	8007d60 <UART_SetConfig+0x508>
 8007d32:	6a3b      	ldr	r3, [r7, #32]
 8007d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d38:	d212      	bcs.n	8007d60 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d3a:	6a3b      	ldr	r3, [r7, #32]
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	f023 030f 	bic.w	r3, r3, #15
 8007d42:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	085b      	lsrs	r3, r3, #1
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	f003 0307 	and.w	r3, r3, #7
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	8bfb      	ldrh	r3, [r7, #30]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	8bfa      	ldrh	r2, [r7, #30]
 8007d5c:	60da      	str	r2, [r3, #12]
 8007d5e:	e062      	b.n	8007e26 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007d66:	e05e      	b.n	8007e26 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d68:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d828      	bhi.n	8007dc2 <UART_SetConfig+0x56a>
 8007d70:	a201      	add	r2, pc, #4	@ (adr r2, 8007d78 <UART_SetConfig+0x520>)
 8007d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d76:	bf00      	nop
 8007d78:	08007d9d 	.word	0x08007d9d
 8007d7c:	08007da5 	.word	0x08007da5
 8007d80:	08007dad 	.word	0x08007dad
 8007d84:	08007dc3 	.word	0x08007dc3
 8007d88:	08007db3 	.word	0x08007db3
 8007d8c:	08007dc3 	.word	0x08007dc3
 8007d90:	08007dc3 	.word	0x08007dc3
 8007d94:	08007dc3 	.word	0x08007dc3
 8007d98:	08007dbb 	.word	0x08007dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d9c:	f7fd f8dc 	bl	8004f58 <HAL_RCC_GetPCLK1Freq>
 8007da0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007da2:	e014      	b.n	8007dce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007da4:	f7fd f8ee 	bl	8004f84 <HAL_RCC_GetPCLK2Freq>
 8007da8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007daa:	e010      	b.n	8007dce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dac:	4b1a      	ldr	r3, [pc, #104]	@ (8007e18 <UART_SetConfig+0x5c0>)
 8007dae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007db0:	e00d      	b.n	8007dce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007db2:	f7fd f863 	bl	8004e7c <HAL_RCC_GetSysClockFreq>
 8007db6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007db8:	e009      	b.n	8007dce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007dc0:	e005      	b.n	8007dce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007dcc:	bf00      	nop
    }

    if (pclk != 0U)
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d028      	beq.n	8007e26 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd8:	4a10      	ldr	r2, [pc, #64]	@ (8007e1c <UART_SetConfig+0x5c4>)
 8007dda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dde:	461a      	mov	r2, r3
 8007de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	441a      	add	r2, r3
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007df8:	6a3b      	ldr	r3, [r7, #32]
 8007dfa:	2b0f      	cmp	r3, #15
 8007dfc:	d910      	bls.n	8007e20 <UART_SetConfig+0x5c8>
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e04:	d20c      	bcs.n	8007e20 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e06:	6a3b      	ldr	r3, [r7, #32]
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	60da      	str	r2, [r3, #12]
 8007e10:	e009      	b.n	8007e26 <UART_SetConfig+0x5ce>
 8007e12:	bf00      	nop
 8007e14:	40008000 	.word	0x40008000
 8007e18:	00f42400 	.word	0x00f42400
 8007e1c:	0801a314 	.word	0x0801a314
      }
      else
      {
        ret = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e42:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3730      	adds	r7, #48	@ 0x30
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007e50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5c:	f003 0308 	and.w	r3, r3, #8
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00a      	beq.n	8007e7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	430a      	orrs	r2, r1
 8007e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7e:	f003 0301 	and.w	r3, r3, #1
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00a      	beq.n	8007e9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	430a      	orrs	r2, r1
 8007e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea0:	f003 0302 	and.w	r3, r3, #2
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00a      	beq.n	8007ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	430a      	orrs	r2, r1
 8007ebc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec2:	f003 0304 	and.w	r3, r3, #4
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00a      	beq.n	8007ee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	430a      	orrs	r2, r1
 8007ede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee4:	f003 0310 	and.w	r3, r3, #16
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d00a      	beq.n	8007f02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	430a      	orrs	r2, r1
 8007f00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f06:	f003 0320 	and.w	r3, r3, #32
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00a      	beq.n	8007f24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	430a      	orrs	r2, r1
 8007f22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d01a      	beq.n	8007f66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	430a      	orrs	r2, r1
 8007f44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f4e:	d10a      	bne.n	8007f66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	430a      	orrs	r2, r1
 8007f64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d00a      	beq.n	8007f88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	430a      	orrs	r2, r1
 8007f86:	605a      	str	r2, [r3, #4]
  }
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b098      	sub	sp, #96	@ 0x60
 8007f98:	af02      	add	r7, sp, #8
 8007f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fa4:	f7fb fc0a 	bl	80037bc <HAL_GetTick>
 8007fa8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f003 0308 	and.w	r3, r3, #8
 8007fb4:	2b08      	cmp	r3, #8
 8007fb6:	d12f      	bne.n	8008018 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fb8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fbc:	9300      	str	r3, [sp, #0]
 8007fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 f88e 	bl	80080e8 <UART_WaitOnFlagUntilTimeout>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d022      	beq.n	8008018 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fda:	e853 3f00 	ldrex	r3, [r3]
 8007fde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fe2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fe6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	461a      	mov	r2, r3
 8007fee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ff0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ff2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ff6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ff8:	e841 2300 	strex	r3, r2, [r1]
 8007ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1e6      	bne.n	8007fd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2220      	movs	r2, #32
 8008008:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e063      	b.n	80080e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0304 	and.w	r3, r3, #4
 8008022:	2b04      	cmp	r3, #4
 8008024:	d149      	bne.n	80080ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008026:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800802e:	2200      	movs	r2, #0
 8008030:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 f857 	bl	80080e8 <UART_WaitOnFlagUntilTimeout>
 800803a:	4603      	mov	r3, r0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d03c      	beq.n	80080ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	623b      	str	r3, [r7, #32]
   return(result);
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800805e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008060:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008062:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008066:	e841 2300 	strex	r3, r2, [r1]
 800806a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800806c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1e6      	bne.n	8008040 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3308      	adds	r3, #8
 8008078:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	e853 3f00 	ldrex	r3, [r3]
 8008080:	60fb      	str	r3, [r7, #12]
   return(result);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f023 0301 	bic.w	r3, r3, #1
 8008088:	64bb      	str	r3, [r7, #72]	@ 0x48
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	3308      	adds	r3, #8
 8008090:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008092:	61fa      	str	r2, [r7, #28]
 8008094:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	69b9      	ldr	r1, [r7, #24]
 8008098:	69fa      	ldr	r2, [r7, #28]
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	617b      	str	r3, [r7, #20]
   return(result);
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e5      	bne.n	8008072 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2220      	movs	r2, #32
 80080aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e012      	b.n	80080e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2220      	movs	r2, #32
 80080be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2220      	movs	r2, #32
 80080c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3758      	adds	r7, #88	@ 0x58
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	603b      	str	r3, [r7, #0]
 80080f4:	4613      	mov	r3, r2
 80080f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080f8:	e04f      	b.n	800819a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008100:	d04b      	beq.n	800819a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008102:	f7fb fb5b 	bl	80037bc <HAL_GetTick>
 8008106:	4602      	mov	r2, r0
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	1ad3      	subs	r3, r2, r3
 800810c:	69ba      	ldr	r2, [r7, #24]
 800810e:	429a      	cmp	r2, r3
 8008110:	d302      	bcc.n	8008118 <UART_WaitOnFlagUntilTimeout+0x30>
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d101      	bne.n	800811c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008118:	2303      	movs	r3, #3
 800811a:	e04e      	b.n	80081ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0304 	and.w	r3, r3, #4
 8008126:	2b00      	cmp	r3, #0
 8008128:	d037      	beq.n	800819a <UART_WaitOnFlagUntilTimeout+0xb2>
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	2b80      	cmp	r3, #128	@ 0x80
 800812e:	d034      	beq.n	800819a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	2b40      	cmp	r3, #64	@ 0x40
 8008134:	d031      	beq.n	800819a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	69db      	ldr	r3, [r3, #28]
 800813c:	f003 0308 	and.w	r3, r3, #8
 8008140:	2b08      	cmp	r3, #8
 8008142:	d110      	bne.n	8008166 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	2208      	movs	r2, #8
 800814a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f000 f920 	bl	8008392 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2208      	movs	r2, #8
 8008156:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e029      	b.n	80081ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	69db      	ldr	r3, [r3, #28]
 800816c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008174:	d111      	bne.n	800819a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800817e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f000 f906 	bl	8008392 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2220      	movs	r2, #32
 800818a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008196:	2303      	movs	r3, #3
 8008198:	e00f      	b.n	80081ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	69da      	ldr	r2, [r3, #28]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	4013      	ands	r3, r2
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	bf0c      	ite	eq
 80081aa:	2301      	moveq	r3, #1
 80081ac:	2300      	movne	r3, #0
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	461a      	mov	r2, r3
 80081b2:	79fb      	ldrb	r3, [r7, #7]
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d0a0      	beq.n	80080fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
	...

080081c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b096      	sub	sp, #88	@ 0x58
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	4613      	mov	r3, r2
 80081d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	88fa      	ldrh	r2, [r7, #6]
 80081dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2222      	movs	r2, #34	@ 0x22
 80081ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d02d      	beq.n	8008256 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008200:	4a40      	ldr	r2, [pc, #256]	@ (8008304 <UART_Start_Receive_DMA+0x140>)
 8008202:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800820a:	4a3f      	ldr	r2, [pc, #252]	@ (8008308 <UART_Start_Receive_DMA+0x144>)
 800820c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008214:	4a3d      	ldr	r2, [pc, #244]	@ (800830c <UART_Start_Receive_DMA+0x148>)
 8008216:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800821e:	2200      	movs	r2, #0
 8008220:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3324      	adds	r3, #36	@ 0x24
 800822e:	4619      	mov	r1, r3
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008234:	461a      	mov	r2, r3
 8008236:	88fb      	ldrh	r3, [r7, #6]
 8008238:	f7fb fc54 	bl	8003ae4 <HAL_DMA_Start_IT>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d009      	beq.n	8008256 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2210      	movs	r2, #16
 8008246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2220      	movs	r2, #32
 800824e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	e051      	b.n	80082fa <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d018      	beq.n	8008290 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008266:	e853 3f00 	ldrex	r3, [r3]
 800826a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800826c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800826e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008272:	657b      	str	r3, [r7, #84]	@ 0x54
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	461a      	mov	r2, r3
 800827a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800827c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800827e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008280:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008282:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008284:	e841 2300 	strex	r3, r2, [r1]
 8008288:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800828a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800828c:	2b00      	cmp	r3, #0
 800828e:	d1e6      	bne.n	800825e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	3308      	adds	r3, #8
 8008296:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829a:	e853 3f00 	ldrex	r3, [r3]
 800829e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a2:	f043 0301 	orr.w	r3, r3, #1
 80082a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	3308      	adds	r3, #8
 80082ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80082b0:	637a      	str	r2, [r7, #52]	@ 0x34
 80082b2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80082b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80082b8:	e841 2300 	strex	r3, r2, [r1]
 80082bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80082be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1e5      	bne.n	8008290 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	3308      	adds	r3, #8
 80082ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	e853 3f00 	ldrex	r3, [r3]
 80082d2:	613b      	str	r3, [r7, #16]
   return(result);
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	3308      	adds	r3, #8
 80082e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80082e4:	623a      	str	r2, [r7, #32]
 80082e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e8:	69f9      	ldr	r1, [r7, #28]
 80082ea:	6a3a      	ldr	r2, [r7, #32]
 80082ec:	e841 2300 	strex	r3, r2, [r1]
 80082f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1e5      	bne.n	80082c4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3758      	adds	r7, #88	@ 0x58
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	08008515 	.word	0x08008515
 8008308:	08008641 	.word	0x08008641
 800830c:	0800867f 	.word	0x0800867f

08008310 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008310:	b480      	push	{r7}
 8008312:	b08f      	sub	sp, #60	@ 0x3c
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	6a3b      	ldr	r3, [r7, #32]
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	61fb      	str	r3, [r7, #28]
   return(result);
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800832c:	637b      	str	r3, [r7, #52]	@ 0x34
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008338:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800833c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e6      	bne.n	8008318 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	60bb      	str	r3, [r7, #8]
   return(result);
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008360:	633b      	str	r3, [r7, #48]	@ 0x30
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800836a:	61ba      	str	r2, [r7, #24]
 800836c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836e:	6979      	ldr	r1, [r7, #20]
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	613b      	str	r3, [r7, #16]
   return(result);
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1e5      	bne.n	800834a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2220      	movs	r2, #32
 8008382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008386:	bf00      	nop
 8008388:	373c      	adds	r7, #60	@ 0x3c
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008392:	b480      	push	{r7}
 8008394:	b095      	sub	sp, #84	@ 0x54
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	461a      	mov	r2, r3
 80083b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80083ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e6      	bne.n	800839a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3308      	adds	r3, #8
 80083d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d4:	6a3b      	ldr	r3, [r7, #32]
 80083d6:	e853 3f00 	ldrex	r3, [r3]
 80083da:	61fb      	str	r3, [r7, #28]
   return(result);
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083e2:	f023 0301 	bic.w	r3, r3, #1
 80083e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	3308      	adds	r3, #8
 80083ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083f8:	e841 2300 	strex	r3, r2, [r1]
 80083fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1e3      	bne.n	80083cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008408:	2b01      	cmp	r3, #1
 800840a:	d118      	bne.n	800843e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	e853 3f00 	ldrex	r3, [r3]
 8008418:	60bb      	str	r3, [r7, #8]
   return(result);
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	f023 0310 	bic.w	r3, r3, #16
 8008420:	647b      	str	r3, [r7, #68]	@ 0x44
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	461a      	mov	r2, r3
 8008428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800842a:	61bb      	str	r3, [r7, #24]
 800842c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842e:	6979      	ldr	r1, [r7, #20]
 8008430:	69ba      	ldr	r2, [r7, #24]
 8008432:	e841 2300 	strex	r3, r2, [r1]
 8008436:	613b      	str	r3, [r7, #16]
   return(result);
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1e6      	bne.n	800840c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2220      	movs	r2, #32
 8008442:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008452:	bf00      	nop
 8008454:	3754      	adds	r7, #84	@ 0x54
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b090      	sub	sp, #64	@ 0x40
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0320 	and.w	r3, r3, #32
 8008476:	2b00      	cmp	r3, #0
 8008478:	d137      	bne.n	80084ea <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800847a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800847c:	2200      	movs	r2, #0
 800847e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	3308      	adds	r3, #8
 8008488:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800848c:	e853 3f00 	ldrex	r3, [r3]
 8008490:	623b      	str	r3, [r7, #32]
   return(result);
 8008492:	6a3b      	ldr	r3, [r7, #32]
 8008494:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008498:	63bb      	str	r3, [r7, #56]	@ 0x38
 800849a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3308      	adds	r3, #8
 80084a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80084a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084aa:	e841 2300 	strex	r3, r2, [r1]
 80084ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1e5      	bne.n	8008482 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	e853 3f00 	ldrex	r3, [r3]
 80084c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80084cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	461a      	mov	r2, r3
 80084d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084d4:	61fb      	str	r3, [r7, #28]
 80084d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	69b9      	ldr	r1, [r7, #24]
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	e841 2300 	strex	r3, r2, [r1]
 80084e0:	617b      	str	r3, [r7, #20]
   return(result);
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1e6      	bne.n	80084b6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80084e8:	e002      	b.n	80084f0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80084ea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80084ec:	f7ff f976 	bl	80077dc <HAL_UART_TxCpltCallback>
}
 80084f0:	bf00      	nop
 80084f2:	3740      	adds	r7, #64	@ 0x40
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008504:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f7ff f972 	bl	80077f0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800850c:	bf00      	nop
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b09c      	sub	sp, #112	@ 0x70
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008520:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 0320 	and.w	r3, r3, #32
 800852c:	2b00      	cmp	r3, #0
 800852e:	d171      	bne.n	8008614 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008532:	2200      	movs	r2, #0
 8008534:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008540:	e853 3f00 	ldrex	r3, [r3]
 8008544:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008546:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800854c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800854e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008556:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008558:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800855c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800855e:	e841 2300 	strex	r3, r2, [r1]
 8008562:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008564:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1e6      	bne.n	8008538 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800856a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	3308      	adds	r3, #8
 8008570:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800857a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800857c:	f023 0301 	bic.w	r3, r3, #1
 8008580:	667b      	str	r3, [r7, #100]	@ 0x64
 8008582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	3308      	adds	r3, #8
 8008588:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800858a:	647a      	str	r2, [r7, #68]	@ 0x44
 800858c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e5      	bne.n	800856a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800859e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	3308      	adds	r3, #8
 80085a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	e853 3f00 	ldrex	r3, [r3]
 80085ac:	623b      	str	r3, [r7, #32]
   return(result);
 80085ae:	6a3b      	ldr	r3, [r7, #32]
 80085b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80085b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	3308      	adds	r3, #8
 80085bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80085be:	633a      	str	r2, [r7, #48]	@ 0x30
 80085c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085c6:	e841 2300 	strex	r3, r2, [r1]
 80085ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1e5      	bne.n	800859e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80085d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085d4:	2220      	movs	r2, #32
 80085d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d118      	bne.n	8008614 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	e853 3f00 	ldrex	r3, [r3]
 80085ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f023 0310 	bic.w	r3, r3, #16
 80085f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	461a      	mov	r2, r3
 80085fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008600:	61fb      	str	r3, [r7, #28]
 8008602:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008604:	69b9      	ldr	r1, [r7, #24]
 8008606:	69fa      	ldr	r2, [r7, #28]
 8008608:	e841 2300 	strex	r3, r2, [r1]
 800860c:	617b      	str	r3, [r7, #20]
   return(result);
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e6      	bne.n	80085e2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008616:	2200      	movs	r2, #0
 8008618:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800861a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800861c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800861e:	2b01      	cmp	r3, #1
 8008620:	d107      	bne.n	8008632 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008622:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008624:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008628:	4619      	mov	r1, r3
 800862a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800862c:	f7ff f908 	bl	8007840 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008630:	e002      	b.n	8008638 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008632:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008634:	f7ff f8e6 	bl	8007804 <HAL_UART_RxCpltCallback>
}
 8008638:	bf00      	nop
 800863a:	3770      	adds	r7, #112	@ 0x70
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2201      	movs	r2, #1
 8008652:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008658:	2b01      	cmp	r3, #1
 800865a:	d109      	bne.n	8008670 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008662:	085b      	lsrs	r3, r3, #1
 8008664:	b29b      	uxth	r3, r3
 8008666:	4619      	mov	r1, r3
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	f7ff f8e9 	bl	8007840 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800866e:	e002      	b.n	8008676 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f7ff f8d1 	bl	8007818 <HAL_UART_RxHalfCpltCallback>
}
 8008676:	bf00      	nop
 8008678:	3710      	adds	r7, #16
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}

0800867e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800867e:	b580      	push	{r7, lr}
 8008680:	b086      	sub	sp, #24
 8008682:	af00      	add	r7, sp, #0
 8008684:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800868a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008692:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800869a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a6:	2b80      	cmp	r3, #128	@ 0x80
 80086a8:	d109      	bne.n	80086be <UART_DMAError+0x40>
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	2b21      	cmp	r3, #33	@ 0x21
 80086ae:	d106      	bne.n	80086be <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80086b8:	6978      	ldr	r0, [r7, #20]
 80086ba:	f7ff fe29 	bl	8008310 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c8:	2b40      	cmp	r3, #64	@ 0x40
 80086ca:	d109      	bne.n	80086e0 <UART_DMAError+0x62>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2b22      	cmp	r3, #34	@ 0x22
 80086d0:	d106      	bne.n	80086e0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80086da:	6978      	ldr	r0, [r7, #20]
 80086dc:	f7ff fe59 	bl	8008392 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086e6:	f043 0210 	orr.w	r2, r3, #16
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086f0:	6978      	ldr	r0, [r7, #20]
 80086f2:	f7ff f89b 	bl	800782c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086f6:	bf00      	nop
 80086f8:	3718      	adds	r7, #24
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b084      	sub	sp, #16
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2200      	movs	r2, #0
 8008710:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f7ff f889 	bl	800782c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800871a:	bf00      	nop
 800871c:	3710      	adds	r7, #16
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008722:	b580      	push	{r7, lr}
 8008724:	b088      	sub	sp, #32
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	e853 3f00 	ldrex	r3, [r3]
 8008736:	60bb      	str	r3, [r7, #8]
   return(result);
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800873e:	61fb      	str	r3, [r7, #28]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	461a      	mov	r2, r3
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	61bb      	str	r3, [r7, #24]
 800874a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874c:	6979      	ldr	r1, [r7, #20]
 800874e:	69ba      	ldr	r2, [r7, #24]
 8008750:	e841 2300 	strex	r3, r2, [r1]
 8008754:	613b      	str	r3, [r7, #16]
   return(result);
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d1e6      	bne.n	800872a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2220      	movs	r2, #32
 8008760:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7ff f836 	bl	80077dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008770:	bf00      	nop
 8008772:	3720      	adds	r7, #32
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b086      	sub	sp, #24
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	607a      	str	r2, [r7, #4]
 8008784:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d101      	bne.n	8008790 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	e058      	b.n	8008842 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008796:	2b00      	cmp	r3, #0
 8008798:	d106      	bne.n	80087a8 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7fa fd82 	bl	80032ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2224      	movs	r2, #36	@ 0x24
 80087ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f022 0201 	bic.w	r2, r2, #1
 80087be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d002      	beq.n	80087ce <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f7ff fb41 	bl	8007e50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f7ff f842 	bl	8007858 <UART_SetConfig>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d101      	bne.n	80087de <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e031      	b.n	8008842 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087ec:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	430a      	orrs	r2, r1
 8008800:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	055b      	lsls	r3, r3, #21
 8008806:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	041b      	lsls	r3, r3, #16
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	4313      	orrs	r3, r2
 8008810:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800881c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	6812      	ldr	r2, [r2, #0]
 8008824:	6979      	ldr	r1, [r7, #20]
 8008826:	430b      	orrs	r3, r1
 8008828:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f042 0201 	orr.w	r2, r2, #1
 8008838:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f7ff fbaa 	bl	8007f94 <UART_CheckIdleState>
 8008840:	4603      	mov	r3, r0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3718      	adds	r7, #24
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800884a:	b480      	push	{r7}
 800884c:	b083      	sub	sp, #12
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008852:	bf00      	nop
 8008854:	370c      	adds	r7, #12
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr

0800885e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800885e:	b480      	push	{r7}
 8008860:	b083      	sub	sp, #12
 8008862:	af00      	add	r7, sp, #0
 8008864:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008866:	bf00      	nop
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr

08008872 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008872:	b480      	push	{r7}
 8008874:	b083      	sub	sp, #12
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800887a:	bf00      	nop
 800887c:	370c      	adds	r7, #12
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr

08008886 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008886:	b480      	push	{r7}
 8008888:	b085      	sub	sp, #20
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008894:	2b01      	cmp	r3, #1
 8008896:	d101      	bne.n	800889c <HAL_UARTEx_DisableFifoMode+0x16>
 8008898:	2302      	movs	r3, #2
 800889a:	e027      	b.n	80088ec <HAL_UARTEx_DisableFifoMode+0x66>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2224      	movs	r2, #36	@ 0x24
 80088a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f022 0201 	bic.w	r2, r2, #1
 80088c2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80088ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	68fa      	ldr	r2, [r7, #12]
 80088d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2220      	movs	r2, #32
 80088de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3714      	adds	r7, #20
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008908:	2b01      	cmp	r3, #1
 800890a:	d101      	bne.n	8008910 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800890c:	2302      	movs	r3, #2
 800890e:	e02d      	b.n	800896c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2224      	movs	r2, #36	@ 0x24
 800891c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	681a      	ldr	r2, [r3, #0]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f022 0201 	bic.w	r2, r2, #1
 8008936:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	683a      	ldr	r2, [r7, #0]
 8008948:	430a      	orrs	r2, r1
 800894a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 f84f 	bl	80089f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	68fa      	ldr	r2, [r7, #12]
 8008958:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2220      	movs	r2, #32
 800895e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2200      	movs	r2, #0
 8008966:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008984:	2b01      	cmp	r3, #1
 8008986:	d101      	bne.n	800898c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008988:	2302      	movs	r3, #2
 800898a:	e02d      	b.n	80089e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2224      	movs	r2, #36	@ 0x24
 8008998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0201 	bic.w	r2, r2, #1
 80089b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	683a      	ldr	r2, [r7, #0]
 80089c4:	430a      	orrs	r2, r1
 80089c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 f811 	bl	80089f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2220      	movs	r2, #32
 80089da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b085      	sub	sp, #20
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d108      	bne.n	8008a12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008a10:	e031      	b.n	8008a76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008a12:	2308      	movs	r3, #8
 8008a14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008a16:	2308      	movs	r3, #8
 8008a18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	0e5b      	lsrs	r3, r3, #25
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	f003 0307 	and.w	r3, r3, #7
 8008a28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	0f5b      	lsrs	r3, r3, #29
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	f003 0307 	and.w	r3, r3, #7
 8008a38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a3a:	7bbb      	ldrb	r3, [r7, #14]
 8008a3c:	7b3a      	ldrb	r2, [r7, #12]
 8008a3e:	4911      	ldr	r1, [pc, #68]	@ (8008a84 <UARTEx_SetNbDataToProcess+0x94>)
 8008a40:	5c8a      	ldrb	r2, [r1, r2]
 8008a42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008a46:	7b3a      	ldrb	r2, [r7, #12]
 8008a48:	490f      	ldr	r1, [pc, #60]	@ (8008a88 <UARTEx_SetNbDataToProcess+0x98>)
 8008a4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a58:	7bfb      	ldrb	r3, [r7, #15]
 8008a5a:	7b7a      	ldrb	r2, [r7, #13]
 8008a5c:	4909      	ldr	r1, [pc, #36]	@ (8008a84 <UARTEx_SetNbDataToProcess+0x94>)
 8008a5e:	5c8a      	ldrb	r2, [r1, r2]
 8008a60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008a64:	7b7a      	ldrb	r2, [r7, #13]
 8008a66:	4908      	ldr	r1, [pc, #32]	@ (8008a88 <UARTEx_SetNbDataToProcess+0x98>)
 8008a68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008a76:	bf00      	nop
 8008a78:	3714      	adds	r7, #20
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	0801a32c 	.word	0x0801a32c
 8008a88:	0801a334 	.word	0x0801a334

08008a8c <__NVIC_SetPriority>:
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	4603      	mov	r3, r0
 8008a94:	6039      	str	r1, [r7, #0]
 8008a96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	db0a      	blt.n	8008ab6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	b2da      	uxtb	r2, r3
 8008aa4:	490c      	ldr	r1, [pc, #48]	@ (8008ad8 <__NVIC_SetPriority+0x4c>)
 8008aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008aaa:	0112      	lsls	r2, r2, #4
 8008aac:	b2d2      	uxtb	r2, r2
 8008aae:	440b      	add	r3, r1
 8008ab0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008ab4:	e00a      	b.n	8008acc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	4908      	ldr	r1, [pc, #32]	@ (8008adc <__NVIC_SetPriority+0x50>)
 8008abc:	79fb      	ldrb	r3, [r7, #7]
 8008abe:	f003 030f 	and.w	r3, r3, #15
 8008ac2:	3b04      	subs	r3, #4
 8008ac4:	0112      	lsls	r2, r2, #4
 8008ac6:	b2d2      	uxtb	r2, r2
 8008ac8:	440b      	add	r3, r1
 8008aca:	761a      	strb	r2, [r3, #24]
}
 8008acc:	bf00      	nop
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	e000e100 	.word	0xe000e100
 8008adc:	e000ed00 	.word	0xe000ed00

08008ae0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008ae4:	4b05      	ldr	r3, [pc, #20]	@ (8008afc <SysTick_Handler+0x1c>)
 8008ae6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008ae8:	f001 fd40 	bl	800a56c <xTaskGetSchedulerState>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d001      	beq.n	8008af6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008af2:	f002 fb39 	bl	800b168 <xPortSysTickHandler>
  }
}
 8008af6:	bf00      	nop
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop
 8008afc:	e000e010 	.word	0xe000e010

08008b00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008b00:	b580      	push	{r7, lr}
 8008b02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008b04:	2100      	movs	r1, #0
 8008b06:	f06f 0004 	mvn.w	r0, #4
 8008b0a:	f7ff ffbf 	bl	8008a8c <__NVIC_SetPriority>
#endif
}
 8008b0e:	bf00      	nop
 8008b10:	bd80      	pop	{r7, pc}
	...

08008b14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b1a:	f3ef 8305 	mrs	r3, IPSR
 8008b1e:	603b      	str	r3, [r7, #0]
  return(result);
 8008b20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d003      	beq.n	8008b2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008b26:	f06f 0305 	mvn.w	r3, #5
 8008b2a:	607b      	str	r3, [r7, #4]
 8008b2c:	e00c      	b.n	8008b48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b58 <osKernelInitialize+0x44>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d105      	bne.n	8008b42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008b36:	4b08      	ldr	r3, [pc, #32]	@ (8008b58 <osKernelInitialize+0x44>)
 8008b38:	2201      	movs	r2, #1
 8008b3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	607b      	str	r3, [r7, #4]
 8008b40:	e002      	b.n	8008b48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008b42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008b48:	687b      	ldr	r3, [r7, #4]
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	20004a24 	.word	0x20004a24

08008b5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b082      	sub	sp, #8
 8008b60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b62:	f3ef 8305 	mrs	r3, IPSR
 8008b66:	603b      	str	r3, [r7, #0]
  return(result);
 8008b68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d003      	beq.n	8008b76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008b6e:	f06f 0305 	mvn.w	r3, #5
 8008b72:	607b      	str	r3, [r7, #4]
 8008b74:	e010      	b.n	8008b98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008b76:	4b0b      	ldr	r3, [pc, #44]	@ (8008ba4 <osKernelStart+0x48>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d109      	bne.n	8008b92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008b7e:	f7ff ffbf 	bl	8008b00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008b82:	4b08      	ldr	r3, [pc, #32]	@ (8008ba4 <osKernelStart+0x48>)
 8008b84:	2202      	movs	r2, #2
 8008b86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008b88:	f001 f87a 	bl	8009c80 <vTaskStartScheduler>
      stat = osOK;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	607b      	str	r3, [r7, #4]
 8008b90:	e002      	b.n	8008b98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008b92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008b98:	687b      	ldr	r3, [r7, #4]
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3708      	adds	r7, #8
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	20004a24 	.word	0x20004a24

08008ba8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b08e      	sub	sp, #56	@ 0x38
 8008bac:	af04      	add	r7, sp, #16
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bb8:	f3ef 8305 	mrs	r3, IPSR
 8008bbc:	617b      	str	r3, [r7, #20]
  return(result);
 8008bbe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d17e      	bne.n	8008cc2 <osThreadNew+0x11a>
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d07b      	beq.n	8008cc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008bca:	2380      	movs	r3, #128	@ 0x80
 8008bcc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008bce:	2318      	movs	r3, #24
 8008bd0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008bd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008bda:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d045      	beq.n	8008c6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d002      	beq.n	8008bf0 <osThreadNew+0x48>
        name = attr->name;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	699b      	ldr	r3, [r3, #24]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d002      	beq.n	8008bfe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	699b      	ldr	r3, [r3, #24]
 8008bfc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d008      	beq.n	8008c16 <osThreadNew+0x6e>
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	2b38      	cmp	r3, #56	@ 0x38
 8008c08:	d805      	bhi.n	8008c16 <osThreadNew+0x6e>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d001      	beq.n	8008c1a <osThreadNew+0x72>
        return (NULL);
 8008c16:	2300      	movs	r3, #0
 8008c18:	e054      	b.n	8008cc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	695b      	ldr	r3, [r3, #20]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d003      	beq.n	8008c2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	089b      	lsrs	r3, r3, #2
 8008c28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00e      	beq.n	8008c50 <osThreadNew+0xa8>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	2b5b      	cmp	r3, #91	@ 0x5b
 8008c38:	d90a      	bls.n	8008c50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d006      	beq.n	8008c50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	695b      	ldr	r3, [r3, #20]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d002      	beq.n	8008c50 <osThreadNew+0xa8>
        mem = 1;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	61bb      	str	r3, [r7, #24]
 8008c4e:	e010      	b.n	8008c72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d10c      	bne.n	8008c72 <osThreadNew+0xca>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d108      	bne.n	8008c72 <osThreadNew+0xca>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d104      	bne.n	8008c72 <osThreadNew+0xca>
          mem = 0;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	61bb      	str	r3, [r7, #24]
 8008c6c:	e001      	b.n	8008c72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d110      	bne.n	8008c9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008c80:	9202      	str	r2, [sp, #8]
 8008c82:	9301      	str	r3, [sp, #4]
 8008c84:	69fb      	ldr	r3, [r7, #28]
 8008c86:	9300      	str	r3, [sp, #0]
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	6a3a      	ldr	r2, [r7, #32]
 8008c8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c8e:	68f8      	ldr	r0, [r7, #12]
 8008c90:	f000 fe1a 	bl	80098c8 <xTaskCreateStatic>
 8008c94:	4603      	mov	r3, r0
 8008c96:	613b      	str	r3, [r7, #16]
 8008c98:	e013      	b.n	8008cc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008c9a:	69bb      	ldr	r3, [r7, #24]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d110      	bne.n	8008cc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008ca0:	6a3b      	ldr	r3, [r7, #32]
 8008ca2:	b29a      	uxth	r2, r3
 8008ca4:	f107 0310 	add.w	r3, r7, #16
 8008ca8:	9301      	str	r3, [sp, #4]
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	9300      	str	r3, [sp, #0]
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008cb2:	68f8      	ldr	r0, [r7, #12]
 8008cb4:	f000 fe68 	bl	8009988 <xTaskCreate>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d001      	beq.n	8008cc2 <osThreadNew+0x11a>
            hTask = NULL;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008cc2:	693b      	ldr	r3, [r7, #16]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3728      	adds	r7, #40	@ 0x28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008cd4:	f3ef 8305 	mrs	r3, IPSR
 8008cd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8008cda:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d003      	beq.n	8008ce8 <osDelay+0x1c>
    stat = osErrorISR;
 8008ce0:	f06f 0305 	mvn.w	r3, #5
 8008ce4:	60fb      	str	r3, [r7, #12]
 8008ce6:	e007      	b.n	8008cf8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d002      	beq.n	8008cf8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 ff8e 	bl	8009c14 <vTaskDelay>
    }
  }

  return (stat);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
	...

08008d04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4a07      	ldr	r2, [pc, #28]	@ (8008d30 <vApplicationGetIdleTaskMemory+0x2c>)
 8008d14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	4a06      	ldr	r2, [pc, #24]	@ (8008d34 <vApplicationGetIdleTaskMemory+0x30>)
 8008d1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2280      	movs	r2, #128	@ 0x80
 8008d20:	601a      	str	r2, [r3, #0]
}
 8008d22:	bf00      	nop
 8008d24:	3714      	adds	r7, #20
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	20004a28 	.word	0x20004a28
 8008d34:	20004a84 	.word	0x20004a84

08008d38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008d38:	b480      	push	{r7}
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4a07      	ldr	r2, [pc, #28]	@ (8008d64 <vApplicationGetTimerTaskMemory+0x2c>)
 8008d48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	4a06      	ldr	r2, [pc, #24]	@ (8008d68 <vApplicationGetTimerTaskMemory+0x30>)
 8008d4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d56:	601a      	str	r2, [r3, #0]
}
 8008d58:	bf00      	nop
 8008d5a:	3714      	adds	r7, #20
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr
 8008d64:	20004c84 	.word	0x20004c84
 8008d68:	20004ce0 	.word	0x20004ce0

08008d6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f103 0208 	add.w	r2, r3, #8
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f103 0208 	add.w	r2, r3, #8
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f103 0208 	add.w	r2, r3, #8
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008da0:	bf00      	nop
 8008da2:	370c      	adds	r7, #12
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008dba:	bf00      	nop
 8008dbc:	370c      	adds	r7, #12
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dc6:	b480      	push	{r7}
 8008dc8:	b085      	sub	sp, #20
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
 8008dce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	689a      	ldr	r2, [r3, #8]
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	683a      	ldr	r2, [r7, #0]
 8008dea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	683a      	ldr	r2, [r7, #0]
 8008df0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	1c5a      	adds	r2, r3, #1
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	601a      	str	r2, [r3, #0]
}
 8008e02:	bf00      	nop
 8008e04:	3714      	adds	r7, #20
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr

08008e0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e0e:	b480      	push	{r7}
 8008e10:	b085      	sub	sp, #20
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e24:	d103      	bne.n	8008e2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	e00c      	b.n	8008e48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	3308      	adds	r3, #8
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	e002      	b.n	8008e3c <vListInsert+0x2e>
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	60fb      	str	r3, [r7, #12]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d2f6      	bcs.n	8008e36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	683a      	ldr	r2, [r7, #0]
 8008e56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	683a      	ldr	r2, [r7, #0]
 8008e62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	1c5a      	adds	r2, r3, #1
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	601a      	str	r2, [r3, #0]
}
 8008e74:	bf00      	nop
 8008e76:	3714      	adds	r7, #20
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	6892      	ldr	r2, [r2, #8]
 8008e96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	6852      	ldr	r2, [r2, #4]
 8008ea0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d103      	bne.n	8008eb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	689a      	ldr	r2, [r3, #8]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	1e5a      	subs	r2, r3, #1
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3714      	adds	r7, #20
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d10b      	bne.n	8008f00 <xQueueGenericReset+0x2c>
	__asm volatile
 8008ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eec:	f383 8811 	msr	BASEPRI, r3
 8008ef0:	f3bf 8f6f 	isb	sy
 8008ef4:	f3bf 8f4f 	dsb	sy
 8008ef8:	60bb      	str	r3, [r7, #8]
}
 8008efa:	bf00      	nop
 8008efc:	bf00      	nop
 8008efe:	e7fd      	b.n	8008efc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008f00:	f002 f8a2 	bl	800b048 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f0c:	68f9      	ldr	r1, [r7, #12]
 8008f0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f10:	fb01 f303 	mul.w	r3, r1, r3
 8008f14:	441a      	add	r2, r3
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f30:	3b01      	subs	r3, #1
 8008f32:	68f9      	ldr	r1, [r7, #12]
 8008f34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f36:	fb01 f303 	mul.w	r3, r1, r3
 8008f3a:	441a      	add	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	22ff      	movs	r2, #255	@ 0xff
 8008f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	22ff      	movs	r2, #255	@ 0xff
 8008f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d114      	bne.n	8008f80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	691b      	ldr	r3, [r3, #16]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d01a      	beq.n	8008f94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	3310      	adds	r3, #16
 8008f62:	4618      	mov	r0, r3
 8008f64:	f001 f91a 	bl	800a19c <xTaskRemoveFromEventList>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d012      	beq.n	8008f94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008fa4 <xQueueGenericReset+0xd0>)
 8008f70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f74:	601a      	str	r2, [r3, #0]
 8008f76:	f3bf 8f4f 	dsb	sy
 8008f7a:	f3bf 8f6f 	isb	sy
 8008f7e:	e009      	b.n	8008f94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	3310      	adds	r3, #16
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7ff fef1 	bl	8008d6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	3324      	adds	r3, #36	@ 0x24
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7ff feec 	bl	8008d6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008f94:	f002 f88a 	bl	800b0ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008f98:	2301      	movs	r3, #1
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3710      	adds	r7, #16
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	e000ed04 	.word	0xe000ed04

08008fa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b08e      	sub	sp, #56	@ 0x38
 8008fac:	af02      	add	r7, sp, #8
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	607a      	str	r2, [r7, #4]
 8008fb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d10b      	bne.n	8008fd4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc0:	f383 8811 	msr	BASEPRI, r3
 8008fc4:	f3bf 8f6f 	isb	sy
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008fce:	bf00      	nop
 8008fd0:	bf00      	nop
 8008fd2:	e7fd      	b.n	8008fd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d10b      	bne.n	8008ff2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fde:	f383 8811 	msr	BASEPRI, r3
 8008fe2:	f3bf 8f6f 	isb	sy
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008fec:	bf00      	nop
 8008fee:	bf00      	nop
 8008ff0:	e7fd      	b.n	8008fee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d002      	beq.n	8008ffe <xQueueGenericCreateStatic+0x56>
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d001      	beq.n	8009002 <xQueueGenericCreateStatic+0x5a>
 8008ffe:	2301      	movs	r3, #1
 8009000:	e000      	b.n	8009004 <xQueueGenericCreateStatic+0x5c>
 8009002:	2300      	movs	r3, #0
 8009004:	2b00      	cmp	r3, #0
 8009006:	d10b      	bne.n	8009020 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	623b      	str	r3, [r7, #32]
}
 800901a:	bf00      	nop
 800901c:	bf00      	nop
 800901e:	e7fd      	b.n	800901c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d102      	bne.n	800902c <xQueueGenericCreateStatic+0x84>
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d101      	bne.n	8009030 <xQueueGenericCreateStatic+0x88>
 800902c:	2301      	movs	r3, #1
 800902e:	e000      	b.n	8009032 <xQueueGenericCreateStatic+0x8a>
 8009030:	2300      	movs	r3, #0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10b      	bne.n	800904e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	61fb      	str	r3, [r7, #28]
}
 8009048:	bf00      	nop
 800904a:	bf00      	nop
 800904c:	e7fd      	b.n	800904a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800904e:	2350      	movs	r3, #80	@ 0x50
 8009050:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	2b50      	cmp	r3, #80	@ 0x50
 8009056:	d00b      	beq.n	8009070 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800905c:	f383 8811 	msr	BASEPRI, r3
 8009060:	f3bf 8f6f 	isb	sy
 8009064:	f3bf 8f4f 	dsb	sy
 8009068:	61bb      	str	r3, [r7, #24]
}
 800906a:	bf00      	nop
 800906c:	bf00      	nop
 800906e:	e7fd      	b.n	800906c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009070:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009078:	2b00      	cmp	r3, #0
 800907a:	d00d      	beq.n	8009098 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800907c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800907e:	2201      	movs	r2, #1
 8009080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009084:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	4613      	mov	r3, r2
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	68b9      	ldr	r1, [r7, #8]
 8009092:	68f8      	ldr	r0, [r7, #12]
 8009094:	f000 f805 	bl	80090a2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800909a:	4618      	mov	r0, r3
 800909c:	3730      	adds	r7, #48	@ 0x30
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b084      	sub	sp, #16
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	60f8      	str	r0, [r7, #12]
 80090aa:	60b9      	str	r1, [r7, #8]
 80090ac:	607a      	str	r2, [r7, #4]
 80090ae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d103      	bne.n	80090be <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	69ba      	ldr	r2, [r7, #24]
 80090ba:	601a      	str	r2, [r3, #0]
 80090bc:	e002      	b.n	80090c4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80090c4:	69bb      	ldr	r3, [r7, #24]
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	68ba      	ldr	r2, [r7, #8]
 80090ce:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80090d0:	2101      	movs	r1, #1
 80090d2:	69b8      	ldr	r0, [r7, #24]
 80090d4:	f7ff fefe 	bl	8008ed4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80090d8:	69bb      	ldr	r3, [r7, #24]
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80090e0:	bf00      	nop
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b08e      	sub	sp, #56	@ 0x38
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	607a      	str	r2, [r7, #4]
 80090f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80090f6:	2300      	movs	r3, #0
 80090f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80090fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10b      	bne.n	800911c <xQueueGenericSend+0x34>
	__asm volatile
 8009104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009108:	f383 8811 	msr	BASEPRI, r3
 800910c:	f3bf 8f6f 	isb	sy
 8009110:	f3bf 8f4f 	dsb	sy
 8009114:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009116:	bf00      	nop
 8009118:	bf00      	nop
 800911a:	e7fd      	b.n	8009118 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d103      	bne.n	800912a <xQueueGenericSend+0x42>
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009126:	2b00      	cmp	r3, #0
 8009128:	d101      	bne.n	800912e <xQueueGenericSend+0x46>
 800912a:	2301      	movs	r3, #1
 800912c:	e000      	b.n	8009130 <xQueueGenericSend+0x48>
 800912e:	2300      	movs	r3, #0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d10b      	bne.n	800914c <xQueueGenericSend+0x64>
	__asm volatile
 8009134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009138:	f383 8811 	msr	BASEPRI, r3
 800913c:	f3bf 8f6f 	isb	sy
 8009140:	f3bf 8f4f 	dsb	sy
 8009144:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009146:	bf00      	nop
 8009148:	bf00      	nop
 800914a:	e7fd      	b.n	8009148 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2b02      	cmp	r3, #2
 8009150:	d103      	bne.n	800915a <xQueueGenericSend+0x72>
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009156:	2b01      	cmp	r3, #1
 8009158:	d101      	bne.n	800915e <xQueueGenericSend+0x76>
 800915a:	2301      	movs	r3, #1
 800915c:	e000      	b.n	8009160 <xQueueGenericSend+0x78>
 800915e:	2300      	movs	r3, #0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d10b      	bne.n	800917c <xQueueGenericSend+0x94>
	__asm volatile
 8009164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	623b      	str	r3, [r7, #32]
}
 8009176:	bf00      	nop
 8009178:	bf00      	nop
 800917a:	e7fd      	b.n	8009178 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800917c:	f001 f9f6 	bl	800a56c <xTaskGetSchedulerState>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d102      	bne.n	800918c <xQueueGenericSend+0xa4>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d101      	bne.n	8009190 <xQueueGenericSend+0xa8>
 800918c:	2301      	movs	r3, #1
 800918e:	e000      	b.n	8009192 <xQueueGenericSend+0xaa>
 8009190:	2300      	movs	r3, #0
 8009192:	2b00      	cmp	r3, #0
 8009194:	d10b      	bne.n	80091ae <xQueueGenericSend+0xc6>
	__asm volatile
 8009196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800919a:	f383 8811 	msr	BASEPRI, r3
 800919e:	f3bf 8f6f 	isb	sy
 80091a2:	f3bf 8f4f 	dsb	sy
 80091a6:	61fb      	str	r3, [r7, #28]
}
 80091a8:	bf00      	nop
 80091aa:	bf00      	nop
 80091ac:	e7fd      	b.n	80091aa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091ae:	f001 ff4b 	bl	800b048 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d302      	bcc.n	80091c4 <xQueueGenericSend+0xdc>
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d129      	bne.n	8009218 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80091c4:	683a      	ldr	r2, [r7, #0]
 80091c6:	68b9      	ldr	r1, [r7, #8]
 80091c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80091ca:	f000 fa0f 	bl	80095ec <prvCopyDataToQueue>
 80091ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d010      	beq.n	80091fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091da:	3324      	adds	r3, #36	@ 0x24
 80091dc:	4618      	mov	r0, r3
 80091de:	f000 ffdd 	bl	800a19c <xTaskRemoveFromEventList>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d013      	beq.n	8009210 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80091e8:	4b3f      	ldr	r3, [pc, #252]	@ (80092e8 <xQueueGenericSend+0x200>)
 80091ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091ee:	601a      	str	r2, [r3, #0]
 80091f0:	f3bf 8f4f 	dsb	sy
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	e00a      	b.n	8009210 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80091fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d007      	beq.n	8009210 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009200:	4b39      	ldr	r3, [pc, #228]	@ (80092e8 <xQueueGenericSend+0x200>)
 8009202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009210:	f001 ff4c 	bl	800b0ac <vPortExitCritical>
				return pdPASS;
 8009214:	2301      	movs	r3, #1
 8009216:	e063      	b.n	80092e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d103      	bne.n	8009226 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800921e:	f001 ff45 	bl	800b0ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009222:	2300      	movs	r3, #0
 8009224:	e05c      	b.n	80092e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009228:	2b00      	cmp	r3, #0
 800922a:	d106      	bne.n	800923a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800922c:	f107 0314 	add.w	r3, r7, #20
 8009230:	4618      	mov	r0, r3
 8009232:	f001 f83f 	bl	800a2b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009236:	2301      	movs	r3, #1
 8009238:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800923a:	f001 ff37 	bl	800b0ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800923e:	f000 fd87 	bl	8009d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009242:	f001 ff01 	bl	800b048 <vPortEnterCritical>
 8009246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800924c:	b25b      	sxtb	r3, r3
 800924e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009252:	d103      	bne.n	800925c <xQueueGenericSend+0x174>
 8009254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009256:	2200      	movs	r2, #0
 8009258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800925c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009262:	b25b      	sxtb	r3, r3
 8009264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009268:	d103      	bne.n	8009272 <xQueueGenericSend+0x18a>
 800926a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926c:	2200      	movs	r2, #0
 800926e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009272:	f001 ff1b 	bl	800b0ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009276:	1d3a      	adds	r2, r7, #4
 8009278:	f107 0314 	add.w	r3, r7, #20
 800927c:	4611      	mov	r1, r2
 800927e:	4618      	mov	r0, r3
 8009280:	f001 f82e 	bl	800a2e0 <xTaskCheckForTimeOut>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d124      	bne.n	80092d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800928a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800928c:	f000 faa6 	bl	80097dc <prvIsQueueFull>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d018      	beq.n	80092c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009298:	3310      	adds	r3, #16
 800929a:	687a      	ldr	r2, [r7, #4]
 800929c:	4611      	mov	r1, r2
 800929e:	4618      	mov	r0, r3
 80092a0:	f000 ff2a 	bl	800a0f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80092a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092a6:	f000 fa31 	bl	800970c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80092aa:	f000 fd5f 	bl	8009d6c <xTaskResumeAll>
 80092ae:	4603      	mov	r3, r0
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f47f af7c 	bne.w	80091ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80092b6:	4b0c      	ldr	r3, [pc, #48]	@ (80092e8 <xQueueGenericSend+0x200>)
 80092b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092bc:	601a      	str	r2, [r3, #0]
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	e772      	b.n	80091ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80092c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092ca:	f000 fa1f 	bl	800970c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80092ce:	f000 fd4d 	bl	8009d6c <xTaskResumeAll>
 80092d2:	e76c      	b.n	80091ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80092d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092d6:	f000 fa19 	bl	800970c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80092da:	f000 fd47 	bl	8009d6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80092de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3738      	adds	r7, #56	@ 0x38
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	e000ed04 	.word	0xe000ed04

080092ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b090      	sub	sp, #64	@ 0x40
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
 80092f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80092fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009300:	2b00      	cmp	r3, #0
 8009302:	d10b      	bne.n	800931c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009308:	f383 8811 	msr	BASEPRI, r3
 800930c:	f3bf 8f6f 	isb	sy
 8009310:	f3bf 8f4f 	dsb	sy
 8009314:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009316:	bf00      	nop
 8009318:	bf00      	nop
 800931a:	e7fd      	b.n	8009318 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d103      	bne.n	800932a <xQueueGenericSendFromISR+0x3e>
 8009322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009326:	2b00      	cmp	r3, #0
 8009328:	d101      	bne.n	800932e <xQueueGenericSendFromISR+0x42>
 800932a:	2301      	movs	r3, #1
 800932c:	e000      	b.n	8009330 <xQueueGenericSendFromISR+0x44>
 800932e:	2300      	movs	r3, #0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d10b      	bne.n	800934c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009346:	bf00      	nop
 8009348:	bf00      	nop
 800934a:	e7fd      	b.n	8009348 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	2b02      	cmp	r3, #2
 8009350:	d103      	bne.n	800935a <xQueueGenericSendFromISR+0x6e>
 8009352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009356:	2b01      	cmp	r3, #1
 8009358:	d101      	bne.n	800935e <xQueueGenericSendFromISR+0x72>
 800935a:	2301      	movs	r3, #1
 800935c:	e000      	b.n	8009360 <xQueueGenericSendFromISR+0x74>
 800935e:	2300      	movs	r3, #0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10b      	bne.n	800937c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009368:	f383 8811 	msr	BASEPRI, r3
 800936c:	f3bf 8f6f 	isb	sy
 8009370:	f3bf 8f4f 	dsb	sy
 8009374:	623b      	str	r3, [r7, #32]
}
 8009376:	bf00      	nop
 8009378:	bf00      	nop
 800937a:	e7fd      	b.n	8009378 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800937c:	f001 ff44 	bl	800b208 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009380:	f3ef 8211 	mrs	r2, BASEPRI
 8009384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009388:	f383 8811 	msr	BASEPRI, r3
 800938c:	f3bf 8f6f 	isb	sy
 8009390:	f3bf 8f4f 	dsb	sy
 8009394:	61fa      	str	r2, [r7, #28]
 8009396:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009398:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800939a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800939c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800939e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d302      	bcc.n	80093ae <xQueueGenericSendFromISR+0xc2>
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d12f      	bne.n	800940e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80093ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80093be:	683a      	ldr	r2, [r7, #0]
 80093c0:	68b9      	ldr	r1, [r7, #8]
 80093c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80093c4:	f000 f912 	bl	80095ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80093c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80093cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093d0:	d112      	bne.n	80093f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d016      	beq.n	8009408 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093dc:	3324      	adds	r3, #36	@ 0x24
 80093de:	4618      	mov	r0, r3
 80093e0:	f000 fedc 	bl	800a19c <xTaskRemoveFromEventList>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00e      	beq.n	8009408 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00b      	beq.n	8009408 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2201      	movs	r2, #1
 80093f4:	601a      	str	r2, [r3, #0]
 80093f6:	e007      	b.n	8009408 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80093f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80093fc:	3301      	adds	r3, #1
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	b25a      	sxtb	r2, r3
 8009402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009404:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009408:	2301      	movs	r3, #1
 800940a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800940c:	e001      	b.n	8009412 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800940e:	2300      	movs	r3, #0
 8009410:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009414:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800941c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800941e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009420:	4618      	mov	r0, r3
 8009422:	3740      	adds	r7, #64	@ 0x40
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b08c      	sub	sp, #48	@ 0x30
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009434:	2300      	movs	r3, #0
 8009436:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800943c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800943e:	2b00      	cmp	r3, #0
 8009440:	d10b      	bne.n	800945a <xQueueReceive+0x32>
	__asm volatile
 8009442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009446:	f383 8811 	msr	BASEPRI, r3
 800944a:	f3bf 8f6f 	isb	sy
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	623b      	str	r3, [r7, #32]
}
 8009454:	bf00      	nop
 8009456:	bf00      	nop
 8009458:	e7fd      	b.n	8009456 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d103      	bne.n	8009468 <xQueueReceive+0x40>
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009464:	2b00      	cmp	r3, #0
 8009466:	d101      	bne.n	800946c <xQueueReceive+0x44>
 8009468:	2301      	movs	r3, #1
 800946a:	e000      	b.n	800946e <xQueueReceive+0x46>
 800946c:	2300      	movs	r3, #0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d10b      	bne.n	800948a <xQueueReceive+0x62>
	__asm volatile
 8009472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009476:	f383 8811 	msr	BASEPRI, r3
 800947a:	f3bf 8f6f 	isb	sy
 800947e:	f3bf 8f4f 	dsb	sy
 8009482:	61fb      	str	r3, [r7, #28]
}
 8009484:	bf00      	nop
 8009486:	bf00      	nop
 8009488:	e7fd      	b.n	8009486 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800948a:	f001 f86f 	bl	800a56c <xTaskGetSchedulerState>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d102      	bne.n	800949a <xQueueReceive+0x72>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d101      	bne.n	800949e <xQueueReceive+0x76>
 800949a:	2301      	movs	r3, #1
 800949c:	e000      	b.n	80094a0 <xQueueReceive+0x78>
 800949e:	2300      	movs	r3, #0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10b      	bne.n	80094bc <xQueueReceive+0x94>
	__asm volatile
 80094a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a8:	f383 8811 	msr	BASEPRI, r3
 80094ac:	f3bf 8f6f 	isb	sy
 80094b0:	f3bf 8f4f 	dsb	sy
 80094b4:	61bb      	str	r3, [r7, #24]
}
 80094b6:	bf00      	nop
 80094b8:	bf00      	nop
 80094ba:	e7fd      	b.n	80094b8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80094bc:	f001 fdc4 	bl	800b048 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80094c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d01f      	beq.n	800950c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80094cc:	68b9      	ldr	r1, [r7, #8]
 80094ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094d0:	f000 f8f6 	bl	80096c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	1e5a      	subs	r2, r3, #1
 80094d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094da:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094de:	691b      	ldr	r3, [r3, #16]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d00f      	beq.n	8009504 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e6:	3310      	adds	r3, #16
 80094e8:	4618      	mov	r0, r3
 80094ea:	f000 fe57 	bl	800a19c <xTaskRemoveFromEventList>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d007      	beq.n	8009504 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80094f4:	4b3c      	ldr	r3, [pc, #240]	@ (80095e8 <xQueueReceive+0x1c0>)
 80094f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094fa:	601a      	str	r2, [r3, #0]
 80094fc:	f3bf 8f4f 	dsb	sy
 8009500:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009504:	f001 fdd2 	bl	800b0ac <vPortExitCritical>
				return pdPASS;
 8009508:	2301      	movs	r3, #1
 800950a:	e069      	b.n	80095e0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d103      	bne.n	800951a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009512:	f001 fdcb 	bl	800b0ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009516:	2300      	movs	r3, #0
 8009518:	e062      	b.n	80095e0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800951a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951c:	2b00      	cmp	r3, #0
 800951e:	d106      	bne.n	800952e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009520:	f107 0310 	add.w	r3, r7, #16
 8009524:	4618      	mov	r0, r3
 8009526:	f000 fec5 	bl	800a2b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800952a:	2301      	movs	r3, #1
 800952c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800952e:	f001 fdbd 	bl	800b0ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009532:	f000 fc0d 	bl	8009d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009536:	f001 fd87 	bl	800b048 <vPortEnterCritical>
 800953a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009540:	b25b      	sxtb	r3, r3
 8009542:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009546:	d103      	bne.n	8009550 <xQueueReceive+0x128>
 8009548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954a:	2200      	movs	r2, #0
 800954c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009552:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009556:	b25b      	sxtb	r3, r3
 8009558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800955c:	d103      	bne.n	8009566 <xQueueReceive+0x13e>
 800955e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009560:	2200      	movs	r2, #0
 8009562:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009566:	f001 fda1 	bl	800b0ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800956a:	1d3a      	adds	r2, r7, #4
 800956c:	f107 0310 	add.w	r3, r7, #16
 8009570:	4611      	mov	r1, r2
 8009572:	4618      	mov	r0, r3
 8009574:	f000 feb4 	bl	800a2e0 <xTaskCheckForTimeOut>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d123      	bne.n	80095c6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800957e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009580:	f000 f916 	bl	80097b0 <prvIsQueueEmpty>
 8009584:	4603      	mov	r3, r0
 8009586:	2b00      	cmp	r3, #0
 8009588:	d017      	beq.n	80095ba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800958a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958c:	3324      	adds	r3, #36	@ 0x24
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	4611      	mov	r1, r2
 8009592:	4618      	mov	r0, r3
 8009594:	f000 fdb0 	bl	800a0f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009598:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800959a:	f000 f8b7 	bl	800970c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800959e:	f000 fbe5 	bl	8009d6c <xTaskResumeAll>
 80095a2:	4603      	mov	r3, r0
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d189      	bne.n	80094bc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80095a8:	4b0f      	ldr	r3, [pc, #60]	@ (80095e8 <xQueueReceive+0x1c0>)
 80095aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095ae:	601a      	str	r2, [r3, #0]
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	e780      	b.n	80094bc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80095ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095bc:	f000 f8a6 	bl	800970c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80095c0:	f000 fbd4 	bl	8009d6c <xTaskResumeAll>
 80095c4:	e77a      	b.n	80094bc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80095c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095c8:	f000 f8a0 	bl	800970c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80095cc:	f000 fbce 	bl	8009d6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095d2:	f000 f8ed 	bl	80097b0 <prvIsQueueEmpty>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f43f af6f 	beq.w	80094bc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80095de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3730      	adds	r7, #48	@ 0x30
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	e000ed04 	.word	0xe000ed04

080095ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80095f8:	2300      	movs	r3, #0
 80095fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009600:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009606:	2b00      	cmp	r3, #0
 8009608:	d10d      	bne.n	8009626 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d14d      	bne.n	80096ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	4618      	mov	r0, r3
 8009618:	f000 ffc6 	bl	800a5a8 <xTaskPriorityDisinherit>
 800961c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2200      	movs	r2, #0
 8009622:	609a      	str	r2, [r3, #8]
 8009624:	e043      	b.n	80096ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d119      	bne.n	8009660 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6858      	ldr	r0, [r3, #4]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009634:	461a      	mov	r2, r3
 8009636:	68b9      	ldr	r1, [r7, #8]
 8009638:	f00f ff0d 	bl	8019456 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009644:	441a      	add	r2, r3
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	685a      	ldr	r2, [r3, #4]
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	429a      	cmp	r2, r3
 8009654:	d32b      	bcc.n	80096ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	605a      	str	r2, [r3, #4]
 800965e:	e026      	b.n	80096ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	68d8      	ldr	r0, [r3, #12]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009668:	461a      	mov	r2, r3
 800966a:	68b9      	ldr	r1, [r7, #8]
 800966c:	f00f fef3 	bl	8019456 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	68da      	ldr	r2, [r3, #12]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009678:	425b      	negs	r3, r3
 800967a:	441a      	add	r2, r3
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	68da      	ldr	r2, [r3, #12]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	429a      	cmp	r2, r3
 800968a:	d207      	bcs.n	800969c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	689a      	ldr	r2, [r3, #8]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009694:	425b      	negs	r3, r3
 8009696:	441a      	add	r2, r3
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d105      	bne.n	80096ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d002      	beq.n	80096ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	3b01      	subs	r3, #1
 80096ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	1c5a      	adds	r2, r3, #1
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80096b6:	697b      	ldr	r3, [r7, #20]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3718      	adds	r7, #24
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b082      	sub	sp, #8
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d018      	beq.n	8009704 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	68da      	ldr	r2, [r3, #12]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096da:	441a      	add	r2, r3
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	68da      	ldr	r2, [r3, #12]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d303      	bcc.n	80096f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	68d9      	ldr	r1, [r3, #12]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096fc:	461a      	mov	r2, r3
 80096fe:	6838      	ldr	r0, [r7, #0]
 8009700:	f00f fea9 	bl	8019456 <memcpy>
	}
}
 8009704:	bf00      	nop
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009714:	f001 fc98 	bl	800b048 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800971e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009720:	e011      	b.n	8009746 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009726:	2b00      	cmp	r3, #0
 8009728:	d012      	beq.n	8009750 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	3324      	adds	r3, #36	@ 0x24
 800972e:	4618      	mov	r0, r3
 8009730:	f000 fd34 	bl	800a19c <xTaskRemoveFromEventList>
 8009734:	4603      	mov	r3, r0
 8009736:	2b00      	cmp	r3, #0
 8009738:	d001      	beq.n	800973e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800973a:	f000 fe35 	bl	800a3a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800973e:	7bfb      	ldrb	r3, [r7, #15]
 8009740:	3b01      	subs	r3, #1
 8009742:	b2db      	uxtb	r3, r3
 8009744:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800974a:	2b00      	cmp	r3, #0
 800974c:	dce9      	bgt.n	8009722 <prvUnlockQueue+0x16>
 800974e:	e000      	b.n	8009752 <prvUnlockQueue+0x46>
					break;
 8009750:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	22ff      	movs	r2, #255	@ 0xff
 8009756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800975a:	f001 fca7 	bl	800b0ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800975e:	f001 fc73 	bl	800b048 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009768:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800976a:	e011      	b.n	8009790 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	691b      	ldr	r3, [r3, #16]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d012      	beq.n	800979a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	3310      	adds	r3, #16
 8009778:	4618      	mov	r0, r3
 800977a:	f000 fd0f 	bl	800a19c <xTaskRemoveFromEventList>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009784:	f000 fe10 	bl	800a3a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009788:	7bbb      	ldrb	r3, [r7, #14]
 800978a:	3b01      	subs	r3, #1
 800978c:	b2db      	uxtb	r3, r3
 800978e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009794:	2b00      	cmp	r3, #0
 8009796:	dce9      	bgt.n	800976c <prvUnlockQueue+0x60>
 8009798:	e000      	b.n	800979c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800979a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	22ff      	movs	r2, #255	@ 0xff
 80097a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80097a4:	f001 fc82 	bl	800b0ac <vPortExitCritical>
}
 80097a8:	bf00      	nop
 80097aa:	3710      	adds	r7, #16
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80097b8:	f001 fc46 	bl	800b048 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d102      	bne.n	80097ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80097c4:	2301      	movs	r3, #1
 80097c6:	60fb      	str	r3, [r7, #12]
 80097c8:	e001      	b.n	80097ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80097ca:	2300      	movs	r3, #0
 80097cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80097ce:	f001 fc6d 	bl	800b0ac <vPortExitCritical>

	return xReturn;
 80097d2:	68fb      	ldr	r3, [r7, #12]
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80097e4:	f001 fc30 	bl	800b048 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d102      	bne.n	80097fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80097f4:	2301      	movs	r3, #1
 80097f6:	60fb      	str	r3, [r7, #12]
 80097f8:	e001      	b.n	80097fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80097fa:	2300      	movs	r3, #0
 80097fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80097fe:	f001 fc55 	bl	800b0ac <vPortExitCritical>

	return xReturn;
 8009802:	68fb      	ldr	r3, [r7, #12]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800980c:	b480      	push	{r7}
 800980e:	b085      	sub	sp, #20
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009816:	2300      	movs	r3, #0
 8009818:	60fb      	str	r3, [r7, #12]
 800981a:	e014      	b.n	8009846 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800981c:	4a0f      	ldr	r2, [pc, #60]	@ (800985c <vQueueAddToRegistry+0x50>)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d10b      	bne.n	8009840 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009828:	490c      	ldr	r1, [pc, #48]	@ (800985c <vQueueAddToRegistry+0x50>)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	683a      	ldr	r2, [r7, #0]
 800982e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009832:	4a0a      	ldr	r2, [pc, #40]	@ (800985c <vQueueAddToRegistry+0x50>)
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	00db      	lsls	r3, r3, #3
 8009838:	4413      	add	r3, r2
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800983e:	e006      	b.n	800984e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	3301      	adds	r3, #1
 8009844:	60fb      	str	r3, [r7, #12]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2b07      	cmp	r3, #7
 800984a:	d9e7      	bls.n	800981c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800984c:	bf00      	nop
 800984e:	bf00      	nop
 8009850:	3714      	adds	r7, #20
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	200050e0 	.word	0x200050e0

08009860 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009860:	b580      	push	{r7, lr}
 8009862:	b086      	sub	sp, #24
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009870:	f001 fbea 	bl	800b048 <vPortEnterCritical>
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800987a:	b25b      	sxtb	r3, r3
 800987c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009880:	d103      	bne.n	800988a <vQueueWaitForMessageRestricted+0x2a>
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	2200      	movs	r2, #0
 8009886:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009890:	b25b      	sxtb	r3, r3
 8009892:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009896:	d103      	bne.n	80098a0 <vQueueWaitForMessageRestricted+0x40>
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098a0:	f001 fc04 	bl	800b0ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d106      	bne.n	80098ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	3324      	adds	r3, #36	@ 0x24
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	68b9      	ldr	r1, [r7, #8]
 80098b4:	4618      	mov	r0, r3
 80098b6:	f000 fc45 	bl	800a144 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80098ba:	6978      	ldr	r0, [r7, #20]
 80098bc:	f7ff ff26 	bl	800970c <prvUnlockQueue>
	}
 80098c0:	bf00      	nop
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b08e      	sub	sp, #56	@ 0x38
 80098cc:	af04      	add	r7, sp, #16
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	607a      	str	r2, [r7, #4]
 80098d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80098d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d10b      	bne.n	80098f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80098dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e0:	f383 8811 	msr	BASEPRI, r3
 80098e4:	f3bf 8f6f 	isb	sy
 80098e8:	f3bf 8f4f 	dsb	sy
 80098ec:	623b      	str	r3, [r7, #32]
}
 80098ee:	bf00      	nop
 80098f0:	bf00      	nop
 80098f2:	e7fd      	b.n	80098f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80098f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d10b      	bne.n	8009912 <xTaskCreateStatic+0x4a>
	__asm volatile
 80098fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098fe:	f383 8811 	msr	BASEPRI, r3
 8009902:	f3bf 8f6f 	isb	sy
 8009906:	f3bf 8f4f 	dsb	sy
 800990a:	61fb      	str	r3, [r7, #28]
}
 800990c:	bf00      	nop
 800990e:	bf00      	nop
 8009910:	e7fd      	b.n	800990e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009912:	235c      	movs	r3, #92	@ 0x5c
 8009914:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	2b5c      	cmp	r3, #92	@ 0x5c
 800991a:	d00b      	beq.n	8009934 <xTaskCreateStatic+0x6c>
	__asm volatile
 800991c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009920:	f383 8811 	msr	BASEPRI, r3
 8009924:	f3bf 8f6f 	isb	sy
 8009928:	f3bf 8f4f 	dsb	sy
 800992c:	61bb      	str	r3, [r7, #24]
}
 800992e:	bf00      	nop
 8009930:	bf00      	nop
 8009932:	e7fd      	b.n	8009930 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009934:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009938:	2b00      	cmp	r3, #0
 800993a:	d01e      	beq.n	800997a <xTaskCreateStatic+0xb2>
 800993c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800993e:	2b00      	cmp	r3, #0
 8009940:	d01b      	beq.n	800997a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009944:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800994a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800994c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800994e:	2202      	movs	r2, #2
 8009950:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009954:	2300      	movs	r3, #0
 8009956:	9303      	str	r3, [sp, #12]
 8009958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800995a:	9302      	str	r3, [sp, #8]
 800995c:	f107 0314 	add.w	r3, r7, #20
 8009960:	9301      	str	r3, [sp, #4]
 8009962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009964:	9300      	str	r3, [sp, #0]
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	68b9      	ldr	r1, [r7, #8]
 800996c:	68f8      	ldr	r0, [r7, #12]
 800996e:	f000 f850 	bl	8009a12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009972:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009974:	f000 f8de 	bl	8009b34 <prvAddNewTaskToReadyList>
 8009978:	e001      	b.n	800997e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800997a:	2300      	movs	r3, #0
 800997c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800997e:	697b      	ldr	r3, [r7, #20]
	}
 8009980:	4618      	mov	r0, r3
 8009982:	3728      	adds	r7, #40	@ 0x28
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009988:	b580      	push	{r7, lr}
 800998a:	b08c      	sub	sp, #48	@ 0x30
 800998c:	af04      	add	r7, sp, #16
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	603b      	str	r3, [r7, #0]
 8009994:	4613      	mov	r3, r2
 8009996:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009998:	88fb      	ldrh	r3, [r7, #6]
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	4618      	mov	r0, r3
 800999e:	f001 fc75 	bl	800b28c <pvPortMalloc>
 80099a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d00e      	beq.n	80099c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80099aa:	205c      	movs	r0, #92	@ 0x5c
 80099ac:	f001 fc6e 	bl	800b28c <pvPortMalloc>
 80099b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80099b2:	69fb      	ldr	r3, [r7, #28]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d003      	beq.n	80099c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80099b8:	69fb      	ldr	r3, [r7, #28]
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80099be:	e005      	b.n	80099cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80099c0:	6978      	ldr	r0, [r7, #20]
 80099c2:	f001 fd31 	bl	800b428 <vPortFree>
 80099c6:	e001      	b.n	80099cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80099c8:	2300      	movs	r3, #0
 80099ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80099cc:	69fb      	ldr	r3, [r7, #28]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d017      	beq.n	8009a02 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	2200      	movs	r2, #0
 80099d6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80099da:	88fa      	ldrh	r2, [r7, #6]
 80099dc:	2300      	movs	r3, #0
 80099de:	9303      	str	r3, [sp, #12]
 80099e0:	69fb      	ldr	r3, [r7, #28]
 80099e2:	9302      	str	r3, [sp, #8]
 80099e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e6:	9301      	str	r3, [sp, #4]
 80099e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ea:	9300      	str	r3, [sp, #0]
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	68b9      	ldr	r1, [r7, #8]
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f000 f80e 	bl	8009a12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099f6:	69f8      	ldr	r0, [r7, #28]
 80099f8:	f000 f89c 	bl	8009b34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80099fc:	2301      	movs	r3, #1
 80099fe:	61bb      	str	r3, [r7, #24]
 8009a00:	e002      	b.n	8009a08 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009a06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a08:	69bb      	ldr	r3, [r7, #24]
	}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3720      	adds	r7, #32
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}

08009a12 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a12:	b580      	push	{r7, lr}
 8009a14:	b088      	sub	sp, #32
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	60f8      	str	r0, [r7, #12]
 8009a1a:	60b9      	str	r1, [r7, #8]
 8009a1c:	607a      	str	r2, [r7, #4]
 8009a1e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a22:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	461a      	mov	r2, r3
 8009a2a:	21a5      	movs	r1, #165	@ 0xa5
 8009a2c:	f00f fc4a 	bl	80192c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	009b      	lsls	r3, r3, #2
 8009a3e:	4413      	add	r3, r2
 8009a40:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	f023 0307 	bic.w	r3, r3, #7
 8009a48:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	f003 0307 	and.w	r3, r3, #7
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00b      	beq.n	8009a6c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a58:	f383 8811 	msr	BASEPRI, r3
 8009a5c:	f3bf 8f6f 	isb	sy
 8009a60:	f3bf 8f4f 	dsb	sy
 8009a64:	617b      	str	r3, [r7, #20]
}
 8009a66:	bf00      	nop
 8009a68:	bf00      	nop
 8009a6a:	e7fd      	b.n	8009a68 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d01f      	beq.n	8009ab2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a72:	2300      	movs	r3, #0
 8009a74:	61fb      	str	r3, [r7, #28]
 8009a76:	e012      	b.n	8009a9e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a78:	68ba      	ldr	r2, [r7, #8]
 8009a7a:	69fb      	ldr	r3, [r7, #28]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	7819      	ldrb	r1, [r3, #0]
 8009a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	4413      	add	r3, r2
 8009a86:	3334      	adds	r3, #52	@ 0x34
 8009a88:	460a      	mov	r2, r1
 8009a8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	69fb      	ldr	r3, [r7, #28]
 8009a90:	4413      	add	r3, r2
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d006      	beq.n	8009aa6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	61fb      	str	r3, [r7, #28]
 8009a9e:	69fb      	ldr	r3, [r7, #28]
 8009aa0:	2b0f      	cmp	r3, #15
 8009aa2:	d9e9      	bls.n	8009a78 <prvInitialiseNewTask+0x66>
 8009aa4:	e000      	b.n	8009aa8 <prvInitialiseNewTask+0x96>
			{
				break;
 8009aa6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009ab0:	e003      	b.n	8009aba <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009abc:	2b37      	cmp	r3, #55	@ 0x37
 8009abe:	d901      	bls.n	8009ac4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ac0:	2337      	movs	r3, #55	@ 0x37
 8009ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009acc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ace:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad8:	3304      	adds	r3, #4
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7ff f966 	bl	8008dac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae2:	3318      	adds	r3, #24
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7ff f961 	bl	8008dac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009afe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b02:	2200      	movs	r2, #0
 8009b04:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b0e:	683a      	ldr	r2, [r7, #0]
 8009b10:	68f9      	ldr	r1, [r7, #12]
 8009b12:	69b8      	ldr	r0, [r7, #24]
 8009b14:	f001 f966 	bl	800ade4 <pxPortInitialiseStack>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d002      	beq.n	8009b2a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b2a:	bf00      	nop
 8009b2c:	3720      	adds	r7, #32
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
	...

08009b34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b3c:	f001 fa84 	bl	800b048 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b40:	4b2d      	ldr	r3, [pc, #180]	@ (8009bf8 <prvAddNewTaskToReadyList+0xc4>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	3301      	adds	r3, #1
 8009b46:	4a2c      	ldr	r2, [pc, #176]	@ (8009bf8 <prvAddNewTaskToReadyList+0xc4>)
 8009b48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8009bfc <prvAddNewTaskToReadyList+0xc8>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d109      	bne.n	8009b66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b52:	4a2a      	ldr	r2, [pc, #168]	@ (8009bfc <prvAddNewTaskToReadyList+0xc8>)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b58:	4b27      	ldr	r3, [pc, #156]	@ (8009bf8 <prvAddNewTaskToReadyList+0xc4>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	d110      	bne.n	8009b82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b60:	f000 fc46 	bl	800a3f0 <prvInitialiseTaskLists>
 8009b64:	e00d      	b.n	8009b82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b66:	4b26      	ldr	r3, [pc, #152]	@ (8009c00 <prvAddNewTaskToReadyList+0xcc>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d109      	bne.n	8009b82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b6e:	4b23      	ldr	r3, [pc, #140]	@ (8009bfc <prvAddNewTaskToReadyList+0xc8>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d802      	bhi.n	8009b82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b7c:	4a1f      	ldr	r2, [pc, #124]	@ (8009bfc <prvAddNewTaskToReadyList+0xc8>)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b82:	4b20      	ldr	r3, [pc, #128]	@ (8009c04 <prvAddNewTaskToReadyList+0xd0>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3301      	adds	r3, #1
 8009b88:	4a1e      	ldr	r2, [pc, #120]	@ (8009c04 <prvAddNewTaskToReadyList+0xd0>)
 8009b8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8009c04 <prvAddNewTaskToReadyList+0xd0>)
 8009b8e:	681a      	ldr	r2, [r3, #0]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b98:	4b1b      	ldr	r3, [pc, #108]	@ (8009c08 <prvAddNewTaskToReadyList+0xd4>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d903      	bls.n	8009ba8 <prvAddNewTaskToReadyList+0x74>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba4:	4a18      	ldr	r2, [pc, #96]	@ (8009c08 <prvAddNewTaskToReadyList+0xd4>)
 8009ba6:	6013      	str	r3, [r2, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bac:	4613      	mov	r3, r2
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	4413      	add	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4a15      	ldr	r2, [pc, #84]	@ (8009c0c <prvAddNewTaskToReadyList+0xd8>)
 8009bb6:	441a      	add	r2, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	3304      	adds	r3, #4
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	4610      	mov	r0, r2
 8009bc0:	f7ff f901 	bl	8008dc6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009bc4:	f001 fa72 	bl	800b0ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8009c00 <prvAddNewTaskToReadyList+0xcc>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d00e      	beq.n	8009bee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8009bfc <prvAddNewTaskToReadyList+0xc8>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d207      	bcs.n	8009bee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009bde:	4b0c      	ldr	r3, [pc, #48]	@ (8009c10 <prvAddNewTaskToReadyList+0xdc>)
 8009be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009be4:	601a      	str	r2, [r3, #0]
 8009be6:	f3bf 8f4f 	dsb	sy
 8009bea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bee:	bf00      	nop
 8009bf0:	3708      	adds	r7, #8
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	200055f4 	.word	0x200055f4
 8009bfc:	20005120 	.word	0x20005120
 8009c00:	20005600 	.word	0x20005600
 8009c04:	20005610 	.word	0x20005610
 8009c08:	200055fc 	.word	0x200055fc
 8009c0c:	20005124 	.word	0x20005124
 8009c10:	e000ed04 	.word	0xe000ed04

08009c14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d018      	beq.n	8009c58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009c26:	4b14      	ldr	r3, [pc, #80]	@ (8009c78 <vTaskDelay+0x64>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d00b      	beq.n	8009c46 <vTaskDelay+0x32>
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	60bb      	str	r3, [r7, #8]
}
 8009c40:	bf00      	nop
 8009c42:	bf00      	nop
 8009c44:	e7fd      	b.n	8009c42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c46:	f000 f883 	bl	8009d50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009c4a:	2100      	movs	r1, #0
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 fd1b 	bl	800a688 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c52:	f000 f88b 	bl	8009d6c <xTaskResumeAll>
 8009c56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d107      	bne.n	8009c6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009c5e:	4b07      	ldr	r3, [pc, #28]	@ (8009c7c <vTaskDelay+0x68>)
 8009c60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c64:	601a      	str	r2, [r3, #0]
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c6e:	bf00      	nop
 8009c70:	3710      	adds	r7, #16
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	2000561c 	.word	0x2000561c
 8009c7c:	e000ed04 	.word	0xe000ed04

08009c80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b08a      	sub	sp, #40	@ 0x28
 8009c84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009c86:	2300      	movs	r3, #0
 8009c88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009c8e:	463a      	mov	r2, r7
 8009c90:	1d39      	adds	r1, r7, #4
 8009c92:	f107 0308 	add.w	r3, r7, #8
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7ff f834 	bl	8008d04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009c9c:	6839      	ldr	r1, [r7, #0]
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	68ba      	ldr	r2, [r7, #8]
 8009ca2:	9202      	str	r2, [sp, #8]
 8009ca4:	9301      	str	r3, [sp, #4]
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	2300      	movs	r3, #0
 8009cac:	460a      	mov	r2, r1
 8009cae:	4922      	ldr	r1, [pc, #136]	@ (8009d38 <vTaskStartScheduler+0xb8>)
 8009cb0:	4822      	ldr	r0, [pc, #136]	@ (8009d3c <vTaskStartScheduler+0xbc>)
 8009cb2:	f7ff fe09 	bl	80098c8 <xTaskCreateStatic>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	4a21      	ldr	r2, [pc, #132]	@ (8009d40 <vTaskStartScheduler+0xc0>)
 8009cba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009cbc:	4b20      	ldr	r3, [pc, #128]	@ (8009d40 <vTaskStartScheduler+0xc0>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d002      	beq.n	8009cca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	617b      	str	r3, [r7, #20]
 8009cc8:	e001      	b.n	8009cce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d102      	bne.n	8009cda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009cd4:	f000 fd2c 	bl	800a730 <xTimerCreateTimerTask>
 8009cd8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d116      	bne.n	8009d0e <vTaskStartScheduler+0x8e>
	__asm volatile
 8009ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce4:	f383 8811 	msr	BASEPRI, r3
 8009ce8:	f3bf 8f6f 	isb	sy
 8009cec:	f3bf 8f4f 	dsb	sy
 8009cf0:	613b      	str	r3, [r7, #16]
}
 8009cf2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009cf4:	4b13      	ldr	r3, [pc, #76]	@ (8009d44 <vTaskStartScheduler+0xc4>)
 8009cf6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009cfa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009cfc:	4b12      	ldr	r3, [pc, #72]	@ (8009d48 <vTaskStartScheduler+0xc8>)
 8009cfe:	2201      	movs	r2, #1
 8009d00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009d02:	4b12      	ldr	r3, [pc, #72]	@ (8009d4c <vTaskStartScheduler+0xcc>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009d08:	f001 f8fa 	bl	800af00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009d0c:	e00f      	b.n	8009d2e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d14:	d10b      	bne.n	8009d2e <vTaskStartScheduler+0xae>
	__asm volatile
 8009d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1a:	f383 8811 	msr	BASEPRI, r3
 8009d1e:	f3bf 8f6f 	isb	sy
 8009d22:	f3bf 8f4f 	dsb	sy
 8009d26:	60fb      	str	r3, [r7, #12]
}
 8009d28:	bf00      	nop
 8009d2a:	bf00      	nop
 8009d2c:	e7fd      	b.n	8009d2a <vTaskStartScheduler+0xaa>
}
 8009d2e:	bf00      	nop
 8009d30:	3718      	adds	r7, #24
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
 8009d36:	bf00      	nop
 8009d38:	0801a29c 	.word	0x0801a29c
 8009d3c:	0800a3c1 	.word	0x0800a3c1
 8009d40:	20005618 	.word	0x20005618
 8009d44:	20005614 	.word	0x20005614
 8009d48:	20005600 	.word	0x20005600
 8009d4c:	200055f8 	.word	0x200055f8

08009d50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009d50:	b480      	push	{r7}
 8009d52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009d54:	4b04      	ldr	r3, [pc, #16]	@ (8009d68 <vTaskSuspendAll+0x18>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	3301      	adds	r3, #1
 8009d5a:	4a03      	ldr	r2, [pc, #12]	@ (8009d68 <vTaskSuspendAll+0x18>)
 8009d5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009d5e:	bf00      	nop
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr
 8009d68:	2000561c 	.word	0x2000561c

08009d6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d72:	2300      	movs	r3, #0
 8009d74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d76:	2300      	movs	r3, #0
 8009d78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d7a:	4b42      	ldr	r3, [pc, #264]	@ (8009e84 <xTaskResumeAll+0x118>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d10b      	bne.n	8009d9a <xTaskResumeAll+0x2e>
	__asm volatile
 8009d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d86:	f383 8811 	msr	BASEPRI, r3
 8009d8a:	f3bf 8f6f 	isb	sy
 8009d8e:	f3bf 8f4f 	dsb	sy
 8009d92:	603b      	str	r3, [r7, #0]
}
 8009d94:	bf00      	nop
 8009d96:	bf00      	nop
 8009d98:	e7fd      	b.n	8009d96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d9a:	f001 f955 	bl	800b048 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d9e:	4b39      	ldr	r3, [pc, #228]	@ (8009e84 <xTaskResumeAll+0x118>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	3b01      	subs	r3, #1
 8009da4:	4a37      	ldr	r2, [pc, #220]	@ (8009e84 <xTaskResumeAll+0x118>)
 8009da6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009da8:	4b36      	ldr	r3, [pc, #216]	@ (8009e84 <xTaskResumeAll+0x118>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d162      	bne.n	8009e76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009db0:	4b35      	ldr	r3, [pc, #212]	@ (8009e88 <xTaskResumeAll+0x11c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d05e      	beq.n	8009e76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009db8:	e02f      	b.n	8009e1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dba:	4b34      	ldr	r3, [pc, #208]	@ (8009e8c <xTaskResumeAll+0x120>)
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	3318      	adds	r3, #24
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7ff f85a 	bl	8008e80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	3304      	adds	r3, #4
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f7ff f855 	bl	8008e80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dda:	4b2d      	ldr	r3, [pc, #180]	@ (8009e90 <xTaskResumeAll+0x124>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d903      	bls.n	8009dea <xTaskResumeAll+0x7e>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de6:	4a2a      	ldr	r2, [pc, #168]	@ (8009e90 <xTaskResumeAll+0x124>)
 8009de8:	6013      	str	r3, [r2, #0]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dee:	4613      	mov	r3, r2
 8009df0:	009b      	lsls	r3, r3, #2
 8009df2:	4413      	add	r3, r2
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	4a27      	ldr	r2, [pc, #156]	@ (8009e94 <xTaskResumeAll+0x128>)
 8009df8:	441a      	add	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3304      	adds	r3, #4
 8009dfe:	4619      	mov	r1, r3
 8009e00:	4610      	mov	r0, r2
 8009e02:	f7fe ffe0 	bl	8008dc6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e0a:	4b23      	ldr	r3, [pc, #140]	@ (8009e98 <xTaskResumeAll+0x12c>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d302      	bcc.n	8009e1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009e14:	4b21      	ldr	r3, [pc, #132]	@ (8009e9c <xTaskResumeAll+0x130>)
 8009e16:	2201      	movs	r2, #1
 8009e18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8009e8c <xTaskResumeAll+0x120>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1cb      	bne.n	8009dba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d001      	beq.n	8009e2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009e28:	f000 fb80 	bl	800a52c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ea0 <xTaskResumeAll+0x134>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d010      	beq.n	8009e5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009e38:	f000 f846 	bl	8009ec8 <xTaskIncrementTick>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d002      	beq.n	8009e48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009e42:	4b16      	ldr	r3, [pc, #88]	@ (8009e9c <xTaskResumeAll+0x130>)
 8009e44:	2201      	movs	r2, #1
 8009e46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	3b01      	subs	r3, #1
 8009e4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d1f1      	bne.n	8009e38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009e54:	4b12      	ldr	r3, [pc, #72]	@ (8009ea0 <xTaskResumeAll+0x134>)
 8009e56:	2200      	movs	r2, #0
 8009e58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009e5a:	4b10      	ldr	r3, [pc, #64]	@ (8009e9c <xTaskResumeAll+0x130>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d009      	beq.n	8009e76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e62:	2301      	movs	r3, #1
 8009e64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e66:	4b0f      	ldr	r3, [pc, #60]	@ (8009ea4 <xTaskResumeAll+0x138>)
 8009e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e6c:	601a      	str	r2, [r3, #0]
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e76:	f001 f919 	bl	800b0ac <vPortExitCritical>

	return xAlreadyYielded;
 8009e7a:	68bb      	ldr	r3, [r7, #8]
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}
 8009e84:	2000561c 	.word	0x2000561c
 8009e88:	200055f4 	.word	0x200055f4
 8009e8c:	200055b4 	.word	0x200055b4
 8009e90:	200055fc 	.word	0x200055fc
 8009e94:	20005124 	.word	0x20005124
 8009e98:	20005120 	.word	0x20005120
 8009e9c:	20005608 	.word	0x20005608
 8009ea0:	20005604 	.word	0x20005604
 8009ea4:	e000ed04 	.word	0xe000ed04

08009ea8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009eae:	4b05      	ldr	r3, [pc, #20]	@ (8009ec4 <xTaskGetTickCount+0x1c>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009eb4:	687b      	ldr	r3, [r7, #4]
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	370c      	adds	r7, #12
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop
 8009ec4:	200055f8 	.word	0x200055f8

08009ec8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b086      	sub	sp, #24
 8009ecc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ed2:	4b4f      	ldr	r3, [pc, #316]	@ (800a010 <xTaskIncrementTick+0x148>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f040 8090 	bne.w	8009ffc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009edc:	4b4d      	ldr	r3, [pc, #308]	@ (800a014 <xTaskIncrementTick+0x14c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009ee4:	4a4b      	ldr	r2, [pc, #300]	@ (800a014 <xTaskIncrementTick+0x14c>)
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d121      	bne.n	8009f34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ef0:	4b49      	ldr	r3, [pc, #292]	@ (800a018 <xTaskIncrementTick+0x150>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d00b      	beq.n	8009f12 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009efe:	f383 8811 	msr	BASEPRI, r3
 8009f02:	f3bf 8f6f 	isb	sy
 8009f06:	f3bf 8f4f 	dsb	sy
 8009f0a:	603b      	str	r3, [r7, #0]
}
 8009f0c:	bf00      	nop
 8009f0e:	bf00      	nop
 8009f10:	e7fd      	b.n	8009f0e <xTaskIncrementTick+0x46>
 8009f12:	4b41      	ldr	r3, [pc, #260]	@ (800a018 <xTaskIncrementTick+0x150>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	60fb      	str	r3, [r7, #12]
 8009f18:	4b40      	ldr	r3, [pc, #256]	@ (800a01c <xTaskIncrementTick+0x154>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a3e      	ldr	r2, [pc, #248]	@ (800a018 <xTaskIncrementTick+0x150>)
 8009f1e:	6013      	str	r3, [r2, #0]
 8009f20:	4a3e      	ldr	r2, [pc, #248]	@ (800a01c <xTaskIncrementTick+0x154>)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	6013      	str	r3, [r2, #0]
 8009f26:	4b3e      	ldr	r3, [pc, #248]	@ (800a020 <xTaskIncrementTick+0x158>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	4a3c      	ldr	r2, [pc, #240]	@ (800a020 <xTaskIncrementTick+0x158>)
 8009f2e:	6013      	str	r3, [r2, #0]
 8009f30:	f000 fafc 	bl	800a52c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f34:	4b3b      	ldr	r3, [pc, #236]	@ (800a024 <xTaskIncrementTick+0x15c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	693a      	ldr	r2, [r7, #16]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d349      	bcc.n	8009fd2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f3e:	4b36      	ldr	r3, [pc, #216]	@ (800a018 <xTaskIncrementTick+0x150>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d104      	bne.n	8009f52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f48:	4b36      	ldr	r3, [pc, #216]	@ (800a024 <xTaskIncrementTick+0x15c>)
 8009f4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f4e:	601a      	str	r2, [r3, #0]
					break;
 8009f50:	e03f      	b.n	8009fd2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f52:	4b31      	ldr	r3, [pc, #196]	@ (800a018 <xTaskIncrementTick+0x150>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f62:	693a      	ldr	r2, [r7, #16]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d203      	bcs.n	8009f72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009f6a:	4a2e      	ldr	r2, [pc, #184]	@ (800a024 <xTaskIncrementTick+0x15c>)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f70:	e02f      	b.n	8009fd2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	3304      	adds	r3, #4
 8009f76:	4618      	mov	r0, r3
 8009f78:	f7fe ff82 	bl	8008e80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d004      	beq.n	8009f8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	3318      	adds	r3, #24
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe ff79 	bl	8008e80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f92:	4b25      	ldr	r3, [pc, #148]	@ (800a028 <xTaskIncrementTick+0x160>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d903      	bls.n	8009fa2 <xTaskIncrementTick+0xda>
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f9e:	4a22      	ldr	r2, [pc, #136]	@ (800a028 <xTaskIncrementTick+0x160>)
 8009fa0:	6013      	str	r3, [r2, #0]
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	4413      	add	r3, r2
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	4a1f      	ldr	r2, [pc, #124]	@ (800a02c <xTaskIncrementTick+0x164>)
 8009fb0:	441a      	add	r2, r3
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	3304      	adds	r3, #4
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	4610      	mov	r0, r2
 8009fba:	f7fe ff04 	bl	8008dc6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc2:	4b1b      	ldr	r3, [pc, #108]	@ (800a030 <xTaskIncrementTick+0x168>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d3b8      	bcc.n	8009f3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fd0:	e7b5      	b.n	8009f3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009fd2:	4b17      	ldr	r3, [pc, #92]	@ (800a030 <xTaskIncrementTick+0x168>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fd8:	4914      	ldr	r1, [pc, #80]	@ (800a02c <xTaskIncrementTick+0x164>)
 8009fda:	4613      	mov	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	440b      	add	r3, r1
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d901      	bls.n	8009fee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009fea:	2301      	movs	r3, #1
 8009fec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009fee:	4b11      	ldr	r3, [pc, #68]	@ (800a034 <xTaskIncrementTick+0x16c>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d007      	beq.n	800a006 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	617b      	str	r3, [r7, #20]
 8009ffa:	e004      	b.n	800a006 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009ffc:	4b0e      	ldr	r3, [pc, #56]	@ (800a038 <xTaskIncrementTick+0x170>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	3301      	adds	r3, #1
 800a002:	4a0d      	ldr	r2, [pc, #52]	@ (800a038 <xTaskIncrementTick+0x170>)
 800a004:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a006:	697b      	ldr	r3, [r7, #20]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3718      	adds	r7, #24
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	2000561c 	.word	0x2000561c
 800a014:	200055f8 	.word	0x200055f8
 800a018:	200055ac 	.word	0x200055ac
 800a01c:	200055b0 	.word	0x200055b0
 800a020:	2000560c 	.word	0x2000560c
 800a024:	20005614 	.word	0x20005614
 800a028:	200055fc 	.word	0x200055fc
 800a02c:	20005124 	.word	0x20005124
 800a030:	20005120 	.word	0x20005120
 800a034:	20005608 	.word	0x20005608
 800a038:	20005604 	.word	0x20005604

0800a03c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a042:	4b28      	ldr	r3, [pc, #160]	@ (800a0e4 <vTaskSwitchContext+0xa8>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d003      	beq.n	800a052 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a04a:	4b27      	ldr	r3, [pc, #156]	@ (800a0e8 <vTaskSwitchContext+0xac>)
 800a04c:	2201      	movs	r2, #1
 800a04e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a050:	e042      	b.n	800a0d8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a052:	4b25      	ldr	r3, [pc, #148]	@ (800a0e8 <vTaskSwitchContext+0xac>)
 800a054:	2200      	movs	r2, #0
 800a056:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a058:	4b24      	ldr	r3, [pc, #144]	@ (800a0ec <vTaskSwitchContext+0xb0>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	60fb      	str	r3, [r7, #12]
 800a05e:	e011      	b.n	800a084 <vTaskSwitchContext+0x48>
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d10b      	bne.n	800a07e <vTaskSwitchContext+0x42>
	__asm volatile
 800a066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06a:	f383 8811 	msr	BASEPRI, r3
 800a06e:	f3bf 8f6f 	isb	sy
 800a072:	f3bf 8f4f 	dsb	sy
 800a076:	607b      	str	r3, [r7, #4]
}
 800a078:	bf00      	nop
 800a07a:	bf00      	nop
 800a07c:	e7fd      	b.n	800a07a <vTaskSwitchContext+0x3e>
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	3b01      	subs	r3, #1
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	491a      	ldr	r1, [pc, #104]	@ (800a0f0 <vTaskSwitchContext+0xb4>)
 800a086:	68fa      	ldr	r2, [r7, #12]
 800a088:	4613      	mov	r3, r2
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	4413      	add	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	440b      	add	r3, r1
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d0e3      	beq.n	800a060 <vTaskSwitchContext+0x24>
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	4613      	mov	r3, r2
 800a09c:	009b      	lsls	r3, r3, #2
 800a09e:	4413      	add	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	4a13      	ldr	r2, [pc, #76]	@ (800a0f0 <vTaskSwitchContext+0xb4>)
 800a0a4:	4413      	add	r3, r2
 800a0a6:	60bb      	str	r3, [r7, #8]
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	685a      	ldr	r2, [r3, #4]
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	605a      	str	r2, [r3, #4]
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	3308      	adds	r3, #8
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	d104      	bne.n	800a0c8 <vTaskSwitchContext+0x8c>
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	685b      	ldr	r3, [r3, #4]
 800a0c2:	685a      	ldr	r2, [r3, #4]
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	605a      	str	r2, [r3, #4]
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	4a09      	ldr	r2, [pc, #36]	@ (800a0f4 <vTaskSwitchContext+0xb8>)
 800a0d0:	6013      	str	r3, [r2, #0]
 800a0d2:	4a06      	ldr	r2, [pc, #24]	@ (800a0ec <vTaskSwitchContext+0xb0>)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6013      	str	r3, [r2, #0]
}
 800a0d8:	bf00      	nop
 800a0da:	3714      	adds	r7, #20
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr
 800a0e4:	2000561c 	.word	0x2000561c
 800a0e8:	20005608 	.word	0x20005608
 800a0ec:	200055fc 	.word	0x200055fc
 800a0f0:	20005124 	.word	0x20005124
 800a0f4:	20005120 	.word	0x20005120

0800a0f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d10b      	bne.n	800a120 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a10c:	f383 8811 	msr	BASEPRI, r3
 800a110:	f3bf 8f6f 	isb	sy
 800a114:	f3bf 8f4f 	dsb	sy
 800a118:	60fb      	str	r3, [r7, #12]
}
 800a11a:	bf00      	nop
 800a11c:	bf00      	nop
 800a11e:	e7fd      	b.n	800a11c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a120:	4b07      	ldr	r3, [pc, #28]	@ (800a140 <vTaskPlaceOnEventList+0x48>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	3318      	adds	r3, #24
 800a126:	4619      	mov	r1, r3
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f7fe fe70 	bl	8008e0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a12e:	2101      	movs	r1, #1
 800a130:	6838      	ldr	r0, [r7, #0]
 800a132:	f000 faa9 	bl	800a688 <prvAddCurrentTaskToDelayedList>
}
 800a136:	bf00      	nop
 800a138:	3710      	adds	r7, #16
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	20005120 	.word	0x20005120

0800a144 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a144:	b580      	push	{r7, lr}
 800a146:	b086      	sub	sp, #24
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d10b      	bne.n	800a16e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15a:	f383 8811 	msr	BASEPRI, r3
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	617b      	str	r3, [r7, #20]
}
 800a168:	bf00      	nop
 800a16a:	bf00      	nop
 800a16c:	e7fd      	b.n	800a16a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a16e:	4b0a      	ldr	r3, [pc, #40]	@ (800a198 <vTaskPlaceOnEventListRestricted+0x54>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	3318      	adds	r3, #24
 800a174:	4619      	mov	r1, r3
 800a176:	68f8      	ldr	r0, [r7, #12]
 800a178:	f7fe fe25 	bl	8008dc6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d002      	beq.n	800a188 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a182:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a186:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a188:	6879      	ldr	r1, [r7, #4]
 800a18a:	68b8      	ldr	r0, [r7, #8]
 800a18c:	f000 fa7c 	bl	800a688 <prvAddCurrentTaskToDelayedList>
	}
 800a190:	bf00      	nop
 800a192:	3718      	adds	r7, #24
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}
 800a198:	20005120 	.word	0x20005120

0800a19c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b086      	sub	sp, #24
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d10b      	bne.n	800a1ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a1b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b6:	f383 8811 	msr	BASEPRI, r3
 800a1ba:	f3bf 8f6f 	isb	sy
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	60fb      	str	r3, [r7, #12]
}
 800a1c4:	bf00      	nop
 800a1c6:	bf00      	nop
 800a1c8:	e7fd      	b.n	800a1c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	3318      	adds	r3, #24
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7fe fe56 	bl	8008e80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1d4:	4b1d      	ldr	r3, [pc, #116]	@ (800a24c <xTaskRemoveFromEventList+0xb0>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d11d      	bne.n	800a218 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	3304      	adds	r3, #4
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7fe fe4d 	bl	8008e80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ea:	4b19      	ldr	r3, [pc, #100]	@ (800a250 <xTaskRemoveFromEventList+0xb4>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d903      	bls.n	800a1fa <xTaskRemoveFromEventList+0x5e>
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f6:	4a16      	ldr	r2, [pc, #88]	@ (800a250 <xTaskRemoveFromEventList+0xb4>)
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1fe:	4613      	mov	r3, r2
 800a200:	009b      	lsls	r3, r3, #2
 800a202:	4413      	add	r3, r2
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	4a13      	ldr	r2, [pc, #76]	@ (800a254 <xTaskRemoveFromEventList+0xb8>)
 800a208:	441a      	add	r2, r3
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	3304      	adds	r3, #4
 800a20e:	4619      	mov	r1, r3
 800a210:	4610      	mov	r0, r2
 800a212:	f7fe fdd8 	bl	8008dc6 <vListInsertEnd>
 800a216:	e005      	b.n	800a224 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	3318      	adds	r3, #24
 800a21c:	4619      	mov	r1, r3
 800a21e:	480e      	ldr	r0, [pc, #56]	@ (800a258 <xTaskRemoveFromEventList+0xbc>)
 800a220:	f7fe fdd1 	bl	8008dc6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a228:	4b0c      	ldr	r3, [pc, #48]	@ (800a25c <xTaskRemoveFromEventList+0xc0>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a22e:	429a      	cmp	r2, r3
 800a230:	d905      	bls.n	800a23e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a232:	2301      	movs	r3, #1
 800a234:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a236:	4b0a      	ldr	r3, [pc, #40]	@ (800a260 <xTaskRemoveFromEventList+0xc4>)
 800a238:	2201      	movs	r2, #1
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	e001      	b.n	800a242 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a23e:	2300      	movs	r3, #0
 800a240:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a242:	697b      	ldr	r3, [r7, #20]
}
 800a244:	4618      	mov	r0, r3
 800a246:	3718      	adds	r7, #24
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}
 800a24c:	2000561c 	.word	0x2000561c
 800a250:	200055fc 	.word	0x200055fc
 800a254:	20005124 	.word	0x20005124
 800a258:	200055b4 	.word	0x200055b4
 800a25c:	20005120 	.word	0x20005120
 800a260:	20005608 	.word	0x20005608

0800a264 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d10b      	bne.n	800a28a <vTaskSetTimeOutState+0x26>
	__asm volatile
 800a272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a276:	f383 8811 	msr	BASEPRI, r3
 800a27a:	f3bf 8f6f 	isb	sy
 800a27e:	f3bf 8f4f 	dsb	sy
 800a282:	60fb      	str	r3, [r7, #12]
}
 800a284:	bf00      	nop
 800a286:	bf00      	nop
 800a288:	e7fd      	b.n	800a286 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800a28a:	f000 fedd 	bl	800b048 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a28e:	4b07      	ldr	r3, [pc, #28]	@ (800a2ac <vTaskSetTimeOutState+0x48>)
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800a296:	4b06      	ldr	r3, [pc, #24]	@ (800a2b0 <vTaskSetTimeOutState+0x4c>)
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800a29e:	f000 ff05 	bl	800b0ac <vPortExitCritical>
}
 800a2a2:	bf00      	nop
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	2000560c 	.word	0x2000560c
 800a2b0:	200055f8 	.word	0x200055f8

0800a2b4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a2bc:	4b06      	ldr	r3, [pc, #24]	@ (800a2d8 <vTaskInternalSetTimeOutState+0x24>)
 800a2be:	681a      	ldr	r2, [r3, #0]
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a2c4:	4b05      	ldr	r3, [pc, #20]	@ (800a2dc <vTaskInternalSetTimeOutState+0x28>)
 800a2c6:	681a      	ldr	r2, [r3, #0]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	605a      	str	r2, [r3, #4]
}
 800a2cc:	bf00      	nop
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr
 800a2d8:	2000560c 	.word	0x2000560c
 800a2dc:	200055f8 	.word	0x200055f8

0800a2e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b088      	sub	sp, #32
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d10b      	bne.n	800a308 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f4:	f383 8811 	msr	BASEPRI, r3
 800a2f8:	f3bf 8f6f 	isb	sy
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	613b      	str	r3, [r7, #16]
}
 800a302:	bf00      	nop
 800a304:	bf00      	nop
 800a306:	e7fd      	b.n	800a304 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d10b      	bne.n	800a326 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	60fb      	str	r3, [r7, #12]
}
 800a320:	bf00      	nop
 800a322:	bf00      	nop
 800a324:	e7fd      	b.n	800a322 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a326:	f000 fe8f 	bl	800b048 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a32a:	4b1d      	ldr	r3, [pc, #116]	@ (800a3a0 <xTaskCheckForTimeOut+0xc0>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	69ba      	ldr	r2, [r7, #24]
 800a336:	1ad3      	subs	r3, r2, r3
 800a338:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a342:	d102      	bne.n	800a34a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a344:	2300      	movs	r3, #0
 800a346:	61fb      	str	r3, [r7, #28]
 800a348:	e023      	b.n	800a392 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	4b15      	ldr	r3, [pc, #84]	@ (800a3a4 <xTaskCheckForTimeOut+0xc4>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	429a      	cmp	r2, r3
 800a354:	d007      	beq.n	800a366 <xTaskCheckForTimeOut+0x86>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	69ba      	ldr	r2, [r7, #24]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d302      	bcc.n	800a366 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a360:	2301      	movs	r3, #1
 800a362:	61fb      	str	r3, [r7, #28]
 800a364:	e015      	b.n	800a392 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	697a      	ldr	r2, [r7, #20]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d20b      	bcs.n	800a388 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	1ad2      	subs	r2, r2, r3
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7ff ff99 	bl	800a2b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a382:	2300      	movs	r3, #0
 800a384:	61fb      	str	r3, [r7, #28]
 800a386:	e004      	b.n	800a392 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	2200      	movs	r2, #0
 800a38c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a38e:	2301      	movs	r3, #1
 800a390:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a392:	f000 fe8b 	bl	800b0ac <vPortExitCritical>

	return xReturn;
 800a396:	69fb      	ldr	r3, [r7, #28]
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3720      	adds	r7, #32
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}
 800a3a0:	200055f8 	.word	0x200055f8
 800a3a4:	2000560c 	.word	0x2000560c

0800a3a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a3ac:	4b03      	ldr	r3, [pc, #12]	@ (800a3bc <vTaskMissedYield+0x14>)
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	601a      	str	r2, [r3, #0]
}
 800a3b2:	bf00      	nop
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	20005608 	.word	0x20005608

0800a3c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b082      	sub	sp, #8
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a3c8:	f000 f852 	bl	800a470 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a3cc:	4b06      	ldr	r3, [pc, #24]	@ (800a3e8 <prvIdleTask+0x28>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d9f9      	bls.n	800a3c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a3d4:	4b05      	ldr	r3, [pc, #20]	@ (800a3ec <prvIdleTask+0x2c>)
 800a3d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3da:	601a      	str	r2, [r3, #0]
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a3e4:	e7f0      	b.n	800a3c8 <prvIdleTask+0x8>
 800a3e6:	bf00      	nop
 800a3e8:	20005124 	.word	0x20005124
 800a3ec:	e000ed04 	.word	0xe000ed04

0800a3f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	607b      	str	r3, [r7, #4]
 800a3fa:	e00c      	b.n	800a416 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	4613      	mov	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	4413      	add	r3, r2
 800a404:	009b      	lsls	r3, r3, #2
 800a406:	4a12      	ldr	r2, [pc, #72]	@ (800a450 <prvInitialiseTaskLists+0x60>)
 800a408:	4413      	add	r3, r2
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7fe fcae 	bl	8008d6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	3301      	adds	r3, #1
 800a414:	607b      	str	r3, [r7, #4]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2b37      	cmp	r3, #55	@ 0x37
 800a41a:	d9ef      	bls.n	800a3fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a41c:	480d      	ldr	r0, [pc, #52]	@ (800a454 <prvInitialiseTaskLists+0x64>)
 800a41e:	f7fe fca5 	bl	8008d6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a422:	480d      	ldr	r0, [pc, #52]	@ (800a458 <prvInitialiseTaskLists+0x68>)
 800a424:	f7fe fca2 	bl	8008d6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a428:	480c      	ldr	r0, [pc, #48]	@ (800a45c <prvInitialiseTaskLists+0x6c>)
 800a42a:	f7fe fc9f 	bl	8008d6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a42e:	480c      	ldr	r0, [pc, #48]	@ (800a460 <prvInitialiseTaskLists+0x70>)
 800a430:	f7fe fc9c 	bl	8008d6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a434:	480b      	ldr	r0, [pc, #44]	@ (800a464 <prvInitialiseTaskLists+0x74>)
 800a436:	f7fe fc99 	bl	8008d6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a43a:	4b0b      	ldr	r3, [pc, #44]	@ (800a468 <prvInitialiseTaskLists+0x78>)
 800a43c:	4a05      	ldr	r2, [pc, #20]	@ (800a454 <prvInitialiseTaskLists+0x64>)
 800a43e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a440:	4b0a      	ldr	r3, [pc, #40]	@ (800a46c <prvInitialiseTaskLists+0x7c>)
 800a442:	4a05      	ldr	r2, [pc, #20]	@ (800a458 <prvInitialiseTaskLists+0x68>)
 800a444:	601a      	str	r2, [r3, #0]
}
 800a446:	bf00      	nop
 800a448:	3708      	adds	r7, #8
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	bf00      	nop
 800a450:	20005124 	.word	0x20005124
 800a454:	20005584 	.word	0x20005584
 800a458:	20005598 	.word	0x20005598
 800a45c:	200055b4 	.word	0x200055b4
 800a460:	200055c8 	.word	0x200055c8
 800a464:	200055e0 	.word	0x200055e0
 800a468:	200055ac 	.word	0x200055ac
 800a46c:	200055b0 	.word	0x200055b0

0800a470 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b082      	sub	sp, #8
 800a474:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a476:	e019      	b.n	800a4ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a478:	f000 fde6 	bl	800b048 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a47c:	4b10      	ldr	r3, [pc, #64]	@ (800a4c0 <prvCheckTasksWaitingTermination+0x50>)
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	68db      	ldr	r3, [r3, #12]
 800a482:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	3304      	adds	r3, #4
 800a488:	4618      	mov	r0, r3
 800a48a:	f7fe fcf9 	bl	8008e80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a48e:	4b0d      	ldr	r3, [pc, #52]	@ (800a4c4 <prvCheckTasksWaitingTermination+0x54>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	3b01      	subs	r3, #1
 800a494:	4a0b      	ldr	r2, [pc, #44]	@ (800a4c4 <prvCheckTasksWaitingTermination+0x54>)
 800a496:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a498:	4b0b      	ldr	r3, [pc, #44]	@ (800a4c8 <prvCheckTasksWaitingTermination+0x58>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	3b01      	subs	r3, #1
 800a49e:	4a0a      	ldr	r2, [pc, #40]	@ (800a4c8 <prvCheckTasksWaitingTermination+0x58>)
 800a4a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a4a2:	f000 fe03 	bl	800b0ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f810 	bl	800a4cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a4ac:	4b06      	ldr	r3, [pc, #24]	@ (800a4c8 <prvCheckTasksWaitingTermination+0x58>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d1e1      	bne.n	800a478 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a4b4:	bf00      	nop
 800a4b6:	bf00      	nop
 800a4b8:	3708      	adds	r7, #8
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	bf00      	nop
 800a4c0:	200055c8 	.word	0x200055c8
 800a4c4:	200055f4 	.word	0x200055f4
 800a4c8:	200055dc 	.word	0x200055dc

0800a4cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b084      	sub	sp, #16
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d108      	bne.n	800a4f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f000 ffa0 	bl	800b428 <vPortFree>
				vPortFree( pxTCB );
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 ff9d 	bl	800b428 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a4ee:	e019      	b.n	800a524 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d103      	bne.n	800a502 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 ff94 	bl	800b428 <vPortFree>
	}
 800a500:	e010      	b.n	800a524 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d00b      	beq.n	800a524 <prvDeleteTCB+0x58>
	__asm volatile
 800a50c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a510:	f383 8811 	msr	BASEPRI, r3
 800a514:	f3bf 8f6f 	isb	sy
 800a518:	f3bf 8f4f 	dsb	sy
 800a51c:	60fb      	str	r3, [r7, #12]
}
 800a51e:	bf00      	nop
 800a520:	bf00      	nop
 800a522:	e7fd      	b.n	800a520 <prvDeleteTCB+0x54>
	}
 800a524:	bf00      	nop
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a532:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <prvResetNextTaskUnblockTime+0x38>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d104      	bne.n	800a546 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a53c:	4b0a      	ldr	r3, [pc, #40]	@ (800a568 <prvResetNextTaskUnblockTime+0x3c>)
 800a53e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a542:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a544:	e008      	b.n	800a558 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a546:	4b07      	ldr	r3, [pc, #28]	@ (800a564 <prvResetNextTaskUnblockTime+0x38>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	68db      	ldr	r3, [r3, #12]
 800a54e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	685b      	ldr	r3, [r3, #4]
 800a554:	4a04      	ldr	r2, [pc, #16]	@ (800a568 <prvResetNextTaskUnblockTime+0x3c>)
 800a556:	6013      	str	r3, [r2, #0]
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr
 800a564:	200055ac 	.word	0x200055ac
 800a568:	20005614 	.word	0x20005614

0800a56c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a56c:	b480      	push	{r7}
 800a56e:	b083      	sub	sp, #12
 800a570:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a572:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a0 <xTaskGetSchedulerState+0x34>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d102      	bne.n	800a580 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a57a:	2301      	movs	r3, #1
 800a57c:	607b      	str	r3, [r7, #4]
 800a57e:	e008      	b.n	800a592 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a580:	4b08      	ldr	r3, [pc, #32]	@ (800a5a4 <xTaskGetSchedulerState+0x38>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d102      	bne.n	800a58e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a588:	2302      	movs	r3, #2
 800a58a:	607b      	str	r3, [r7, #4]
 800a58c:	e001      	b.n	800a592 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a58e:	2300      	movs	r3, #0
 800a590:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a592:	687b      	ldr	r3, [r7, #4]
	}
 800a594:	4618      	mov	r0, r3
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr
 800a5a0:	20005600 	.word	0x20005600
 800a5a4:	2000561c 	.word	0x2000561c

0800a5a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b086      	sub	sp, #24
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d058      	beq.n	800a670 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a5be:	4b2f      	ldr	r3, [pc, #188]	@ (800a67c <xTaskPriorityDisinherit+0xd4>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	693a      	ldr	r2, [r7, #16]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d00b      	beq.n	800a5e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5cc:	f383 8811 	msr	BASEPRI, r3
 800a5d0:	f3bf 8f6f 	isb	sy
 800a5d4:	f3bf 8f4f 	dsb	sy
 800a5d8:	60fb      	str	r3, [r7, #12]
}
 800a5da:	bf00      	nop
 800a5dc:	bf00      	nop
 800a5de:	e7fd      	b.n	800a5dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d10b      	bne.n	800a600 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ec:	f383 8811 	msr	BASEPRI, r3
 800a5f0:	f3bf 8f6f 	isb	sy
 800a5f4:	f3bf 8f4f 	dsb	sy
 800a5f8:	60bb      	str	r3, [r7, #8]
}
 800a5fa:	bf00      	nop
 800a5fc:	bf00      	nop
 800a5fe:	e7fd      	b.n	800a5fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a604:	1e5a      	subs	r2, r3, #1
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a612:	429a      	cmp	r2, r3
 800a614:	d02c      	beq.n	800a670 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d128      	bne.n	800a670 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	3304      	adds	r3, #4
 800a622:	4618      	mov	r0, r3
 800a624:	f7fe fc2c 	bl	8008e80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a634:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a640:	4b0f      	ldr	r3, [pc, #60]	@ (800a680 <xTaskPriorityDisinherit+0xd8>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	429a      	cmp	r2, r3
 800a646:	d903      	bls.n	800a650 <xTaskPriorityDisinherit+0xa8>
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a64c:	4a0c      	ldr	r2, [pc, #48]	@ (800a680 <xTaskPriorityDisinherit+0xd8>)
 800a64e:	6013      	str	r3, [r2, #0]
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a654:	4613      	mov	r3, r2
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	4413      	add	r3, r2
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4a09      	ldr	r2, [pc, #36]	@ (800a684 <xTaskPriorityDisinherit+0xdc>)
 800a65e:	441a      	add	r2, r3
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	3304      	adds	r3, #4
 800a664:	4619      	mov	r1, r3
 800a666:	4610      	mov	r0, r2
 800a668:	f7fe fbad 	bl	8008dc6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a66c:	2301      	movs	r3, #1
 800a66e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a670:	697b      	ldr	r3, [r7, #20]
	}
 800a672:	4618      	mov	r0, r3
 800a674:	3718      	adds	r7, #24
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop
 800a67c:	20005120 	.word	0x20005120
 800a680:	200055fc 	.word	0x200055fc
 800a684:	20005124 	.word	0x20005124

0800a688 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a692:	4b21      	ldr	r3, [pc, #132]	@ (800a718 <prvAddCurrentTaskToDelayedList+0x90>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a698:	4b20      	ldr	r3, [pc, #128]	@ (800a71c <prvAddCurrentTaskToDelayedList+0x94>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	3304      	adds	r3, #4
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f7fe fbee 	bl	8008e80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6aa:	d10a      	bne.n	800a6c2 <prvAddCurrentTaskToDelayedList+0x3a>
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d007      	beq.n	800a6c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6b2:	4b1a      	ldr	r3, [pc, #104]	@ (800a71c <prvAddCurrentTaskToDelayedList+0x94>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	3304      	adds	r3, #4
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	4819      	ldr	r0, [pc, #100]	@ (800a720 <prvAddCurrentTaskToDelayedList+0x98>)
 800a6bc:	f7fe fb83 	bl	8008dc6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a6c0:	e026      	b.n	800a710 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	4413      	add	r3, r2
 800a6c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a6ca:	4b14      	ldr	r3, [pc, #80]	@ (800a71c <prvAddCurrentTaskToDelayedList+0x94>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68ba      	ldr	r2, [r7, #8]
 800a6d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d209      	bcs.n	800a6ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6da:	4b12      	ldr	r3, [pc, #72]	@ (800a724 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	4b0f      	ldr	r3, [pc, #60]	@ (800a71c <prvAddCurrentTaskToDelayedList+0x94>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	3304      	adds	r3, #4
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	4610      	mov	r0, r2
 800a6e8:	f7fe fb91 	bl	8008e0e <vListInsert>
}
 800a6ec:	e010      	b.n	800a710 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6ee:	4b0e      	ldr	r3, [pc, #56]	@ (800a728 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a71c <prvAddCurrentTaskToDelayedList+0x94>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	3304      	adds	r3, #4
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	4610      	mov	r0, r2
 800a6fc:	f7fe fb87 	bl	8008e0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a700:	4b0a      	ldr	r3, [pc, #40]	@ (800a72c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	68ba      	ldr	r2, [r7, #8]
 800a706:	429a      	cmp	r2, r3
 800a708:	d202      	bcs.n	800a710 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a70a:	4a08      	ldr	r2, [pc, #32]	@ (800a72c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	6013      	str	r3, [r2, #0]
}
 800a710:	bf00      	nop
 800a712:	3710      	adds	r7, #16
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	200055f8 	.word	0x200055f8
 800a71c:	20005120 	.word	0x20005120
 800a720:	200055e0 	.word	0x200055e0
 800a724:	200055b0 	.word	0x200055b0
 800a728:	200055ac 	.word	0x200055ac
 800a72c:	20005614 	.word	0x20005614

0800a730 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b08a      	sub	sp, #40	@ 0x28
 800a734:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a736:	2300      	movs	r3, #0
 800a738:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a73a:	f000 fb13 	bl	800ad64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a73e:	4b1d      	ldr	r3, [pc, #116]	@ (800a7b4 <xTimerCreateTimerTask+0x84>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d021      	beq.n	800a78a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a746:	2300      	movs	r3, #0
 800a748:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a74a:	2300      	movs	r3, #0
 800a74c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a74e:	1d3a      	adds	r2, r7, #4
 800a750:	f107 0108 	add.w	r1, r7, #8
 800a754:	f107 030c 	add.w	r3, r7, #12
 800a758:	4618      	mov	r0, r3
 800a75a:	f7fe faed 	bl	8008d38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a75e:	6879      	ldr	r1, [r7, #4]
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	9202      	str	r2, [sp, #8]
 800a766:	9301      	str	r3, [sp, #4]
 800a768:	2302      	movs	r3, #2
 800a76a:	9300      	str	r3, [sp, #0]
 800a76c:	2300      	movs	r3, #0
 800a76e:	460a      	mov	r2, r1
 800a770:	4911      	ldr	r1, [pc, #68]	@ (800a7b8 <xTimerCreateTimerTask+0x88>)
 800a772:	4812      	ldr	r0, [pc, #72]	@ (800a7bc <xTimerCreateTimerTask+0x8c>)
 800a774:	f7ff f8a8 	bl	80098c8 <xTaskCreateStatic>
 800a778:	4603      	mov	r3, r0
 800a77a:	4a11      	ldr	r2, [pc, #68]	@ (800a7c0 <xTimerCreateTimerTask+0x90>)
 800a77c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a77e:	4b10      	ldr	r3, [pc, #64]	@ (800a7c0 <xTimerCreateTimerTask+0x90>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d001      	beq.n	800a78a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a786:	2301      	movs	r3, #1
 800a788:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d10b      	bne.n	800a7a8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a794:	f383 8811 	msr	BASEPRI, r3
 800a798:	f3bf 8f6f 	isb	sy
 800a79c:	f3bf 8f4f 	dsb	sy
 800a7a0:	613b      	str	r3, [r7, #16]
}
 800a7a2:	bf00      	nop
 800a7a4:	bf00      	nop
 800a7a6:	e7fd      	b.n	800a7a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a7a8:	697b      	ldr	r3, [r7, #20]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3718      	adds	r7, #24
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop
 800a7b4:	20005650 	.word	0x20005650
 800a7b8:	0801a2a4 	.word	0x0801a2a4
 800a7bc:	0800a8fd 	.word	0x0800a8fd
 800a7c0:	20005654 	.word	0x20005654

0800a7c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b08a      	sub	sp, #40	@ 0x28
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	60f8      	str	r0, [r7, #12]
 800a7cc:	60b9      	str	r1, [r7, #8]
 800a7ce:	607a      	str	r2, [r7, #4]
 800a7d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d10b      	bne.n	800a7f4 <xTimerGenericCommand+0x30>
	__asm volatile
 800a7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e0:	f383 8811 	msr	BASEPRI, r3
 800a7e4:	f3bf 8f6f 	isb	sy
 800a7e8:	f3bf 8f4f 	dsb	sy
 800a7ec:	623b      	str	r3, [r7, #32]
}
 800a7ee:	bf00      	nop
 800a7f0:	bf00      	nop
 800a7f2:	e7fd      	b.n	800a7f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a7f4:	4b19      	ldr	r3, [pc, #100]	@ (800a85c <xTimerGenericCommand+0x98>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d02a      	beq.n	800a852 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	2b05      	cmp	r3, #5
 800a80c:	dc18      	bgt.n	800a840 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a80e:	f7ff fead 	bl	800a56c <xTaskGetSchedulerState>
 800a812:	4603      	mov	r3, r0
 800a814:	2b02      	cmp	r3, #2
 800a816:	d109      	bne.n	800a82c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a818:	4b10      	ldr	r3, [pc, #64]	@ (800a85c <xTimerGenericCommand+0x98>)
 800a81a:	6818      	ldr	r0, [r3, #0]
 800a81c:	f107 0110 	add.w	r1, r7, #16
 800a820:	2300      	movs	r3, #0
 800a822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a824:	f7fe fc60 	bl	80090e8 <xQueueGenericSend>
 800a828:	6278      	str	r0, [r7, #36]	@ 0x24
 800a82a:	e012      	b.n	800a852 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a82c:	4b0b      	ldr	r3, [pc, #44]	@ (800a85c <xTimerGenericCommand+0x98>)
 800a82e:	6818      	ldr	r0, [r3, #0]
 800a830:	f107 0110 	add.w	r1, r7, #16
 800a834:	2300      	movs	r3, #0
 800a836:	2200      	movs	r2, #0
 800a838:	f7fe fc56 	bl	80090e8 <xQueueGenericSend>
 800a83c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a83e:	e008      	b.n	800a852 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a840:	4b06      	ldr	r3, [pc, #24]	@ (800a85c <xTimerGenericCommand+0x98>)
 800a842:	6818      	ldr	r0, [r3, #0]
 800a844:	f107 0110 	add.w	r1, r7, #16
 800a848:	2300      	movs	r3, #0
 800a84a:	683a      	ldr	r2, [r7, #0]
 800a84c:	f7fe fd4e 	bl	80092ec <xQueueGenericSendFromISR>
 800a850:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a854:	4618      	mov	r0, r3
 800a856:	3728      	adds	r7, #40	@ 0x28
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	20005650 	.word	0x20005650

0800a860 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b088      	sub	sp, #32
 800a864:	af02      	add	r7, sp, #8
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a86a:	4b23      	ldr	r3, [pc, #140]	@ (800a8f8 <prvProcessExpiredTimer+0x98>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	68db      	ldr	r3, [r3, #12]
 800a870:	68db      	ldr	r3, [r3, #12]
 800a872:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	3304      	adds	r3, #4
 800a878:	4618      	mov	r0, r3
 800a87a:	f7fe fb01 	bl	8008e80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a884:	f003 0304 	and.w	r3, r3, #4
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d023      	beq.n	800a8d4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	699a      	ldr	r2, [r3, #24]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	18d1      	adds	r1, r2, r3
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	683a      	ldr	r2, [r7, #0]
 800a898:	6978      	ldr	r0, [r7, #20]
 800a89a:	f000 f8d5 	bl	800aa48 <prvInsertTimerInActiveList>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d020      	beq.n	800a8e6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	2100      	movs	r1, #0
 800a8ae:	6978      	ldr	r0, [r7, #20]
 800a8b0:	f7ff ff88 	bl	800a7c4 <xTimerGenericCommand>
 800a8b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d114      	bne.n	800a8e6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	60fb      	str	r3, [r7, #12]
}
 800a8ce:	bf00      	nop
 800a8d0:	bf00      	nop
 800a8d2:	e7fd      	b.n	800a8d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8da:	f023 0301 	bic.w	r3, r3, #1
 800a8de:	b2da      	uxtb	r2, r3
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	6a1b      	ldr	r3, [r3, #32]
 800a8ea:	6978      	ldr	r0, [r7, #20]
 800a8ec:	4798      	blx	r3
}
 800a8ee:	bf00      	nop
 800a8f0:	3718      	adds	r7, #24
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20005648 	.word	0x20005648

0800a8fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a904:	f107 0308 	add.w	r3, r7, #8
 800a908:	4618      	mov	r0, r3
 800a90a:	f000 f859 	bl	800a9c0 <prvGetNextExpireTime>
 800a90e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	4619      	mov	r1, r3
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f000 f805 	bl	800a924 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a91a:	f000 f8d7 	bl	800aacc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a91e:	bf00      	nop
 800a920:	e7f0      	b.n	800a904 <prvTimerTask+0x8>
	...

0800a924 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a92e:	f7ff fa0f 	bl	8009d50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a932:	f107 0308 	add.w	r3, r7, #8
 800a936:	4618      	mov	r0, r3
 800a938:	f000 f866 	bl	800aa08 <prvSampleTimeNow>
 800a93c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d130      	bne.n	800a9a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d10a      	bne.n	800a960 <prvProcessTimerOrBlockTask+0x3c>
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d806      	bhi.n	800a960 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a952:	f7ff fa0b 	bl	8009d6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a956:	68f9      	ldr	r1, [r7, #12]
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f7ff ff81 	bl	800a860 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a95e:	e024      	b.n	800a9aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d008      	beq.n	800a978 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a966:	4b13      	ldr	r3, [pc, #76]	@ (800a9b4 <prvProcessTimerOrBlockTask+0x90>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d101      	bne.n	800a974 <prvProcessTimerOrBlockTask+0x50>
 800a970:	2301      	movs	r3, #1
 800a972:	e000      	b.n	800a976 <prvProcessTimerOrBlockTask+0x52>
 800a974:	2300      	movs	r3, #0
 800a976:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a978:	4b0f      	ldr	r3, [pc, #60]	@ (800a9b8 <prvProcessTimerOrBlockTask+0x94>)
 800a97a:	6818      	ldr	r0, [r3, #0]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	1ad3      	subs	r3, r2, r3
 800a982:	683a      	ldr	r2, [r7, #0]
 800a984:	4619      	mov	r1, r3
 800a986:	f7fe ff6b 	bl	8009860 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a98a:	f7ff f9ef 	bl	8009d6c <xTaskResumeAll>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10a      	bne.n	800a9aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a994:	4b09      	ldr	r3, [pc, #36]	@ (800a9bc <prvProcessTimerOrBlockTask+0x98>)
 800a996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a99a:	601a      	str	r2, [r3, #0]
 800a99c:	f3bf 8f4f 	dsb	sy
 800a9a0:	f3bf 8f6f 	isb	sy
}
 800a9a4:	e001      	b.n	800a9aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a9a6:	f7ff f9e1 	bl	8009d6c <xTaskResumeAll>
}
 800a9aa:	bf00      	nop
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	2000564c 	.word	0x2000564c
 800a9b8:	20005650 	.word	0x20005650
 800a9bc:	e000ed04 	.word	0xe000ed04

0800a9c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b085      	sub	sp, #20
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a9c8:	4b0e      	ldr	r3, [pc, #56]	@ (800aa04 <prvGetNextExpireTime+0x44>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d101      	bne.n	800a9d6 <prvGetNextExpireTime+0x16>
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	e000      	b.n	800a9d8 <prvGetNextExpireTime+0x18>
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d105      	bne.n	800a9f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a9e4:	4b07      	ldr	r3, [pc, #28]	@ (800aa04 <prvGetNextExpireTime+0x44>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	60fb      	str	r3, [r7, #12]
 800a9ee:	e001      	b.n	800a9f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3714      	adds	r7, #20
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	20005648 	.word	0x20005648

0800aa08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aa10:	f7ff fa4a 	bl	8009ea8 <xTaskGetTickCount>
 800aa14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aa16:	4b0b      	ldr	r3, [pc, #44]	@ (800aa44 <prvSampleTimeNow+0x3c>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d205      	bcs.n	800aa2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aa20:	f000 f93a 	bl	800ac98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2201      	movs	r2, #1
 800aa28:	601a      	str	r2, [r3, #0]
 800aa2a:	e002      	b.n	800aa32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aa32:	4a04      	ldr	r2, [pc, #16]	@ (800aa44 <prvSampleTimeNow+0x3c>)
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aa38:	68fb      	ldr	r3, [r7, #12]
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3710      	adds	r7, #16
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	20005658 	.word	0x20005658

0800aa48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b086      	sub	sp, #24
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	607a      	str	r2, [r7, #4]
 800aa54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aa56:	2300      	movs	r3, #0
 800aa58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	68ba      	ldr	r2, [r7, #8]
 800aa5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	68fa      	ldr	r2, [r7, #12]
 800aa64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aa66:	68ba      	ldr	r2, [r7, #8]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d812      	bhi.n	800aa94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa6e:	687a      	ldr	r2, [r7, #4]
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	1ad2      	subs	r2, r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d302      	bcc.n	800aa82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	617b      	str	r3, [r7, #20]
 800aa80:	e01b      	b.n	800aaba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aa82:	4b10      	ldr	r3, [pc, #64]	@ (800aac4 <prvInsertTimerInActiveList+0x7c>)
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	3304      	adds	r3, #4
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	4610      	mov	r0, r2
 800aa8e:	f7fe f9be 	bl	8008e0e <vListInsert>
 800aa92:	e012      	b.n	800aaba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d206      	bcs.n	800aaaa <prvInsertTimerInActiveList+0x62>
 800aa9c:	68ba      	ldr	r2, [r7, #8]
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d302      	bcc.n	800aaaa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	617b      	str	r3, [r7, #20]
 800aaa8:	e007      	b.n	800aaba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aaaa:	4b07      	ldr	r3, [pc, #28]	@ (800aac8 <prvInsertTimerInActiveList+0x80>)
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	3304      	adds	r3, #4
 800aab2:	4619      	mov	r1, r3
 800aab4:	4610      	mov	r0, r2
 800aab6:	f7fe f9aa 	bl	8008e0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800aaba:	697b      	ldr	r3, [r7, #20]
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3718      	adds	r7, #24
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	2000564c 	.word	0x2000564c
 800aac8:	20005648 	.word	0x20005648

0800aacc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b08e      	sub	sp, #56	@ 0x38
 800aad0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aad2:	e0ce      	b.n	800ac72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	da19      	bge.n	800ab0e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800aada:	1d3b      	adds	r3, r7, #4
 800aadc:	3304      	adds	r3, #4
 800aade:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800aae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d10b      	bne.n	800aafe <prvProcessReceivedCommands+0x32>
	__asm volatile
 800aae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaea:	f383 8811 	msr	BASEPRI, r3
 800aaee:	f3bf 8f6f 	isb	sy
 800aaf2:	f3bf 8f4f 	dsb	sy
 800aaf6:	61fb      	str	r3, [r7, #28]
}
 800aaf8:	bf00      	nop
 800aafa:	bf00      	nop
 800aafc:	e7fd      	b.n	800aafa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800aafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab04:	6850      	ldr	r0, [r2, #4]
 800ab06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab08:	6892      	ldr	r2, [r2, #8]
 800ab0a:	4611      	mov	r1, r2
 800ab0c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	f2c0 80ae 	blt.w	800ac72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ab1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1c:	695b      	ldr	r3, [r3, #20]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d004      	beq.n	800ab2c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab24:	3304      	adds	r3, #4
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7fe f9aa 	bl	8008e80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab2c:	463b      	mov	r3, r7
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff ff6a 	bl	800aa08 <prvSampleTimeNow>
 800ab34:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2b09      	cmp	r3, #9
 800ab3a:	f200 8097 	bhi.w	800ac6c <prvProcessReceivedCommands+0x1a0>
 800ab3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab44 <prvProcessReceivedCommands+0x78>)
 800ab40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab44:	0800ab6d 	.word	0x0800ab6d
 800ab48:	0800ab6d 	.word	0x0800ab6d
 800ab4c:	0800ab6d 	.word	0x0800ab6d
 800ab50:	0800abe3 	.word	0x0800abe3
 800ab54:	0800abf7 	.word	0x0800abf7
 800ab58:	0800ac43 	.word	0x0800ac43
 800ab5c:	0800ab6d 	.word	0x0800ab6d
 800ab60:	0800ab6d 	.word	0x0800ab6d
 800ab64:	0800abe3 	.word	0x0800abe3
 800ab68:	0800abf7 	.word	0x0800abf7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ab6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab72:	f043 0301 	orr.w	r3, r3, #1
 800ab76:	b2da      	uxtb	r2, r3
 800ab78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ab7e:	68ba      	ldr	r2, [r7, #8]
 800ab80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab82:	699b      	ldr	r3, [r3, #24]
 800ab84:	18d1      	adds	r1, r2, r3
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab8c:	f7ff ff5c 	bl	800aa48 <prvInsertTimerInActiveList>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d06c      	beq.n	800ac70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab98:	6a1b      	ldr	r3, [r3, #32]
 800ab9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aba4:	f003 0304 	and.w	r3, r3, #4
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d061      	beq.n	800ac70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800abac:	68ba      	ldr	r2, [r7, #8]
 800abae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb0:	699b      	ldr	r3, [r3, #24]
 800abb2:	441a      	add	r2, r3
 800abb4:	2300      	movs	r3, #0
 800abb6:	9300      	str	r3, [sp, #0]
 800abb8:	2300      	movs	r3, #0
 800abba:	2100      	movs	r1, #0
 800abbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abbe:	f7ff fe01 	bl	800a7c4 <xTimerGenericCommand>
 800abc2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800abc4:	6a3b      	ldr	r3, [r7, #32]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d152      	bne.n	800ac70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800abca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	61bb      	str	r3, [r7, #24]
}
 800abdc:	bf00      	nop
 800abde:	bf00      	nop
 800abe0:	e7fd      	b.n	800abde <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800abe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abe8:	f023 0301 	bic.w	r3, r3, #1
 800abec:	b2da      	uxtb	r2, r3
 800abee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800abf4:	e03d      	b.n	800ac72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800abf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abfc:	f043 0301 	orr.w	r3, r3, #1
 800ac00:	b2da      	uxtb	r2, r3
 800ac02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ac08:	68ba      	ldr	r2, [r7, #8]
 800ac0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	699b      	ldr	r3, [r3, #24]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10b      	bne.n	800ac2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	617b      	str	r3, [r7, #20]
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ac2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac30:	699a      	ldr	r2, [r3, #24]
 800ac32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac34:	18d1      	adds	r1, r2, r3
 800ac36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac3c:	f7ff ff04 	bl	800aa48 <prvInsertTimerInActiveList>
					break;
 800ac40:	e017      	b.n	800ac72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ac42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac48:	f003 0302 	and.w	r3, r3, #2
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d103      	bne.n	800ac58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ac50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac52:	f000 fbe9 	bl	800b428 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ac56:	e00c      	b.n	800ac72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac5e:	f023 0301 	bic.w	r3, r3, #1
 800ac62:	b2da      	uxtb	r2, r3
 800ac64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ac6a:	e002      	b.n	800ac72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ac6c:	bf00      	nop
 800ac6e:	e000      	b.n	800ac72 <prvProcessReceivedCommands+0x1a6>
					break;
 800ac70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac72:	4b08      	ldr	r3, [pc, #32]	@ (800ac94 <prvProcessReceivedCommands+0x1c8>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	1d39      	adds	r1, r7, #4
 800ac78:	2200      	movs	r2, #0
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f7fe fbd4 	bl	8009428 <xQueueReceive>
 800ac80:	4603      	mov	r3, r0
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	f47f af26 	bne.w	800aad4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ac88:	bf00      	nop
 800ac8a:	bf00      	nop
 800ac8c:	3730      	adds	r7, #48	@ 0x30
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
 800ac92:	bf00      	nop
 800ac94:	20005650 	.word	0x20005650

0800ac98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b088      	sub	sp, #32
 800ac9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ac9e:	e049      	b.n	800ad34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aca0:	4b2e      	ldr	r3, [pc, #184]	@ (800ad5c <prvSwitchTimerLists+0xc4>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acaa:	4b2c      	ldr	r3, [pc, #176]	@ (800ad5c <prvSwitchTimerLists+0xc4>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	68db      	ldr	r3, [r3, #12]
 800acb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	3304      	adds	r3, #4
 800acb8:	4618      	mov	r0, r3
 800acba:	f7fe f8e1 	bl	8008e80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6a1b      	ldr	r3, [r3, #32]
 800acc2:	68f8      	ldr	r0, [r7, #12]
 800acc4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800accc:	f003 0304 	and.w	r3, r3, #4
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d02f      	beq.n	800ad34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	699b      	ldr	r3, [r3, #24]
 800acd8:	693a      	ldr	r2, [r7, #16]
 800acda:	4413      	add	r3, r2
 800acdc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800acde:	68ba      	ldr	r2, [r7, #8]
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	429a      	cmp	r2, r3
 800ace4:	d90e      	bls.n	800ad04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	68ba      	ldr	r2, [r7, #8]
 800acea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	68fa      	ldr	r2, [r7, #12]
 800acf0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800acf2:	4b1a      	ldr	r3, [pc, #104]	@ (800ad5c <prvSwitchTimerLists+0xc4>)
 800acf4:	681a      	ldr	r2, [r3, #0]
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	3304      	adds	r3, #4
 800acfa:	4619      	mov	r1, r3
 800acfc:	4610      	mov	r0, r2
 800acfe:	f7fe f886 	bl	8008e0e <vListInsert>
 800ad02:	e017      	b.n	800ad34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad04:	2300      	movs	r3, #0
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	2300      	movs	r3, #0
 800ad0a:	693a      	ldr	r2, [r7, #16]
 800ad0c:	2100      	movs	r1, #0
 800ad0e:	68f8      	ldr	r0, [r7, #12]
 800ad10:	f7ff fd58 	bl	800a7c4 <xTimerGenericCommand>
 800ad14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10b      	bne.n	800ad34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	603b      	str	r3, [r7, #0]
}
 800ad2e:	bf00      	nop
 800ad30:	bf00      	nop
 800ad32:	e7fd      	b.n	800ad30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad34:	4b09      	ldr	r3, [pc, #36]	@ (800ad5c <prvSwitchTimerLists+0xc4>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d1b0      	bne.n	800aca0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ad3e:	4b07      	ldr	r3, [pc, #28]	@ (800ad5c <prvSwitchTimerLists+0xc4>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ad44:	4b06      	ldr	r3, [pc, #24]	@ (800ad60 <prvSwitchTimerLists+0xc8>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a04      	ldr	r2, [pc, #16]	@ (800ad5c <prvSwitchTimerLists+0xc4>)
 800ad4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ad4c:	4a04      	ldr	r2, [pc, #16]	@ (800ad60 <prvSwitchTimerLists+0xc8>)
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	6013      	str	r3, [r2, #0]
}
 800ad52:	bf00      	nop
 800ad54:	3718      	adds	r7, #24
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}
 800ad5a:	bf00      	nop
 800ad5c:	20005648 	.word	0x20005648
 800ad60:	2000564c 	.word	0x2000564c

0800ad64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ad6a:	f000 f96d 	bl	800b048 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ad6e:	4b15      	ldr	r3, [pc, #84]	@ (800adc4 <prvCheckForValidListAndQueue+0x60>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d120      	bne.n	800adb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ad76:	4814      	ldr	r0, [pc, #80]	@ (800adc8 <prvCheckForValidListAndQueue+0x64>)
 800ad78:	f7fd fff8 	bl	8008d6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ad7c:	4813      	ldr	r0, [pc, #76]	@ (800adcc <prvCheckForValidListAndQueue+0x68>)
 800ad7e:	f7fd fff5 	bl	8008d6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ad82:	4b13      	ldr	r3, [pc, #76]	@ (800add0 <prvCheckForValidListAndQueue+0x6c>)
 800ad84:	4a10      	ldr	r2, [pc, #64]	@ (800adc8 <prvCheckForValidListAndQueue+0x64>)
 800ad86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ad88:	4b12      	ldr	r3, [pc, #72]	@ (800add4 <prvCheckForValidListAndQueue+0x70>)
 800ad8a:	4a10      	ldr	r2, [pc, #64]	@ (800adcc <prvCheckForValidListAndQueue+0x68>)
 800ad8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ad8e:	2300      	movs	r3, #0
 800ad90:	9300      	str	r3, [sp, #0]
 800ad92:	4b11      	ldr	r3, [pc, #68]	@ (800add8 <prvCheckForValidListAndQueue+0x74>)
 800ad94:	4a11      	ldr	r2, [pc, #68]	@ (800addc <prvCheckForValidListAndQueue+0x78>)
 800ad96:	2110      	movs	r1, #16
 800ad98:	200a      	movs	r0, #10
 800ad9a:	f7fe f905 	bl	8008fa8 <xQueueGenericCreateStatic>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	4a08      	ldr	r2, [pc, #32]	@ (800adc4 <prvCheckForValidListAndQueue+0x60>)
 800ada2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ada4:	4b07      	ldr	r3, [pc, #28]	@ (800adc4 <prvCheckForValidListAndQueue+0x60>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d005      	beq.n	800adb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800adac:	4b05      	ldr	r3, [pc, #20]	@ (800adc4 <prvCheckForValidListAndQueue+0x60>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	490b      	ldr	r1, [pc, #44]	@ (800ade0 <prvCheckForValidListAndQueue+0x7c>)
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fe fd2a 	bl	800980c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800adb8:	f000 f978 	bl	800b0ac <vPortExitCritical>
}
 800adbc:	bf00      	nop
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	20005650 	.word	0x20005650
 800adc8:	20005620 	.word	0x20005620
 800adcc:	20005634 	.word	0x20005634
 800add0:	20005648 	.word	0x20005648
 800add4:	2000564c 	.word	0x2000564c
 800add8:	200056fc 	.word	0x200056fc
 800addc:	2000565c 	.word	0x2000565c
 800ade0:	0801a2ac 	.word	0x0801a2ac

0800ade4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ade4:	b480      	push	{r7}
 800ade6:	b085      	sub	sp, #20
 800ade8:	af00      	add	r7, sp, #0
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3b04      	subs	r3, #4
 800adf4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800adfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	3b04      	subs	r3, #4
 800ae02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	f023 0201 	bic.w	r2, r3, #1
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	3b04      	subs	r3, #4
 800ae12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ae14:	4a0c      	ldr	r2, [pc, #48]	@ (800ae48 <pxPortInitialiseStack+0x64>)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	3b14      	subs	r3, #20
 800ae1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	3b04      	subs	r3, #4
 800ae2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f06f 0202 	mvn.w	r2, #2
 800ae32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	3b20      	subs	r3, #32
 800ae38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	3714      	adds	r7, #20
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr
 800ae48:	0800ae4d 	.word	0x0800ae4d

0800ae4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b085      	sub	sp, #20
 800ae50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ae52:	2300      	movs	r3, #0
 800ae54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ae56:	4b13      	ldr	r3, [pc, #76]	@ (800aea4 <prvTaskExitError+0x58>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae5e:	d00b      	beq.n	800ae78 <prvTaskExitError+0x2c>
	__asm volatile
 800ae60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae64:	f383 8811 	msr	BASEPRI, r3
 800ae68:	f3bf 8f6f 	isb	sy
 800ae6c:	f3bf 8f4f 	dsb	sy
 800ae70:	60fb      	str	r3, [r7, #12]
}
 800ae72:	bf00      	nop
 800ae74:	bf00      	nop
 800ae76:	e7fd      	b.n	800ae74 <prvTaskExitError+0x28>
	__asm volatile
 800ae78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae7c:	f383 8811 	msr	BASEPRI, r3
 800ae80:	f3bf 8f6f 	isb	sy
 800ae84:	f3bf 8f4f 	dsb	sy
 800ae88:	60bb      	str	r3, [r7, #8]
}
 800ae8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ae8c:	bf00      	nop
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d0fc      	beq.n	800ae8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ae94:	bf00      	nop
 800ae96:	bf00      	nop
 800ae98:	3714      	adds	r7, #20
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	20000024 	.word	0x20000024
	...

0800aeb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aeb0:	4b07      	ldr	r3, [pc, #28]	@ (800aed0 <pxCurrentTCBConst2>)
 800aeb2:	6819      	ldr	r1, [r3, #0]
 800aeb4:	6808      	ldr	r0, [r1, #0]
 800aeb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeba:	f380 8809 	msr	PSP, r0
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f04f 0000 	mov.w	r0, #0
 800aec6:	f380 8811 	msr	BASEPRI, r0
 800aeca:	4770      	bx	lr
 800aecc:	f3af 8000 	nop.w

0800aed0 <pxCurrentTCBConst2>:
 800aed0:	20005120 	.word	0x20005120
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aed4:	bf00      	nop
 800aed6:	bf00      	nop

0800aed8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aed8:	4808      	ldr	r0, [pc, #32]	@ (800aefc <prvPortStartFirstTask+0x24>)
 800aeda:	6800      	ldr	r0, [r0, #0]
 800aedc:	6800      	ldr	r0, [r0, #0]
 800aede:	f380 8808 	msr	MSP, r0
 800aee2:	f04f 0000 	mov.w	r0, #0
 800aee6:	f380 8814 	msr	CONTROL, r0
 800aeea:	b662      	cpsie	i
 800aeec:	b661      	cpsie	f
 800aeee:	f3bf 8f4f 	dsb	sy
 800aef2:	f3bf 8f6f 	isb	sy
 800aef6:	df00      	svc	0
 800aef8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aefa:	bf00      	nop
 800aefc:	e000ed08 	.word	0xe000ed08

0800af00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b086      	sub	sp, #24
 800af04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800af06:	4b47      	ldr	r3, [pc, #284]	@ (800b024 <xPortStartScheduler+0x124>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4a47      	ldr	r2, [pc, #284]	@ (800b028 <xPortStartScheduler+0x128>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d10b      	bne.n	800af28 <xPortStartScheduler+0x28>
	__asm volatile
 800af10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	60fb      	str	r3, [r7, #12]
}
 800af22:	bf00      	nop
 800af24:	bf00      	nop
 800af26:	e7fd      	b.n	800af24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800af28:	4b3e      	ldr	r3, [pc, #248]	@ (800b024 <xPortStartScheduler+0x124>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a3f      	ldr	r2, [pc, #252]	@ (800b02c <xPortStartScheduler+0x12c>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d10b      	bne.n	800af4a <xPortStartScheduler+0x4a>
	__asm volatile
 800af32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af36:	f383 8811 	msr	BASEPRI, r3
 800af3a:	f3bf 8f6f 	isb	sy
 800af3e:	f3bf 8f4f 	dsb	sy
 800af42:	613b      	str	r3, [r7, #16]
}
 800af44:	bf00      	nop
 800af46:	bf00      	nop
 800af48:	e7fd      	b.n	800af46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800af4a:	4b39      	ldr	r3, [pc, #228]	@ (800b030 <xPortStartScheduler+0x130>)
 800af4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	b2db      	uxtb	r3, r3
 800af54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	22ff      	movs	r2, #255	@ 0xff
 800af5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	b2db      	uxtb	r3, r3
 800af62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800af64:	78fb      	ldrb	r3, [r7, #3]
 800af66:	b2db      	uxtb	r3, r3
 800af68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800af6c:	b2da      	uxtb	r2, r3
 800af6e:	4b31      	ldr	r3, [pc, #196]	@ (800b034 <xPortStartScheduler+0x134>)
 800af70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800af72:	4b31      	ldr	r3, [pc, #196]	@ (800b038 <xPortStartScheduler+0x138>)
 800af74:	2207      	movs	r2, #7
 800af76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af78:	e009      	b.n	800af8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800af7a:	4b2f      	ldr	r3, [pc, #188]	@ (800b038 <xPortStartScheduler+0x138>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	3b01      	subs	r3, #1
 800af80:	4a2d      	ldr	r2, [pc, #180]	@ (800b038 <xPortStartScheduler+0x138>)
 800af82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800af84:	78fb      	ldrb	r3, [r7, #3]
 800af86:	b2db      	uxtb	r3, r3
 800af88:	005b      	lsls	r3, r3, #1
 800af8a:	b2db      	uxtb	r3, r3
 800af8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af8e:	78fb      	ldrb	r3, [r7, #3]
 800af90:	b2db      	uxtb	r3, r3
 800af92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af96:	2b80      	cmp	r3, #128	@ 0x80
 800af98:	d0ef      	beq.n	800af7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800af9a:	4b27      	ldr	r3, [pc, #156]	@ (800b038 <xPortStartScheduler+0x138>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f1c3 0307 	rsb	r3, r3, #7
 800afa2:	2b04      	cmp	r3, #4
 800afa4:	d00b      	beq.n	800afbe <xPortStartScheduler+0xbe>
	__asm volatile
 800afa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afaa:	f383 8811 	msr	BASEPRI, r3
 800afae:	f3bf 8f6f 	isb	sy
 800afb2:	f3bf 8f4f 	dsb	sy
 800afb6:	60bb      	str	r3, [r7, #8]
}
 800afb8:	bf00      	nop
 800afba:	bf00      	nop
 800afbc:	e7fd      	b.n	800afba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800afbe:	4b1e      	ldr	r3, [pc, #120]	@ (800b038 <xPortStartScheduler+0x138>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	021b      	lsls	r3, r3, #8
 800afc4:	4a1c      	ldr	r2, [pc, #112]	@ (800b038 <xPortStartScheduler+0x138>)
 800afc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800afc8:	4b1b      	ldr	r3, [pc, #108]	@ (800b038 <xPortStartScheduler+0x138>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800afd0:	4a19      	ldr	r2, [pc, #100]	@ (800b038 <xPortStartScheduler+0x138>)
 800afd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	b2da      	uxtb	r2, r3
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800afdc:	4b17      	ldr	r3, [pc, #92]	@ (800b03c <xPortStartScheduler+0x13c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a16      	ldr	r2, [pc, #88]	@ (800b03c <xPortStartScheduler+0x13c>)
 800afe2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800afe6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800afe8:	4b14      	ldr	r3, [pc, #80]	@ (800b03c <xPortStartScheduler+0x13c>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	4a13      	ldr	r2, [pc, #76]	@ (800b03c <xPortStartScheduler+0x13c>)
 800afee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aff2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aff4:	f000 f8da 	bl	800b1ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aff8:	4b11      	ldr	r3, [pc, #68]	@ (800b040 <xPortStartScheduler+0x140>)
 800affa:	2200      	movs	r2, #0
 800affc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800affe:	f000 f8f9 	bl	800b1f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b002:	4b10      	ldr	r3, [pc, #64]	@ (800b044 <xPortStartScheduler+0x144>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4a0f      	ldr	r2, [pc, #60]	@ (800b044 <xPortStartScheduler+0x144>)
 800b008:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b00c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b00e:	f7ff ff63 	bl	800aed8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b012:	f7ff f813 	bl	800a03c <vTaskSwitchContext>
	prvTaskExitError();
 800b016:	f7ff ff19 	bl	800ae4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b01a:	2300      	movs	r3, #0
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3718      	adds	r7, #24
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}
 800b024:	e000ed00 	.word	0xe000ed00
 800b028:	410fc271 	.word	0x410fc271
 800b02c:	410fc270 	.word	0x410fc270
 800b030:	e000e400 	.word	0xe000e400
 800b034:	2000574c 	.word	0x2000574c
 800b038:	20005750 	.word	0x20005750
 800b03c:	e000ed20 	.word	0xe000ed20
 800b040:	20000024 	.word	0x20000024
 800b044:	e000ef34 	.word	0xe000ef34

0800b048 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b048:	b480      	push	{r7}
 800b04a:	b083      	sub	sp, #12
 800b04c:	af00      	add	r7, sp, #0
	__asm volatile
 800b04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b052:	f383 8811 	msr	BASEPRI, r3
 800b056:	f3bf 8f6f 	isb	sy
 800b05a:	f3bf 8f4f 	dsb	sy
 800b05e:	607b      	str	r3, [r7, #4]
}
 800b060:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b062:	4b10      	ldr	r3, [pc, #64]	@ (800b0a4 <vPortEnterCritical+0x5c>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	3301      	adds	r3, #1
 800b068:	4a0e      	ldr	r2, [pc, #56]	@ (800b0a4 <vPortEnterCritical+0x5c>)
 800b06a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b06c:	4b0d      	ldr	r3, [pc, #52]	@ (800b0a4 <vPortEnterCritical+0x5c>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2b01      	cmp	r3, #1
 800b072:	d110      	bne.n	800b096 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b074:	4b0c      	ldr	r3, [pc, #48]	@ (800b0a8 <vPortEnterCritical+0x60>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	b2db      	uxtb	r3, r3
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00b      	beq.n	800b096 <vPortEnterCritical+0x4e>
	__asm volatile
 800b07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	603b      	str	r3, [r7, #0]
}
 800b090:	bf00      	nop
 800b092:	bf00      	nop
 800b094:	e7fd      	b.n	800b092 <vPortEnterCritical+0x4a>
	}
}
 800b096:	bf00      	nop
 800b098:	370c      	adds	r7, #12
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	20000024 	.word	0x20000024
 800b0a8:	e000ed04 	.word	0xe000ed04

0800b0ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b083      	sub	sp, #12
 800b0b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b0b2:	4b12      	ldr	r3, [pc, #72]	@ (800b0fc <vPortExitCritical+0x50>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d10b      	bne.n	800b0d2 <vPortExitCritical+0x26>
	__asm volatile
 800b0ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0be:	f383 8811 	msr	BASEPRI, r3
 800b0c2:	f3bf 8f6f 	isb	sy
 800b0c6:	f3bf 8f4f 	dsb	sy
 800b0ca:	607b      	str	r3, [r7, #4]
}
 800b0cc:	bf00      	nop
 800b0ce:	bf00      	nop
 800b0d0:	e7fd      	b.n	800b0ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b0d2:	4b0a      	ldr	r3, [pc, #40]	@ (800b0fc <vPortExitCritical+0x50>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	3b01      	subs	r3, #1
 800b0d8:	4a08      	ldr	r2, [pc, #32]	@ (800b0fc <vPortExitCritical+0x50>)
 800b0da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b0dc:	4b07      	ldr	r3, [pc, #28]	@ (800b0fc <vPortExitCritical+0x50>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d105      	bne.n	800b0f0 <vPortExitCritical+0x44>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	f383 8811 	msr	BASEPRI, r3
}
 800b0ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b0f0:	bf00      	nop
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr
 800b0fc:	20000024 	.word	0x20000024

0800b100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b100:	f3ef 8009 	mrs	r0, PSP
 800b104:	f3bf 8f6f 	isb	sy
 800b108:	4b15      	ldr	r3, [pc, #84]	@ (800b160 <pxCurrentTCBConst>)
 800b10a:	681a      	ldr	r2, [r3, #0]
 800b10c:	f01e 0f10 	tst.w	lr, #16
 800b110:	bf08      	it	eq
 800b112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b11a:	6010      	str	r0, [r2, #0]
 800b11c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b120:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b124:	f380 8811 	msr	BASEPRI, r0
 800b128:	f3bf 8f4f 	dsb	sy
 800b12c:	f3bf 8f6f 	isb	sy
 800b130:	f7fe ff84 	bl	800a03c <vTaskSwitchContext>
 800b134:	f04f 0000 	mov.w	r0, #0
 800b138:	f380 8811 	msr	BASEPRI, r0
 800b13c:	bc09      	pop	{r0, r3}
 800b13e:	6819      	ldr	r1, [r3, #0]
 800b140:	6808      	ldr	r0, [r1, #0]
 800b142:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b146:	f01e 0f10 	tst.w	lr, #16
 800b14a:	bf08      	it	eq
 800b14c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b150:	f380 8809 	msr	PSP, r0
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	4770      	bx	lr
 800b15a:	bf00      	nop
 800b15c:	f3af 8000 	nop.w

0800b160 <pxCurrentTCBConst>:
 800b160:	20005120 	.word	0x20005120
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b164:	bf00      	nop
 800b166:	bf00      	nop

0800b168 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b082      	sub	sp, #8
 800b16c:	af00      	add	r7, sp, #0
	__asm volatile
 800b16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	607b      	str	r3, [r7, #4]
}
 800b180:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b182:	f7fe fea1 	bl	8009ec8 <xTaskIncrementTick>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d003      	beq.n	800b194 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b18c:	4b06      	ldr	r3, [pc, #24]	@ (800b1a8 <xPortSysTickHandler+0x40>)
 800b18e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b192:	601a      	str	r2, [r3, #0]
 800b194:	2300      	movs	r3, #0
 800b196:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	f383 8811 	msr	BASEPRI, r3
}
 800b19e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b1a0:	bf00      	nop
 800b1a2:	3708      	adds	r7, #8
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}
 800b1a8:	e000ed04 	.word	0xe000ed04

0800b1ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b1b0:	4b0b      	ldr	r3, [pc, #44]	@ (800b1e0 <vPortSetupTimerInterrupt+0x34>)
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b1b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b1e4 <vPortSetupTimerInterrupt+0x38>)
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b1e8 <vPortSetupTimerInterrupt+0x3c>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a0a      	ldr	r2, [pc, #40]	@ (800b1ec <vPortSetupTimerInterrupt+0x40>)
 800b1c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b1c6:	099b      	lsrs	r3, r3, #6
 800b1c8:	4a09      	ldr	r2, [pc, #36]	@ (800b1f0 <vPortSetupTimerInterrupt+0x44>)
 800b1ca:	3b01      	subs	r3, #1
 800b1cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b1ce:	4b04      	ldr	r3, [pc, #16]	@ (800b1e0 <vPortSetupTimerInterrupt+0x34>)
 800b1d0:	2207      	movs	r2, #7
 800b1d2:	601a      	str	r2, [r3, #0]
}
 800b1d4:	bf00      	nop
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr
 800b1de:	bf00      	nop
 800b1e0:	e000e010 	.word	0xe000e010
 800b1e4:	e000e018 	.word	0xe000e018
 800b1e8:	20000018 	.word	0x20000018
 800b1ec:	10624dd3 	.word	0x10624dd3
 800b1f0:	e000e014 	.word	0xe000e014

0800b1f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b1f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b204 <vPortEnableVFP+0x10>
 800b1f8:	6801      	ldr	r1, [r0, #0]
 800b1fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b1fe:	6001      	str	r1, [r0, #0]
 800b200:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b202:	bf00      	nop
 800b204:	e000ed88 	.word	0xe000ed88

0800b208 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b208:	b480      	push	{r7}
 800b20a:	b085      	sub	sp, #20
 800b20c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b20e:	f3ef 8305 	mrs	r3, IPSR
 800b212:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2b0f      	cmp	r3, #15
 800b218:	d915      	bls.n	800b246 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b21a:	4a18      	ldr	r2, [pc, #96]	@ (800b27c <vPortValidateInterruptPriority+0x74>)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	4413      	add	r3, r2
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b224:	4b16      	ldr	r3, [pc, #88]	@ (800b280 <vPortValidateInterruptPriority+0x78>)
 800b226:	781b      	ldrb	r3, [r3, #0]
 800b228:	7afa      	ldrb	r2, [r7, #11]
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d20b      	bcs.n	800b246 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b232:	f383 8811 	msr	BASEPRI, r3
 800b236:	f3bf 8f6f 	isb	sy
 800b23a:	f3bf 8f4f 	dsb	sy
 800b23e:	607b      	str	r3, [r7, #4]
}
 800b240:	bf00      	nop
 800b242:	bf00      	nop
 800b244:	e7fd      	b.n	800b242 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b246:	4b0f      	ldr	r3, [pc, #60]	@ (800b284 <vPortValidateInterruptPriority+0x7c>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b24e:	4b0e      	ldr	r3, [pc, #56]	@ (800b288 <vPortValidateInterruptPriority+0x80>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	429a      	cmp	r2, r3
 800b254:	d90b      	bls.n	800b26e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b25a:	f383 8811 	msr	BASEPRI, r3
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	603b      	str	r3, [r7, #0]
}
 800b268:	bf00      	nop
 800b26a:	bf00      	nop
 800b26c:	e7fd      	b.n	800b26a <vPortValidateInterruptPriority+0x62>
	}
 800b26e:	bf00      	nop
 800b270:	3714      	adds	r7, #20
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	e000e3f0 	.word	0xe000e3f0
 800b280:	2000574c 	.word	0x2000574c
 800b284:	e000ed0c 	.word	0xe000ed0c
 800b288:	20005750 	.word	0x20005750

0800b28c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b08a      	sub	sp, #40	@ 0x28
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b294:	2300      	movs	r3, #0
 800b296:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b298:	f7fe fd5a 	bl	8009d50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b29c:	4b5c      	ldr	r3, [pc, #368]	@ (800b410 <pvPortMalloc+0x184>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d101      	bne.n	800b2a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b2a4:	f000 f924 	bl	800b4f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b2a8:	4b5a      	ldr	r3, [pc, #360]	@ (800b414 <pvPortMalloc+0x188>)
 800b2aa:	681a      	ldr	r2, [r3, #0]
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4013      	ands	r3, r2
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	f040 8095 	bne.w	800b3e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d01e      	beq.n	800b2fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b2bc:	2208      	movs	r2, #8
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4413      	add	r3, r2
 800b2c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f003 0307 	and.w	r3, r3, #7
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d015      	beq.n	800b2fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f023 0307 	bic.w	r3, r3, #7
 800b2d4:	3308      	adds	r3, #8
 800b2d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f003 0307 	and.w	r3, r3, #7
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d00b      	beq.n	800b2fa <pvPortMalloc+0x6e>
	__asm volatile
 800b2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e6:	f383 8811 	msr	BASEPRI, r3
 800b2ea:	f3bf 8f6f 	isb	sy
 800b2ee:	f3bf 8f4f 	dsb	sy
 800b2f2:	617b      	str	r3, [r7, #20]
}
 800b2f4:	bf00      	nop
 800b2f6:	bf00      	nop
 800b2f8:	e7fd      	b.n	800b2f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d06f      	beq.n	800b3e0 <pvPortMalloc+0x154>
 800b300:	4b45      	ldr	r3, [pc, #276]	@ (800b418 <pvPortMalloc+0x18c>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	429a      	cmp	r2, r3
 800b308:	d86a      	bhi.n	800b3e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b30a:	4b44      	ldr	r3, [pc, #272]	@ (800b41c <pvPortMalloc+0x190>)
 800b30c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b30e:	4b43      	ldr	r3, [pc, #268]	@ (800b41c <pvPortMalloc+0x190>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b314:	e004      	b.n	800b320 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b318:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b31a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	429a      	cmp	r2, r3
 800b328:	d903      	bls.n	800b332 <pvPortMalloc+0xa6>
 800b32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d1f1      	bne.n	800b316 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b332:	4b37      	ldr	r3, [pc, #220]	@ (800b410 <pvPortMalloc+0x184>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b338:	429a      	cmp	r2, r3
 800b33a:	d051      	beq.n	800b3e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b33c:	6a3b      	ldr	r3, [r7, #32]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	2208      	movs	r2, #8
 800b342:	4413      	add	r3, r2
 800b344:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b348:	681a      	ldr	r2, [r3, #0]
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b350:	685a      	ldr	r2, [r3, #4]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	1ad2      	subs	r2, r2, r3
 800b356:	2308      	movs	r3, #8
 800b358:	005b      	lsls	r3, r3, #1
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d920      	bls.n	800b3a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b35e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4413      	add	r3, r2
 800b364:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b366:	69bb      	ldr	r3, [r7, #24]
 800b368:	f003 0307 	and.w	r3, r3, #7
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00b      	beq.n	800b388 <pvPortMalloc+0xfc>
	__asm volatile
 800b370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b374:	f383 8811 	msr	BASEPRI, r3
 800b378:	f3bf 8f6f 	isb	sy
 800b37c:	f3bf 8f4f 	dsb	sy
 800b380:	613b      	str	r3, [r7, #16]
}
 800b382:	bf00      	nop
 800b384:	bf00      	nop
 800b386:	e7fd      	b.n	800b384 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b38a:	685a      	ldr	r2, [r3, #4]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	1ad2      	subs	r2, r2, r3
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b39a:	69b8      	ldr	r0, [r7, #24]
 800b39c:	f000 f90a 	bl	800b5b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b3a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b418 <pvPortMalloc+0x18c>)
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	4a1b      	ldr	r2, [pc, #108]	@ (800b418 <pvPortMalloc+0x18c>)
 800b3ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b3ae:	4b1a      	ldr	r3, [pc, #104]	@ (800b418 <pvPortMalloc+0x18c>)
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	4b1b      	ldr	r3, [pc, #108]	@ (800b420 <pvPortMalloc+0x194>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d203      	bcs.n	800b3c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b3ba:	4b17      	ldr	r3, [pc, #92]	@ (800b418 <pvPortMalloc+0x18c>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	4a18      	ldr	r2, [pc, #96]	@ (800b420 <pvPortMalloc+0x194>)
 800b3c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3c4:	685a      	ldr	r2, [r3, #4]
 800b3c6:	4b13      	ldr	r3, [pc, #76]	@ (800b414 <pvPortMalloc+0x188>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	431a      	orrs	r2, r3
 800b3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b3d6:	4b13      	ldr	r3, [pc, #76]	@ (800b424 <pvPortMalloc+0x198>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	3301      	adds	r3, #1
 800b3dc:	4a11      	ldr	r2, [pc, #68]	@ (800b424 <pvPortMalloc+0x198>)
 800b3de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b3e0:	f7fe fcc4 	bl	8009d6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3e4:	69fb      	ldr	r3, [r7, #28]
 800b3e6:	f003 0307 	and.w	r3, r3, #7
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d00b      	beq.n	800b406 <pvPortMalloc+0x17a>
	__asm volatile
 800b3ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f2:	f383 8811 	msr	BASEPRI, r3
 800b3f6:	f3bf 8f6f 	isb	sy
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	60fb      	str	r3, [r7, #12]
}
 800b400:	bf00      	nop
 800b402:	bf00      	nop
 800b404:	e7fd      	b.n	800b402 <pvPortMalloc+0x176>
	return pvReturn;
 800b406:	69fb      	ldr	r3, [r7, #28]
}
 800b408:	4618      	mov	r0, r3
 800b40a:	3728      	adds	r7, #40	@ 0x28
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}
 800b410:	2000635c 	.word	0x2000635c
 800b414:	20006370 	.word	0x20006370
 800b418:	20006360 	.word	0x20006360
 800b41c:	20006354 	.word	0x20006354
 800b420:	20006364 	.word	0x20006364
 800b424:	20006368 	.word	0x20006368

0800b428 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b086      	sub	sp, #24
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d04f      	beq.n	800b4da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b43a:	2308      	movs	r3, #8
 800b43c:	425b      	negs	r3, r3
 800b43e:	697a      	ldr	r2, [r7, #20]
 800b440:	4413      	add	r3, r2
 800b442:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	685a      	ldr	r2, [r3, #4]
 800b44c:	4b25      	ldr	r3, [pc, #148]	@ (800b4e4 <vPortFree+0xbc>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	4013      	ands	r3, r2
 800b452:	2b00      	cmp	r3, #0
 800b454:	d10b      	bne.n	800b46e <vPortFree+0x46>
	__asm volatile
 800b456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b45a:	f383 8811 	msr	BASEPRI, r3
 800b45e:	f3bf 8f6f 	isb	sy
 800b462:	f3bf 8f4f 	dsb	sy
 800b466:	60fb      	str	r3, [r7, #12]
}
 800b468:	bf00      	nop
 800b46a:	bf00      	nop
 800b46c:	e7fd      	b.n	800b46a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d00b      	beq.n	800b48e <vPortFree+0x66>
	__asm volatile
 800b476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b47a:	f383 8811 	msr	BASEPRI, r3
 800b47e:	f3bf 8f6f 	isb	sy
 800b482:	f3bf 8f4f 	dsb	sy
 800b486:	60bb      	str	r3, [r7, #8]
}
 800b488:	bf00      	nop
 800b48a:	bf00      	nop
 800b48c:	e7fd      	b.n	800b48a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b48e:	693b      	ldr	r3, [r7, #16]
 800b490:	685a      	ldr	r2, [r3, #4]
 800b492:	4b14      	ldr	r3, [pc, #80]	@ (800b4e4 <vPortFree+0xbc>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4013      	ands	r3, r2
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d01e      	beq.n	800b4da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d11a      	bne.n	800b4da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	685a      	ldr	r2, [r3, #4]
 800b4a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b4e4 <vPortFree+0xbc>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	43db      	mvns	r3, r3
 800b4ae:	401a      	ands	r2, r3
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b4b4:	f7fe fc4c 	bl	8009d50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	685a      	ldr	r2, [r3, #4]
 800b4bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b4e8 <vPortFree+0xc0>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	4413      	add	r3, r2
 800b4c2:	4a09      	ldr	r2, [pc, #36]	@ (800b4e8 <vPortFree+0xc0>)
 800b4c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b4c6:	6938      	ldr	r0, [r7, #16]
 800b4c8:	f000 f874 	bl	800b5b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b4cc:	4b07      	ldr	r3, [pc, #28]	@ (800b4ec <vPortFree+0xc4>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	4a06      	ldr	r2, [pc, #24]	@ (800b4ec <vPortFree+0xc4>)
 800b4d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b4d6:	f7fe fc49 	bl	8009d6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b4da:	bf00      	nop
 800b4dc:	3718      	adds	r7, #24
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
 800b4e2:	bf00      	nop
 800b4e4:	20006370 	.word	0x20006370
 800b4e8:	20006360 	.word	0x20006360
 800b4ec:	2000636c 	.word	0x2000636c

0800b4f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b4f6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b4fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b4fc:	4b27      	ldr	r3, [pc, #156]	@ (800b59c <prvHeapInit+0xac>)
 800b4fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	f003 0307 	and.w	r3, r3, #7
 800b506:	2b00      	cmp	r3, #0
 800b508:	d00c      	beq.n	800b524 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	3307      	adds	r3, #7
 800b50e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f023 0307 	bic.w	r3, r3, #7
 800b516:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b518:	68ba      	ldr	r2, [r7, #8]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	1ad3      	subs	r3, r2, r3
 800b51e:	4a1f      	ldr	r2, [pc, #124]	@ (800b59c <prvHeapInit+0xac>)
 800b520:	4413      	add	r3, r2
 800b522:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b528:	4a1d      	ldr	r2, [pc, #116]	@ (800b5a0 <prvHeapInit+0xb0>)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b52e:	4b1c      	ldr	r3, [pc, #112]	@ (800b5a0 <prvHeapInit+0xb0>)
 800b530:	2200      	movs	r2, #0
 800b532:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	68ba      	ldr	r2, [r7, #8]
 800b538:	4413      	add	r3, r2
 800b53a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b53c:	2208      	movs	r2, #8
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	1a9b      	subs	r3, r3, r2
 800b542:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	f023 0307 	bic.w	r3, r3, #7
 800b54a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	4a15      	ldr	r2, [pc, #84]	@ (800b5a4 <prvHeapInit+0xb4>)
 800b550:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b552:	4b14      	ldr	r3, [pc, #80]	@ (800b5a4 <prvHeapInit+0xb4>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2200      	movs	r2, #0
 800b558:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b55a:	4b12      	ldr	r3, [pc, #72]	@ (800b5a4 <prvHeapInit+0xb4>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	2200      	movs	r2, #0
 800b560:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	68fa      	ldr	r2, [r7, #12]
 800b56a:	1ad2      	subs	r2, r2, r3
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b570:	4b0c      	ldr	r3, [pc, #48]	@ (800b5a4 <prvHeapInit+0xb4>)
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	4a0a      	ldr	r2, [pc, #40]	@ (800b5a8 <prvHeapInit+0xb8>)
 800b57e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	4a09      	ldr	r2, [pc, #36]	@ (800b5ac <prvHeapInit+0xbc>)
 800b586:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b588:	4b09      	ldr	r3, [pc, #36]	@ (800b5b0 <prvHeapInit+0xc0>)
 800b58a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b58e:	601a      	str	r2, [r3, #0]
}
 800b590:	bf00      	nop
 800b592:	3714      	adds	r7, #20
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr
 800b59c:	20005754 	.word	0x20005754
 800b5a0:	20006354 	.word	0x20006354
 800b5a4:	2000635c 	.word	0x2000635c
 800b5a8:	20006364 	.word	0x20006364
 800b5ac:	20006360 	.word	0x20006360
 800b5b0:	20006370 	.word	0x20006370

0800b5b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b5bc:	4b28      	ldr	r3, [pc, #160]	@ (800b660 <prvInsertBlockIntoFreeList+0xac>)
 800b5be:	60fb      	str	r3, [r7, #12]
 800b5c0:	e002      	b.n	800b5c8 <prvInsertBlockIntoFreeList+0x14>
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	60fb      	str	r3, [r7, #12]
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	687a      	ldr	r2, [r7, #4]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d8f7      	bhi.n	800b5c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	68ba      	ldr	r2, [r7, #8]
 800b5dc:	4413      	add	r3, r2
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d108      	bne.n	800b5f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	685a      	ldr	r2, [r3, #4]
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	441a      	add	r2, r3
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	685b      	ldr	r3, [r3, #4]
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	441a      	add	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	429a      	cmp	r2, r3
 800b608:	d118      	bne.n	800b63c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681a      	ldr	r2, [r3, #0]
 800b60e:	4b15      	ldr	r3, [pc, #84]	@ (800b664 <prvInsertBlockIntoFreeList+0xb0>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	429a      	cmp	r2, r3
 800b614:	d00d      	beq.n	800b632 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	685a      	ldr	r2, [r3, #4]
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	685b      	ldr	r3, [r3, #4]
 800b620:	441a      	add	r2, r3
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	681a      	ldr	r2, [r3, #0]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	601a      	str	r2, [r3, #0]
 800b630:	e008      	b.n	800b644 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b632:	4b0c      	ldr	r3, [pc, #48]	@ (800b664 <prvInsertBlockIntoFreeList+0xb0>)
 800b634:	681a      	ldr	r2, [r3, #0]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	601a      	str	r2, [r3, #0]
 800b63a:	e003      	b.n	800b644 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	681a      	ldr	r2, [r3, #0]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b644:	68fa      	ldr	r2, [r7, #12]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d002      	beq.n	800b652 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b652:	bf00      	nop
 800b654:	3714      	adds	r7, #20
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	20006354 	.word	0x20006354
 800b664:	2000635c 	.word	0x2000635c

0800b668 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b668:	4b04      	ldr	r3, [pc, #16]	@ (800b67c <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	b10a      	cbz	r2, 800b672 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0xa>
 800b66e:	4803      	ldr	r0, [pc, #12]	@ (800b67c <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b670:	4770      	bx	lr
 800b672:	4a03      	ldr	r2, [pc, #12]	@ (800b680 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x18>)
 800b674:	4801      	ldr	r0, [pc, #4]	@ (800b67c <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b676:	6812      	ldr	r2, [r2, #0]
 800b678:	601a      	str	r2, [r3, #0]
 800b67a:	4770      	bx	lr
 800b67c:	20000030 	.word	0x20000030
 800b680:	200000fc 	.word	0x200000fc

0800b684 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b684:	4a02      	ldr	r2, [pc, #8]	@ (800b690 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0xc>)
 800b686:	4b03      	ldr	r3, [pc, #12]	@ (800b694 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x10>)
 800b688:	6812      	ldr	r2, [r2, #0]
 800b68a:	601a      	str	r2, [r3, #0]
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop
 800b690:	200000fc 	.word	0x200000fc
 800b694:	20000030 	.word	0x20000030

0800b698 <amt212ev_interfaces__msg__AmtRead__rosidl_typesupport_introspection_c__AmtRead_init_function>:
 800b698:	f004 b930 	b.w	800f8fc <amt212ev_interfaces__msg__AmtRead__init>

0800b69c <amt212ev_interfaces__msg__AmtRead__rosidl_typesupport_introspection_c__AmtRead_fini_function>:
 800b69c:	f004 b932 	b.w	800f904 <amt212ev_interfaces__msg__AmtRead__fini>

0800b6a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b6a0:	4b04      	ldr	r3, [pc, #16]	@ (800b6b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6a2:	681a      	ldr	r2, [r3, #0]
 800b6a4:	b10a      	cbz	r2, 800b6aa <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0xa>
 800b6a6:	4803      	ldr	r0, [pc, #12]	@ (800b6b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6a8:	4770      	bx	lr
 800b6aa:	4a03      	ldr	r2, [pc, #12]	@ (800b6b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x18>)
 800b6ac:	4801      	ldr	r0, [pc, #4]	@ (800b6b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6ae:	6812      	ldr	r2, [r2, #0]
 800b6b0:	601a      	str	r2, [r3, #0]
 800b6b2:	4770      	bx	lr
 800b6b4:	200000b4 	.word	0x200000b4
 800b6b8:	20000100 	.word	0x20000100

0800b6bc <get_serialized_size_amt212ev_interfaces__msg__AmtRead>:
 800b6bc:	b188      	cbz	r0, 800b6e2 <get_serialized_size_amt212ev_interfaces__msg__AmtRead+0x26>
 800b6be:	b538      	push	{r3, r4, r5, lr}
 800b6c0:	460d      	mov	r5, r1
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	2108      	movs	r1, #8
 800b6c6:	f001 faed 	bl	800cca4 <ucdr_alignment>
 800b6ca:	f105 0308 	add.w	r3, r5, #8
 800b6ce:	181c      	adds	r4, r3, r0
 800b6d0:	2108      	movs	r1, #8
 800b6d2:	4620      	mov	r0, r4
 800b6d4:	f001 fae6 	bl	800cca4 <ucdr_alignment>
 800b6d8:	f1c5 0508 	rsb	r5, r5, #8
 800b6dc:	4428      	add	r0, r5
 800b6de:	4420      	add	r0, r4
 800b6e0:	bd38      	pop	{r3, r4, r5, pc}
 800b6e2:	4770      	bx	lr

0800b6e4 <_AmtRead__cdr_deserialize>:
 800b6e4:	b538      	push	{r3, r4, r5, lr}
 800b6e6:	460c      	mov	r4, r1
 800b6e8:	b149      	cbz	r1, 800b6fe <_AmtRead__cdr_deserialize+0x1a>
 800b6ea:	4605      	mov	r5, r0
 800b6ec:	f001 f9bc 	bl	800ca68 <ucdr_deserialize_double>
 800b6f0:	f104 0108 	add.w	r1, r4, #8
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6fa:	f001 b9b5 	b.w	800ca68 <ucdr_deserialize_double>
 800b6fe:	4608      	mov	r0, r1
 800b700:	bd38      	pop	{r3, r4, r5, pc}
 800b702:	bf00      	nop

0800b704 <_AmtRead__cdr_serialize>:
 800b704:	b170      	cbz	r0, 800b724 <_AmtRead__cdr_serialize+0x20>
 800b706:	b538      	push	{r3, r4, r5, lr}
 800b708:	ed90 0b00 	vldr	d0, [r0]
 800b70c:	460d      	mov	r5, r1
 800b70e:	4604      	mov	r4, r0
 800b710:	4608      	mov	r0, r1
 800b712:	f001 f8d9 	bl	800c8c8 <ucdr_serialize_double>
 800b716:	ed94 0b02 	vldr	d0, [r4, #8]
 800b71a:	4628      	mov	r0, r5
 800b71c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b720:	f001 b8d2 	b.w	800c8c8 <ucdr_serialize_double>
 800b724:	4770      	bx	lr
 800b726:	bf00      	nop

0800b728 <_AmtRead__get_serialized_size>:
 800b728:	b168      	cbz	r0, 800b746 <_AmtRead__get_serialized_size+0x1e>
 800b72a:	b510      	push	{r4, lr}
 800b72c:	2108      	movs	r1, #8
 800b72e:	2000      	movs	r0, #0
 800b730:	f001 fab8 	bl	800cca4 <ucdr_alignment>
 800b734:	f100 0408 	add.w	r4, r0, #8
 800b738:	2108      	movs	r1, #8
 800b73a:	4620      	mov	r0, r4
 800b73c:	f001 fab2 	bl	800cca4 <ucdr_alignment>
 800b740:	3008      	adds	r0, #8
 800b742:	4420      	add	r0, r4
 800b744:	bd10      	pop	{r4, pc}
 800b746:	4770      	bx	lr

0800b748 <_AmtRead__max_serialized_size>:
 800b748:	b510      	push	{r4, lr}
 800b74a:	2108      	movs	r1, #8
 800b74c:	2000      	movs	r0, #0
 800b74e:	f001 faa9 	bl	800cca4 <ucdr_alignment>
 800b752:	f100 0408 	add.w	r4, r0, #8
 800b756:	2108      	movs	r1, #8
 800b758:	4620      	mov	r0, r4
 800b75a:	f001 faa3 	bl	800cca4 <ucdr_alignment>
 800b75e:	3008      	adds	r0, #8
 800b760:	4420      	add	r0, r4
 800b762:	bd10      	pop	{r4, pc}

0800b764 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b764:	4800      	ldr	r0, [pc, #0]	@ (800b768 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x4>)
 800b766:	4770      	bx	lr
 800b768:	200000c0 	.word	0x200000c0

0800b76c <ucdr_serialize_bool>:
 800b76c:	b538      	push	{r3, r4, r5, lr}
 800b76e:	460d      	mov	r5, r1
 800b770:	2101      	movs	r1, #1
 800b772:	4604      	mov	r4, r0
 800b774:	f001 fa4a 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b778:	b148      	cbz	r0, 800b78e <ucdr_serialize_bool+0x22>
 800b77a:	68a3      	ldr	r3, [r4, #8]
 800b77c:	701d      	strb	r5, [r3, #0]
 800b77e:	68a2      	ldr	r2, [r4, #8]
 800b780:	6923      	ldr	r3, [r4, #16]
 800b782:	2101      	movs	r1, #1
 800b784:	440a      	add	r2, r1
 800b786:	440b      	add	r3, r1
 800b788:	60a2      	str	r2, [r4, #8]
 800b78a:	6123      	str	r3, [r4, #16]
 800b78c:	7561      	strb	r1, [r4, #21]
 800b78e:	7da0      	ldrb	r0, [r4, #22]
 800b790:	f080 0001 	eor.w	r0, r0, #1
 800b794:	bd38      	pop	{r3, r4, r5, pc}
 800b796:	bf00      	nop

0800b798 <ucdr_deserialize_bool>:
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	460d      	mov	r5, r1
 800b79c:	2101      	movs	r1, #1
 800b79e:	4604      	mov	r4, r0
 800b7a0:	f001 fa34 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b7a4:	b160      	cbz	r0, 800b7c0 <ucdr_deserialize_bool+0x28>
 800b7a6:	68a2      	ldr	r2, [r4, #8]
 800b7a8:	6923      	ldr	r3, [r4, #16]
 800b7aa:	f812 1b01 	ldrb.w	r1, [r2], #1
 800b7ae:	3900      	subs	r1, #0
 800b7b0:	bf18      	it	ne
 800b7b2:	2101      	movne	r1, #1
 800b7b4:	7029      	strb	r1, [r5, #0]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	2101      	movs	r1, #1
 800b7ba:	60a2      	str	r2, [r4, #8]
 800b7bc:	6123      	str	r3, [r4, #16]
 800b7be:	7561      	strb	r1, [r4, #21]
 800b7c0:	7da0      	ldrb	r0, [r4, #22]
 800b7c2:	f080 0001 	eor.w	r0, r0, #1
 800b7c6:	bd38      	pop	{r3, r4, r5, pc}

0800b7c8 <ucdr_serialize_uint8_t>:
 800b7c8:	b538      	push	{r3, r4, r5, lr}
 800b7ca:	460d      	mov	r5, r1
 800b7cc:	2101      	movs	r1, #1
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	f001 fa1c 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b7d4:	b148      	cbz	r0, 800b7ea <ucdr_serialize_uint8_t+0x22>
 800b7d6:	68a3      	ldr	r3, [r4, #8]
 800b7d8:	701d      	strb	r5, [r3, #0]
 800b7da:	68a2      	ldr	r2, [r4, #8]
 800b7dc:	6923      	ldr	r3, [r4, #16]
 800b7de:	2101      	movs	r1, #1
 800b7e0:	440a      	add	r2, r1
 800b7e2:	440b      	add	r3, r1
 800b7e4:	60a2      	str	r2, [r4, #8]
 800b7e6:	6123      	str	r3, [r4, #16]
 800b7e8:	7561      	strb	r1, [r4, #21]
 800b7ea:	7da0      	ldrb	r0, [r4, #22]
 800b7ec:	f080 0001 	eor.w	r0, r0, #1
 800b7f0:	bd38      	pop	{r3, r4, r5, pc}
 800b7f2:	bf00      	nop

0800b7f4 <ucdr_deserialize_uint8_t>:
 800b7f4:	b538      	push	{r3, r4, r5, lr}
 800b7f6:	460d      	mov	r5, r1
 800b7f8:	2101      	movs	r1, #1
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	f001 fa06 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b800:	b150      	cbz	r0, 800b818 <ucdr_deserialize_uint8_t+0x24>
 800b802:	68a3      	ldr	r3, [r4, #8]
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	702b      	strb	r3, [r5, #0]
 800b808:	68a2      	ldr	r2, [r4, #8]
 800b80a:	6923      	ldr	r3, [r4, #16]
 800b80c:	2101      	movs	r1, #1
 800b80e:	440a      	add	r2, r1
 800b810:	440b      	add	r3, r1
 800b812:	60a2      	str	r2, [r4, #8]
 800b814:	6123      	str	r3, [r4, #16]
 800b816:	7561      	strb	r1, [r4, #21]
 800b818:	7da0      	ldrb	r0, [r4, #22]
 800b81a:	f080 0001 	eor.w	r0, r0, #1
 800b81e:	bd38      	pop	{r3, r4, r5, pc}

0800b820 <ucdr_serialize_uint16_t>:
 800b820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b824:	b082      	sub	sp, #8
 800b826:	460b      	mov	r3, r1
 800b828:	2102      	movs	r1, #2
 800b82a:	4604      	mov	r4, r0
 800b82c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800b830:	f001 fa40 	bl	800ccb4 <ucdr_buffer_alignment>
 800b834:	4601      	mov	r1, r0
 800b836:	4620      	mov	r0, r4
 800b838:	7d67      	ldrb	r7, [r4, #21]
 800b83a:	f001 fa7f 	bl	800cd3c <ucdr_advance_buffer>
 800b83e:	2102      	movs	r1, #2
 800b840:	4620      	mov	r0, r4
 800b842:	f001 f9d7 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800b846:	bb78      	cbnz	r0, 800b8a8 <ucdr_serialize_uint16_t+0x88>
 800b848:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800b84c:	42ab      	cmp	r3, r5
 800b84e:	d926      	bls.n	800b89e <ucdr_serialize_uint16_t+0x7e>
 800b850:	1b5e      	subs	r6, r3, r5
 800b852:	60a3      	str	r3, [r4, #8]
 800b854:	6923      	ldr	r3, [r4, #16]
 800b856:	f1c6 0802 	rsb	r8, r6, #2
 800b85a:	4433      	add	r3, r6
 800b85c:	6123      	str	r3, [r4, #16]
 800b85e:	4641      	mov	r1, r8
 800b860:	4620      	mov	r0, r4
 800b862:	f001 f9d3 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b866:	2800      	cmp	r0, #0
 800b868:	d03b      	beq.n	800b8e2 <ucdr_serialize_uint16_t+0xc2>
 800b86a:	7d23      	ldrb	r3, [r4, #20]
 800b86c:	2b01      	cmp	r3, #1
 800b86e:	d04a      	beq.n	800b906 <ucdr_serialize_uint16_t+0xe6>
 800b870:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b874:	702b      	strb	r3, [r5, #0]
 800b876:	2e00      	cmp	r6, #0
 800b878:	d040      	beq.n	800b8fc <ucdr_serialize_uint16_t+0xdc>
 800b87a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b87e:	706b      	strb	r3, [r5, #1]
 800b880:	6923      	ldr	r3, [r4, #16]
 800b882:	68a2      	ldr	r2, [r4, #8]
 800b884:	7da0      	ldrb	r0, [r4, #22]
 800b886:	3302      	adds	r3, #2
 800b888:	1b9e      	subs	r6, r3, r6
 800b88a:	4442      	add	r2, r8
 800b88c:	2302      	movs	r3, #2
 800b88e:	f080 0001 	eor.w	r0, r0, #1
 800b892:	60a2      	str	r2, [r4, #8]
 800b894:	6126      	str	r6, [r4, #16]
 800b896:	7563      	strb	r3, [r4, #21]
 800b898:	b002      	add	sp, #8
 800b89a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b89e:	2102      	movs	r1, #2
 800b8a0:	4620      	mov	r0, r4
 800b8a2:	f001 f9b3 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b8a6:	b190      	cbz	r0, 800b8ce <ucdr_serialize_uint16_t+0xae>
 800b8a8:	7d23      	ldrb	r3, [r4, #20]
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	68a3      	ldr	r3, [r4, #8]
 800b8ae:	d014      	beq.n	800b8da <ucdr_serialize_uint16_t+0xba>
 800b8b0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b8b4:	701a      	strb	r2, [r3, #0]
 800b8b6:	68a3      	ldr	r3, [r4, #8]
 800b8b8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b8bc:	705a      	strb	r2, [r3, #1]
 800b8be:	68a2      	ldr	r2, [r4, #8]
 800b8c0:	6923      	ldr	r3, [r4, #16]
 800b8c2:	3202      	adds	r2, #2
 800b8c4:	3302      	adds	r3, #2
 800b8c6:	2102      	movs	r1, #2
 800b8c8:	60a2      	str	r2, [r4, #8]
 800b8ca:	6123      	str	r3, [r4, #16]
 800b8cc:	7561      	strb	r1, [r4, #21]
 800b8ce:	7da0      	ldrb	r0, [r4, #22]
 800b8d0:	f080 0001 	eor.w	r0, r0, #1
 800b8d4:	b002      	add	sp, #8
 800b8d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8da:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800b8de:	801a      	strh	r2, [r3, #0]
 800b8e0:	e7ed      	b.n	800b8be <ucdr_serialize_uint16_t+0x9e>
 800b8e2:	68a2      	ldr	r2, [r4, #8]
 800b8e4:	6923      	ldr	r3, [r4, #16]
 800b8e6:	7da0      	ldrb	r0, [r4, #22]
 800b8e8:	7567      	strb	r7, [r4, #21]
 800b8ea:	1b92      	subs	r2, r2, r6
 800b8ec:	1b9b      	subs	r3, r3, r6
 800b8ee:	f080 0001 	eor.w	r0, r0, #1
 800b8f2:	60a2      	str	r2, [r4, #8]
 800b8f4:	6123      	str	r3, [r4, #16]
 800b8f6:	b002      	add	sp, #8
 800b8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8fc:	68a3      	ldr	r3, [r4, #8]
 800b8fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b902:	701a      	strb	r2, [r3, #0]
 800b904:	e7bc      	b.n	800b880 <ucdr_serialize_uint16_t+0x60>
 800b906:	4628      	mov	r0, r5
 800b908:	f10d 0506 	add.w	r5, sp, #6
 800b90c:	4629      	mov	r1, r5
 800b90e:	4632      	mov	r2, r6
 800b910:	f00d fda1 	bl	8019456 <memcpy>
 800b914:	68a0      	ldr	r0, [r4, #8]
 800b916:	4642      	mov	r2, r8
 800b918:	19a9      	adds	r1, r5, r6
 800b91a:	f00d fd9c 	bl	8019456 <memcpy>
 800b91e:	e7af      	b.n	800b880 <ucdr_serialize_uint16_t+0x60>

0800b920 <ucdr_serialize_endian_uint16_t>:
 800b920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b924:	b083      	sub	sp, #12
 800b926:	460d      	mov	r5, r1
 800b928:	2102      	movs	r1, #2
 800b92a:	4604      	mov	r4, r0
 800b92c:	f8ad 2006 	strh.w	r2, [sp, #6]
 800b930:	f001 f9c0 	bl	800ccb4 <ucdr_buffer_alignment>
 800b934:	4601      	mov	r1, r0
 800b936:	4620      	mov	r0, r4
 800b938:	f894 8015 	ldrb.w	r8, [r4, #21]
 800b93c:	f001 f9fe 	bl	800cd3c <ucdr_advance_buffer>
 800b940:	2102      	movs	r1, #2
 800b942:	4620      	mov	r0, r4
 800b944:	f001 f956 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800b948:	bb70      	cbnz	r0, 800b9a8 <ucdr_serialize_endian_uint16_t+0x88>
 800b94a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800b94e:	42be      	cmp	r6, r7
 800b950:	d925      	bls.n	800b99e <ucdr_serialize_endian_uint16_t+0x7e>
 800b952:	6923      	ldr	r3, [r4, #16]
 800b954:	60a6      	str	r6, [r4, #8]
 800b956:	1bf6      	subs	r6, r6, r7
 800b958:	4433      	add	r3, r6
 800b95a:	f1c6 0902 	rsb	r9, r6, #2
 800b95e:	6123      	str	r3, [r4, #16]
 800b960:	4649      	mov	r1, r9
 800b962:	4620      	mov	r0, r4
 800b964:	f001 f952 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b968:	2800      	cmp	r0, #0
 800b96a:	d039      	beq.n	800b9e0 <ucdr_serialize_endian_uint16_t+0xc0>
 800b96c:	2d01      	cmp	r5, #1
 800b96e:	d04a      	beq.n	800ba06 <ucdr_serialize_endian_uint16_t+0xe6>
 800b970:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b974:	703b      	strb	r3, [r7, #0]
 800b976:	2e00      	cmp	r6, #0
 800b978:	d040      	beq.n	800b9fc <ucdr_serialize_endian_uint16_t+0xdc>
 800b97a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b97e:	707b      	strb	r3, [r7, #1]
 800b980:	6923      	ldr	r3, [r4, #16]
 800b982:	68a2      	ldr	r2, [r4, #8]
 800b984:	7da0      	ldrb	r0, [r4, #22]
 800b986:	3302      	adds	r3, #2
 800b988:	444a      	add	r2, r9
 800b98a:	1b9b      	subs	r3, r3, r6
 800b98c:	2102      	movs	r1, #2
 800b98e:	f080 0001 	eor.w	r0, r0, #1
 800b992:	60a2      	str	r2, [r4, #8]
 800b994:	6123      	str	r3, [r4, #16]
 800b996:	7561      	strb	r1, [r4, #21]
 800b998:	b003      	add	sp, #12
 800b99a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b99e:	2102      	movs	r1, #2
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f001 f933 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800b9a6:	b188      	cbz	r0, 800b9cc <ucdr_serialize_endian_uint16_t+0xac>
 800b9a8:	2d01      	cmp	r5, #1
 800b9aa:	68a3      	ldr	r3, [r4, #8]
 800b9ac:	d014      	beq.n	800b9d8 <ucdr_serialize_endian_uint16_t+0xb8>
 800b9ae:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b9b2:	701a      	strb	r2, [r3, #0]
 800b9b4:	68a3      	ldr	r3, [r4, #8]
 800b9b6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b9ba:	705a      	strb	r2, [r3, #1]
 800b9bc:	68a2      	ldr	r2, [r4, #8]
 800b9be:	6923      	ldr	r3, [r4, #16]
 800b9c0:	3202      	adds	r2, #2
 800b9c2:	3302      	adds	r3, #2
 800b9c4:	2102      	movs	r1, #2
 800b9c6:	60a2      	str	r2, [r4, #8]
 800b9c8:	6123      	str	r3, [r4, #16]
 800b9ca:	7561      	strb	r1, [r4, #21]
 800b9cc:	7da0      	ldrb	r0, [r4, #22]
 800b9ce:	f080 0001 	eor.w	r0, r0, #1
 800b9d2:	b003      	add	sp, #12
 800b9d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9d8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800b9dc:	801a      	strh	r2, [r3, #0]
 800b9de:	e7ed      	b.n	800b9bc <ucdr_serialize_endian_uint16_t+0x9c>
 800b9e0:	68a2      	ldr	r2, [r4, #8]
 800b9e2:	6923      	ldr	r3, [r4, #16]
 800b9e4:	7da0      	ldrb	r0, [r4, #22]
 800b9e6:	f884 8015 	strb.w	r8, [r4, #21]
 800b9ea:	1b92      	subs	r2, r2, r6
 800b9ec:	1b9b      	subs	r3, r3, r6
 800b9ee:	f080 0001 	eor.w	r0, r0, #1
 800b9f2:	60a2      	str	r2, [r4, #8]
 800b9f4:	6123      	str	r3, [r4, #16]
 800b9f6:	b003      	add	sp, #12
 800b9f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9fc:	68a3      	ldr	r3, [r4, #8]
 800b9fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ba02:	701a      	strb	r2, [r3, #0]
 800ba04:	e7bc      	b.n	800b980 <ucdr_serialize_endian_uint16_t+0x60>
 800ba06:	f10d 0506 	add.w	r5, sp, #6
 800ba0a:	4629      	mov	r1, r5
 800ba0c:	4632      	mov	r2, r6
 800ba0e:	4638      	mov	r0, r7
 800ba10:	f00d fd21 	bl	8019456 <memcpy>
 800ba14:	68a0      	ldr	r0, [r4, #8]
 800ba16:	464a      	mov	r2, r9
 800ba18:	19a9      	adds	r1, r5, r6
 800ba1a:	f00d fd1c 	bl	8019456 <memcpy>
 800ba1e:	e7af      	b.n	800b980 <ucdr_serialize_endian_uint16_t+0x60>

0800ba20 <ucdr_deserialize_uint16_t>:
 800ba20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba24:	460d      	mov	r5, r1
 800ba26:	2102      	movs	r1, #2
 800ba28:	4604      	mov	r4, r0
 800ba2a:	f001 f943 	bl	800ccb4 <ucdr_buffer_alignment>
 800ba2e:	4601      	mov	r1, r0
 800ba30:	4620      	mov	r0, r4
 800ba32:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ba36:	f001 f981 	bl	800cd3c <ucdr_advance_buffer>
 800ba3a:	2102      	movs	r1, #2
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	f001 f8d9 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800ba42:	bb60      	cbnz	r0, 800ba9e <ucdr_deserialize_uint16_t+0x7e>
 800ba44:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ba48:	42be      	cmp	r6, r7
 800ba4a:	d923      	bls.n	800ba94 <ucdr_deserialize_uint16_t+0x74>
 800ba4c:	6923      	ldr	r3, [r4, #16]
 800ba4e:	60a6      	str	r6, [r4, #8]
 800ba50:	1bf6      	subs	r6, r6, r7
 800ba52:	4433      	add	r3, r6
 800ba54:	f1c6 0902 	rsb	r9, r6, #2
 800ba58:	6123      	str	r3, [r4, #16]
 800ba5a:	4649      	mov	r1, r9
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	f001 f8d5 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800ba62:	2800      	cmp	r0, #0
 800ba64:	d034      	beq.n	800bad0 <ucdr_deserialize_uint16_t+0xb0>
 800ba66:	7d23      	ldrb	r3, [r4, #20]
 800ba68:	2b01      	cmp	r3, #1
 800ba6a:	d042      	beq.n	800baf2 <ucdr_deserialize_uint16_t+0xd2>
 800ba6c:	787b      	ldrb	r3, [r7, #1]
 800ba6e:	702b      	strb	r3, [r5, #0]
 800ba70:	2e00      	cmp	r6, #0
 800ba72:	d03a      	beq.n	800baea <ucdr_deserialize_uint16_t+0xca>
 800ba74:	783b      	ldrb	r3, [r7, #0]
 800ba76:	706b      	strb	r3, [r5, #1]
 800ba78:	6923      	ldr	r3, [r4, #16]
 800ba7a:	68a2      	ldr	r2, [r4, #8]
 800ba7c:	7da0      	ldrb	r0, [r4, #22]
 800ba7e:	2102      	movs	r1, #2
 800ba80:	3302      	adds	r3, #2
 800ba82:	444a      	add	r2, r9
 800ba84:	1b9b      	subs	r3, r3, r6
 800ba86:	7561      	strb	r1, [r4, #21]
 800ba88:	60a2      	str	r2, [r4, #8]
 800ba8a:	6123      	str	r3, [r4, #16]
 800ba8c:	f080 0001 	eor.w	r0, r0, #1
 800ba90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba94:	2102      	movs	r1, #2
 800ba96:	4620      	mov	r0, r4
 800ba98:	f001 f8b8 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800ba9c:	b180      	cbz	r0, 800bac0 <ucdr_deserialize_uint16_t+0xa0>
 800ba9e:	7d23      	ldrb	r3, [r4, #20]
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	68a3      	ldr	r3, [r4, #8]
 800baa4:	d011      	beq.n	800baca <ucdr_deserialize_uint16_t+0xaa>
 800baa6:	785b      	ldrb	r3, [r3, #1]
 800baa8:	702b      	strb	r3, [r5, #0]
 800baaa:	68a3      	ldr	r3, [r4, #8]
 800baac:	781b      	ldrb	r3, [r3, #0]
 800baae:	706b      	strb	r3, [r5, #1]
 800bab0:	68a2      	ldr	r2, [r4, #8]
 800bab2:	6923      	ldr	r3, [r4, #16]
 800bab4:	3202      	adds	r2, #2
 800bab6:	3302      	adds	r3, #2
 800bab8:	2102      	movs	r1, #2
 800baba:	60a2      	str	r2, [r4, #8]
 800babc:	6123      	str	r3, [r4, #16]
 800babe:	7561      	strb	r1, [r4, #21]
 800bac0:	7da0      	ldrb	r0, [r4, #22]
 800bac2:	f080 0001 	eor.w	r0, r0, #1
 800bac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baca:	881b      	ldrh	r3, [r3, #0]
 800bacc:	802b      	strh	r3, [r5, #0]
 800bace:	e7ef      	b.n	800bab0 <ucdr_deserialize_uint16_t+0x90>
 800bad0:	68a2      	ldr	r2, [r4, #8]
 800bad2:	6923      	ldr	r3, [r4, #16]
 800bad4:	7da0      	ldrb	r0, [r4, #22]
 800bad6:	f884 8015 	strb.w	r8, [r4, #21]
 800bada:	1b92      	subs	r2, r2, r6
 800badc:	1b9b      	subs	r3, r3, r6
 800bade:	60a2      	str	r2, [r4, #8]
 800bae0:	6123      	str	r3, [r4, #16]
 800bae2:	f080 0001 	eor.w	r0, r0, #1
 800bae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baea:	68a3      	ldr	r3, [r4, #8]
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	706b      	strb	r3, [r5, #1]
 800baf0:	e7c2      	b.n	800ba78 <ucdr_deserialize_uint16_t+0x58>
 800baf2:	4639      	mov	r1, r7
 800baf4:	4632      	mov	r2, r6
 800baf6:	4628      	mov	r0, r5
 800baf8:	f00d fcad 	bl	8019456 <memcpy>
 800bafc:	68a1      	ldr	r1, [r4, #8]
 800bafe:	464a      	mov	r2, r9
 800bb00:	19a8      	adds	r0, r5, r6
 800bb02:	f00d fca8 	bl	8019456 <memcpy>
 800bb06:	e7b7      	b.n	800ba78 <ucdr_deserialize_uint16_t+0x58>

0800bb08 <ucdr_deserialize_endian_uint16_t>:
 800bb08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb0c:	460e      	mov	r6, r1
 800bb0e:	2102      	movs	r1, #2
 800bb10:	4604      	mov	r4, r0
 800bb12:	4615      	mov	r5, r2
 800bb14:	f001 f8ce 	bl	800ccb4 <ucdr_buffer_alignment>
 800bb18:	4601      	mov	r1, r0
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800bb20:	f001 f90c 	bl	800cd3c <ucdr_advance_buffer>
 800bb24:	2102      	movs	r1, #2
 800bb26:	4620      	mov	r0, r4
 800bb28:	f001 f864 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800bb2c:	bb70      	cbnz	r0, 800bb8c <ucdr_deserialize_endian_uint16_t+0x84>
 800bb2e:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800bb32:	4547      	cmp	r7, r8
 800bb34:	d925      	bls.n	800bb82 <ucdr_deserialize_endian_uint16_t+0x7a>
 800bb36:	6923      	ldr	r3, [r4, #16]
 800bb38:	60a7      	str	r7, [r4, #8]
 800bb3a:	eba7 0708 	sub.w	r7, r7, r8
 800bb3e:	443b      	add	r3, r7
 800bb40:	f1c7 0a02 	rsb	sl, r7, #2
 800bb44:	6123      	str	r3, [r4, #16]
 800bb46:	4651      	mov	r1, sl
 800bb48:	4620      	mov	r0, r4
 800bb4a:	f001 f85f 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bb4e:	2800      	cmp	r0, #0
 800bb50:	d034      	beq.n	800bbbc <ucdr_deserialize_endian_uint16_t+0xb4>
 800bb52:	2e01      	cmp	r6, #1
 800bb54:	d043      	beq.n	800bbde <ucdr_deserialize_endian_uint16_t+0xd6>
 800bb56:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bb5a:	702b      	strb	r3, [r5, #0]
 800bb5c:	2f00      	cmp	r7, #0
 800bb5e:	d03a      	beq.n	800bbd6 <ucdr_deserialize_endian_uint16_t+0xce>
 800bb60:	f898 3000 	ldrb.w	r3, [r8]
 800bb64:	706b      	strb	r3, [r5, #1]
 800bb66:	6923      	ldr	r3, [r4, #16]
 800bb68:	68a2      	ldr	r2, [r4, #8]
 800bb6a:	7da0      	ldrb	r0, [r4, #22]
 800bb6c:	2102      	movs	r1, #2
 800bb6e:	3302      	adds	r3, #2
 800bb70:	4452      	add	r2, sl
 800bb72:	1bdb      	subs	r3, r3, r7
 800bb74:	7561      	strb	r1, [r4, #21]
 800bb76:	60a2      	str	r2, [r4, #8]
 800bb78:	6123      	str	r3, [r4, #16]
 800bb7a:	f080 0001 	eor.w	r0, r0, #1
 800bb7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb82:	2102      	movs	r1, #2
 800bb84:	4620      	mov	r0, r4
 800bb86:	f001 f841 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bb8a:	b178      	cbz	r0, 800bbac <ucdr_deserialize_endian_uint16_t+0xa4>
 800bb8c:	2e01      	cmp	r6, #1
 800bb8e:	68a3      	ldr	r3, [r4, #8]
 800bb90:	d011      	beq.n	800bbb6 <ucdr_deserialize_endian_uint16_t+0xae>
 800bb92:	785b      	ldrb	r3, [r3, #1]
 800bb94:	702b      	strb	r3, [r5, #0]
 800bb96:	68a3      	ldr	r3, [r4, #8]
 800bb98:	781b      	ldrb	r3, [r3, #0]
 800bb9a:	706b      	strb	r3, [r5, #1]
 800bb9c:	68a2      	ldr	r2, [r4, #8]
 800bb9e:	6923      	ldr	r3, [r4, #16]
 800bba0:	3202      	adds	r2, #2
 800bba2:	3302      	adds	r3, #2
 800bba4:	2102      	movs	r1, #2
 800bba6:	60a2      	str	r2, [r4, #8]
 800bba8:	6123      	str	r3, [r4, #16]
 800bbaa:	7561      	strb	r1, [r4, #21]
 800bbac:	7da0      	ldrb	r0, [r4, #22]
 800bbae:	f080 0001 	eor.w	r0, r0, #1
 800bbb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbb6:	881b      	ldrh	r3, [r3, #0]
 800bbb8:	802b      	strh	r3, [r5, #0]
 800bbba:	e7ef      	b.n	800bb9c <ucdr_deserialize_endian_uint16_t+0x94>
 800bbbc:	68a2      	ldr	r2, [r4, #8]
 800bbbe:	6923      	ldr	r3, [r4, #16]
 800bbc0:	7da0      	ldrb	r0, [r4, #22]
 800bbc2:	f884 9015 	strb.w	r9, [r4, #21]
 800bbc6:	1bd2      	subs	r2, r2, r7
 800bbc8:	1bdb      	subs	r3, r3, r7
 800bbca:	60a2      	str	r2, [r4, #8]
 800bbcc:	6123      	str	r3, [r4, #16]
 800bbce:	f080 0001 	eor.w	r0, r0, #1
 800bbd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbd6:	68a3      	ldr	r3, [r4, #8]
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	706b      	strb	r3, [r5, #1]
 800bbdc:	e7c3      	b.n	800bb66 <ucdr_deserialize_endian_uint16_t+0x5e>
 800bbde:	4641      	mov	r1, r8
 800bbe0:	463a      	mov	r2, r7
 800bbe2:	4628      	mov	r0, r5
 800bbe4:	f00d fc37 	bl	8019456 <memcpy>
 800bbe8:	68a1      	ldr	r1, [r4, #8]
 800bbea:	4652      	mov	r2, sl
 800bbec:	19e8      	adds	r0, r5, r7
 800bbee:	f00d fc32 	bl	8019456 <memcpy>
 800bbf2:	e7b8      	b.n	800bb66 <ucdr_deserialize_endian_uint16_t+0x5e>

0800bbf4 <ucdr_serialize_uint32_t>:
 800bbf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbf8:	b082      	sub	sp, #8
 800bbfa:	4604      	mov	r4, r0
 800bbfc:	9101      	str	r1, [sp, #4]
 800bbfe:	2104      	movs	r1, #4
 800bc00:	f001 f858 	bl	800ccb4 <ucdr_buffer_alignment>
 800bc04:	4601      	mov	r1, r0
 800bc06:	4620      	mov	r0, r4
 800bc08:	7d67      	ldrb	r7, [r4, #21]
 800bc0a:	f001 f897 	bl	800cd3c <ucdr_advance_buffer>
 800bc0e:	2104      	movs	r1, #4
 800bc10:	4620      	mov	r0, r4
 800bc12:	f000 ffef 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	d139      	bne.n	800bc8e <ucdr_serialize_uint32_t+0x9a>
 800bc1a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800bc1e:	42ab      	cmp	r3, r5
 800bc20:	d930      	bls.n	800bc84 <ucdr_serialize_uint32_t+0x90>
 800bc22:	1b5e      	subs	r6, r3, r5
 800bc24:	60a3      	str	r3, [r4, #8]
 800bc26:	6923      	ldr	r3, [r4, #16]
 800bc28:	f1c6 0804 	rsb	r8, r6, #4
 800bc2c:	4433      	add	r3, r6
 800bc2e:	6123      	str	r3, [r4, #16]
 800bc30:	4641      	mov	r1, r8
 800bc32:	4620      	mov	r0, r4
 800bc34:	f000 ffea 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bc38:	2800      	cmp	r0, #0
 800bc3a:	d04c      	beq.n	800bcd6 <ucdr_serialize_uint32_t+0xe2>
 800bc3c:	7d23      	ldrb	r3, [r4, #20]
 800bc3e:	2b01      	cmp	r3, #1
 800bc40:	d063      	beq.n	800bd0a <ucdr_serialize_uint32_t+0x116>
 800bc42:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bc46:	702b      	strb	r3, [r5, #0]
 800bc48:	2e00      	cmp	r6, #0
 800bc4a:	d051      	beq.n	800bcf0 <ucdr_serialize_uint32_t+0xfc>
 800bc4c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bc50:	706b      	strb	r3, [r5, #1]
 800bc52:	2e01      	cmp	r6, #1
 800bc54:	d050      	beq.n	800bcf8 <ucdr_serialize_uint32_t+0x104>
 800bc56:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800bc5a:	70ab      	strb	r3, [r5, #2]
 800bc5c:	2e02      	cmp	r6, #2
 800bc5e:	d04f      	beq.n	800bd00 <ucdr_serialize_uint32_t+0x10c>
 800bc60:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800bc64:	70eb      	strb	r3, [r5, #3]
 800bc66:	6923      	ldr	r3, [r4, #16]
 800bc68:	68a2      	ldr	r2, [r4, #8]
 800bc6a:	7da0      	ldrb	r0, [r4, #22]
 800bc6c:	3304      	adds	r3, #4
 800bc6e:	1b9e      	subs	r6, r3, r6
 800bc70:	4442      	add	r2, r8
 800bc72:	2304      	movs	r3, #4
 800bc74:	f080 0001 	eor.w	r0, r0, #1
 800bc78:	60a2      	str	r2, [r4, #8]
 800bc7a:	6126      	str	r6, [r4, #16]
 800bc7c:	7563      	strb	r3, [r4, #21]
 800bc7e:	b002      	add	sp, #8
 800bc80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc84:	2104      	movs	r1, #4
 800bc86:	4620      	mov	r0, r4
 800bc88:	f000 ffc0 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bc8c:	b1d0      	cbz	r0, 800bcc4 <ucdr_serialize_uint32_t+0xd0>
 800bc8e:	7d23      	ldrb	r3, [r4, #20]
 800bc90:	2b01      	cmp	r3, #1
 800bc92:	68a3      	ldr	r3, [r4, #8]
 800bc94:	d01c      	beq.n	800bcd0 <ucdr_serialize_uint32_t+0xdc>
 800bc96:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800bc9a:	701a      	strb	r2, [r3, #0]
 800bc9c:	68a3      	ldr	r3, [r4, #8]
 800bc9e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bca2:	705a      	strb	r2, [r3, #1]
 800bca4:	68a3      	ldr	r3, [r4, #8]
 800bca6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bcaa:	709a      	strb	r2, [r3, #2]
 800bcac:	68a3      	ldr	r3, [r4, #8]
 800bcae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bcb2:	70da      	strb	r2, [r3, #3]
 800bcb4:	68a2      	ldr	r2, [r4, #8]
 800bcb6:	6923      	ldr	r3, [r4, #16]
 800bcb8:	3204      	adds	r2, #4
 800bcba:	3304      	adds	r3, #4
 800bcbc:	2104      	movs	r1, #4
 800bcbe:	60a2      	str	r2, [r4, #8]
 800bcc0:	6123      	str	r3, [r4, #16]
 800bcc2:	7561      	strb	r1, [r4, #21]
 800bcc4:	7da0      	ldrb	r0, [r4, #22]
 800bcc6:	f080 0001 	eor.w	r0, r0, #1
 800bcca:	b002      	add	sp, #8
 800bccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcd0:	9a01      	ldr	r2, [sp, #4]
 800bcd2:	601a      	str	r2, [r3, #0]
 800bcd4:	e7ee      	b.n	800bcb4 <ucdr_serialize_uint32_t+0xc0>
 800bcd6:	68a2      	ldr	r2, [r4, #8]
 800bcd8:	6923      	ldr	r3, [r4, #16]
 800bcda:	7da0      	ldrb	r0, [r4, #22]
 800bcdc:	7567      	strb	r7, [r4, #21]
 800bcde:	1b92      	subs	r2, r2, r6
 800bce0:	1b9b      	subs	r3, r3, r6
 800bce2:	f080 0001 	eor.w	r0, r0, #1
 800bce6:	60a2      	str	r2, [r4, #8]
 800bce8:	6123      	str	r3, [r4, #16]
 800bcea:	b002      	add	sp, #8
 800bcec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcf0:	68a3      	ldr	r3, [r4, #8]
 800bcf2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bcf6:	701a      	strb	r2, [r3, #0]
 800bcf8:	68a3      	ldr	r3, [r4, #8]
 800bcfa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bcfe:	701a      	strb	r2, [r3, #0]
 800bd00:	68a3      	ldr	r3, [r4, #8]
 800bd02:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bd06:	701a      	strb	r2, [r3, #0]
 800bd08:	e7ad      	b.n	800bc66 <ucdr_serialize_uint32_t+0x72>
 800bd0a:	4628      	mov	r0, r5
 800bd0c:	ad01      	add	r5, sp, #4
 800bd0e:	4629      	mov	r1, r5
 800bd10:	4632      	mov	r2, r6
 800bd12:	f00d fba0 	bl	8019456 <memcpy>
 800bd16:	68a0      	ldr	r0, [r4, #8]
 800bd18:	4642      	mov	r2, r8
 800bd1a:	19a9      	adds	r1, r5, r6
 800bd1c:	f00d fb9b 	bl	8019456 <memcpy>
 800bd20:	e7a1      	b.n	800bc66 <ucdr_serialize_uint32_t+0x72>
 800bd22:	bf00      	nop

0800bd24 <ucdr_serialize_endian_uint32_t>:
 800bd24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd28:	b083      	sub	sp, #12
 800bd2a:	460d      	mov	r5, r1
 800bd2c:	2104      	movs	r1, #4
 800bd2e:	4604      	mov	r4, r0
 800bd30:	9201      	str	r2, [sp, #4]
 800bd32:	f000 ffbf 	bl	800ccb4 <ucdr_buffer_alignment>
 800bd36:	4601      	mov	r1, r0
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800bd3e:	f000 fffd 	bl	800cd3c <ucdr_advance_buffer>
 800bd42:	2104      	movs	r1, #4
 800bd44:	4620      	mov	r0, r4
 800bd46:	f000 ff55 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	d138      	bne.n	800bdc0 <ucdr_serialize_endian_uint32_t+0x9c>
 800bd4e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800bd52:	42b7      	cmp	r7, r6
 800bd54:	d92f      	bls.n	800bdb6 <ucdr_serialize_endian_uint32_t+0x92>
 800bd56:	6923      	ldr	r3, [r4, #16]
 800bd58:	60a7      	str	r7, [r4, #8]
 800bd5a:	1bbf      	subs	r7, r7, r6
 800bd5c:	443b      	add	r3, r7
 800bd5e:	f1c7 0904 	rsb	r9, r7, #4
 800bd62:	6123      	str	r3, [r4, #16]
 800bd64:	4649      	mov	r1, r9
 800bd66:	4620      	mov	r0, r4
 800bd68:	f000 ff50 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bd6c:	2800      	cmp	r0, #0
 800bd6e:	d04a      	beq.n	800be06 <ucdr_serialize_endian_uint32_t+0xe2>
 800bd70:	2d01      	cmp	r5, #1
 800bd72:	d063      	beq.n	800be3c <ucdr_serialize_endian_uint32_t+0x118>
 800bd74:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bd78:	7033      	strb	r3, [r6, #0]
 800bd7a:	2f00      	cmp	r7, #0
 800bd7c:	d051      	beq.n	800be22 <ucdr_serialize_endian_uint32_t+0xfe>
 800bd7e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bd82:	7073      	strb	r3, [r6, #1]
 800bd84:	2f01      	cmp	r7, #1
 800bd86:	d050      	beq.n	800be2a <ucdr_serialize_endian_uint32_t+0x106>
 800bd88:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800bd8c:	70b3      	strb	r3, [r6, #2]
 800bd8e:	2f02      	cmp	r7, #2
 800bd90:	d04f      	beq.n	800be32 <ucdr_serialize_endian_uint32_t+0x10e>
 800bd92:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800bd96:	70f3      	strb	r3, [r6, #3]
 800bd98:	6923      	ldr	r3, [r4, #16]
 800bd9a:	68a2      	ldr	r2, [r4, #8]
 800bd9c:	7da0      	ldrb	r0, [r4, #22]
 800bd9e:	3304      	adds	r3, #4
 800bda0:	444a      	add	r2, r9
 800bda2:	1bdb      	subs	r3, r3, r7
 800bda4:	2104      	movs	r1, #4
 800bda6:	f080 0001 	eor.w	r0, r0, #1
 800bdaa:	60a2      	str	r2, [r4, #8]
 800bdac:	6123      	str	r3, [r4, #16]
 800bdae:	7561      	strb	r1, [r4, #21]
 800bdb0:	b003      	add	sp, #12
 800bdb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdb6:	2104      	movs	r1, #4
 800bdb8:	4620      	mov	r0, r4
 800bdba:	f000 ff27 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bdbe:	b1c8      	cbz	r0, 800bdf4 <ucdr_serialize_endian_uint32_t+0xd0>
 800bdc0:	2d01      	cmp	r5, #1
 800bdc2:	68a3      	ldr	r3, [r4, #8]
 800bdc4:	d01c      	beq.n	800be00 <ucdr_serialize_endian_uint32_t+0xdc>
 800bdc6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800bdca:	701a      	strb	r2, [r3, #0]
 800bdcc:	68a3      	ldr	r3, [r4, #8]
 800bdce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bdd2:	705a      	strb	r2, [r3, #1]
 800bdd4:	68a3      	ldr	r3, [r4, #8]
 800bdd6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bdda:	709a      	strb	r2, [r3, #2]
 800bddc:	68a3      	ldr	r3, [r4, #8]
 800bdde:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bde2:	70da      	strb	r2, [r3, #3]
 800bde4:	68a2      	ldr	r2, [r4, #8]
 800bde6:	6923      	ldr	r3, [r4, #16]
 800bde8:	3204      	adds	r2, #4
 800bdea:	3304      	adds	r3, #4
 800bdec:	2104      	movs	r1, #4
 800bdee:	60a2      	str	r2, [r4, #8]
 800bdf0:	6123      	str	r3, [r4, #16]
 800bdf2:	7561      	strb	r1, [r4, #21]
 800bdf4:	7da0      	ldrb	r0, [r4, #22]
 800bdf6:	f080 0001 	eor.w	r0, r0, #1
 800bdfa:	b003      	add	sp, #12
 800bdfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be00:	9a01      	ldr	r2, [sp, #4]
 800be02:	601a      	str	r2, [r3, #0]
 800be04:	e7ee      	b.n	800bde4 <ucdr_serialize_endian_uint32_t+0xc0>
 800be06:	68a2      	ldr	r2, [r4, #8]
 800be08:	6923      	ldr	r3, [r4, #16]
 800be0a:	7da0      	ldrb	r0, [r4, #22]
 800be0c:	f884 8015 	strb.w	r8, [r4, #21]
 800be10:	1bd2      	subs	r2, r2, r7
 800be12:	1bdb      	subs	r3, r3, r7
 800be14:	f080 0001 	eor.w	r0, r0, #1
 800be18:	60a2      	str	r2, [r4, #8]
 800be1a:	6123      	str	r3, [r4, #16]
 800be1c:	b003      	add	sp, #12
 800be1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be22:	68a3      	ldr	r3, [r4, #8]
 800be24:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800be28:	701a      	strb	r2, [r3, #0]
 800be2a:	68a3      	ldr	r3, [r4, #8]
 800be2c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800be30:	701a      	strb	r2, [r3, #0]
 800be32:	68a3      	ldr	r3, [r4, #8]
 800be34:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800be38:	701a      	strb	r2, [r3, #0]
 800be3a:	e7ad      	b.n	800bd98 <ucdr_serialize_endian_uint32_t+0x74>
 800be3c:	ad01      	add	r5, sp, #4
 800be3e:	4629      	mov	r1, r5
 800be40:	463a      	mov	r2, r7
 800be42:	4630      	mov	r0, r6
 800be44:	f00d fb07 	bl	8019456 <memcpy>
 800be48:	68a0      	ldr	r0, [r4, #8]
 800be4a:	464a      	mov	r2, r9
 800be4c:	19e9      	adds	r1, r5, r7
 800be4e:	f00d fb02 	bl	8019456 <memcpy>
 800be52:	e7a1      	b.n	800bd98 <ucdr_serialize_endian_uint32_t+0x74>

0800be54 <ucdr_deserialize_uint32_t>:
 800be54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be58:	460d      	mov	r5, r1
 800be5a:	2104      	movs	r1, #4
 800be5c:	4604      	mov	r4, r0
 800be5e:	f000 ff29 	bl	800ccb4 <ucdr_buffer_alignment>
 800be62:	4601      	mov	r1, r0
 800be64:	4620      	mov	r0, r4
 800be66:	f894 8015 	ldrb.w	r8, [r4, #21]
 800be6a:	f000 ff67 	bl	800cd3c <ucdr_advance_buffer>
 800be6e:	2104      	movs	r1, #4
 800be70:	4620      	mov	r0, r4
 800be72:	f000 febf 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800be76:	2800      	cmp	r0, #0
 800be78:	d138      	bne.n	800beec <ucdr_deserialize_uint32_t+0x98>
 800be7a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800be7e:	42b7      	cmp	r7, r6
 800be80:	d92f      	bls.n	800bee2 <ucdr_deserialize_uint32_t+0x8e>
 800be82:	6923      	ldr	r3, [r4, #16]
 800be84:	60a7      	str	r7, [r4, #8]
 800be86:	1bbf      	subs	r7, r7, r6
 800be88:	443b      	add	r3, r7
 800be8a:	f1c7 0904 	rsb	r9, r7, #4
 800be8e:	6123      	str	r3, [r4, #16]
 800be90:	4649      	mov	r1, r9
 800be92:	4620      	mov	r0, r4
 800be94:	f000 feba 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800be98:	2800      	cmp	r0, #0
 800be9a:	d046      	beq.n	800bf2a <ucdr_deserialize_uint32_t+0xd6>
 800be9c:	7d23      	ldrb	r3, [r4, #20]
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d05c      	beq.n	800bf5c <ucdr_deserialize_uint32_t+0x108>
 800bea2:	78f3      	ldrb	r3, [r6, #3]
 800bea4:	702b      	strb	r3, [r5, #0]
 800bea6:	2f00      	cmp	r7, #0
 800bea8:	d04c      	beq.n	800bf44 <ucdr_deserialize_uint32_t+0xf0>
 800beaa:	78b3      	ldrb	r3, [r6, #2]
 800beac:	706b      	strb	r3, [r5, #1]
 800beae:	2f01      	cmp	r7, #1
 800beb0:	f105 0302 	add.w	r3, r5, #2
 800beb4:	d04a      	beq.n	800bf4c <ucdr_deserialize_uint32_t+0xf8>
 800beb6:	7873      	ldrb	r3, [r6, #1]
 800beb8:	70ab      	strb	r3, [r5, #2]
 800beba:	2f02      	cmp	r7, #2
 800bebc:	f105 0303 	add.w	r3, r5, #3
 800bec0:	d048      	beq.n	800bf54 <ucdr_deserialize_uint32_t+0x100>
 800bec2:	7833      	ldrb	r3, [r6, #0]
 800bec4:	70eb      	strb	r3, [r5, #3]
 800bec6:	6923      	ldr	r3, [r4, #16]
 800bec8:	68a2      	ldr	r2, [r4, #8]
 800beca:	7da0      	ldrb	r0, [r4, #22]
 800becc:	2104      	movs	r1, #4
 800bece:	3304      	adds	r3, #4
 800bed0:	444a      	add	r2, r9
 800bed2:	1bdb      	subs	r3, r3, r7
 800bed4:	7561      	strb	r1, [r4, #21]
 800bed6:	60a2      	str	r2, [r4, #8]
 800bed8:	6123      	str	r3, [r4, #16]
 800beda:	f080 0001 	eor.w	r0, r0, #1
 800bede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bee2:	2104      	movs	r1, #4
 800bee4:	4620      	mov	r0, r4
 800bee6:	f000 fe91 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800beea:	b1b0      	cbz	r0, 800bf1a <ucdr_deserialize_uint32_t+0xc6>
 800beec:	7d23      	ldrb	r3, [r4, #20]
 800beee:	2b01      	cmp	r3, #1
 800bef0:	68a3      	ldr	r3, [r4, #8]
 800bef2:	d017      	beq.n	800bf24 <ucdr_deserialize_uint32_t+0xd0>
 800bef4:	78db      	ldrb	r3, [r3, #3]
 800bef6:	702b      	strb	r3, [r5, #0]
 800bef8:	68a3      	ldr	r3, [r4, #8]
 800befa:	789b      	ldrb	r3, [r3, #2]
 800befc:	706b      	strb	r3, [r5, #1]
 800befe:	68a3      	ldr	r3, [r4, #8]
 800bf00:	785b      	ldrb	r3, [r3, #1]
 800bf02:	70ab      	strb	r3, [r5, #2]
 800bf04:	68a3      	ldr	r3, [r4, #8]
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	70eb      	strb	r3, [r5, #3]
 800bf0a:	68a2      	ldr	r2, [r4, #8]
 800bf0c:	6923      	ldr	r3, [r4, #16]
 800bf0e:	3204      	adds	r2, #4
 800bf10:	3304      	adds	r3, #4
 800bf12:	2104      	movs	r1, #4
 800bf14:	60a2      	str	r2, [r4, #8]
 800bf16:	6123      	str	r3, [r4, #16]
 800bf18:	7561      	strb	r1, [r4, #21]
 800bf1a:	7da0      	ldrb	r0, [r4, #22]
 800bf1c:	f080 0001 	eor.w	r0, r0, #1
 800bf20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	602b      	str	r3, [r5, #0]
 800bf28:	e7ef      	b.n	800bf0a <ucdr_deserialize_uint32_t+0xb6>
 800bf2a:	68a2      	ldr	r2, [r4, #8]
 800bf2c:	6923      	ldr	r3, [r4, #16]
 800bf2e:	7da0      	ldrb	r0, [r4, #22]
 800bf30:	f884 8015 	strb.w	r8, [r4, #21]
 800bf34:	1bd2      	subs	r2, r2, r7
 800bf36:	1bdb      	subs	r3, r3, r7
 800bf38:	60a2      	str	r2, [r4, #8]
 800bf3a:	6123      	str	r3, [r4, #16]
 800bf3c:	f080 0001 	eor.w	r0, r0, #1
 800bf40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf44:	68a3      	ldr	r3, [r4, #8]
 800bf46:	789b      	ldrb	r3, [r3, #2]
 800bf48:	706b      	strb	r3, [r5, #1]
 800bf4a:	1cab      	adds	r3, r5, #2
 800bf4c:	68a2      	ldr	r2, [r4, #8]
 800bf4e:	7852      	ldrb	r2, [r2, #1]
 800bf50:	f803 2b01 	strb.w	r2, [r3], #1
 800bf54:	68a2      	ldr	r2, [r4, #8]
 800bf56:	7812      	ldrb	r2, [r2, #0]
 800bf58:	701a      	strb	r2, [r3, #0]
 800bf5a:	e7b4      	b.n	800bec6 <ucdr_deserialize_uint32_t+0x72>
 800bf5c:	4631      	mov	r1, r6
 800bf5e:	463a      	mov	r2, r7
 800bf60:	4628      	mov	r0, r5
 800bf62:	f00d fa78 	bl	8019456 <memcpy>
 800bf66:	68a1      	ldr	r1, [r4, #8]
 800bf68:	464a      	mov	r2, r9
 800bf6a:	19e8      	adds	r0, r5, r7
 800bf6c:	f00d fa73 	bl	8019456 <memcpy>
 800bf70:	e7a9      	b.n	800bec6 <ucdr_deserialize_uint32_t+0x72>
 800bf72:	bf00      	nop

0800bf74 <ucdr_deserialize_endian_uint32_t>:
 800bf74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf78:	460e      	mov	r6, r1
 800bf7a:	2104      	movs	r1, #4
 800bf7c:	4604      	mov	r4, r0
 800bf7e:	4615      	mov	r5, r2
 800bf80:	f000 fe98 	bl	800ccb4 <ucdr_buffer_alignment>
 800bf84:	4601      	mov	r1, r0
 800bf86:	4620      	mov	r0, r4
 800bf88:	f894 9015 	ldrb.w	r9, [r4, #21]
 800bf8c:	f000 fed6 	bl	800cd3c <ucdr_advance_buffer>
 800bf90:	2104      	movs	r1, #4
 800bf92:	4620      	mov	r0, r4
 800bf94:	f000 fe2e 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d13c      	bne.n	800c016 <ucdr_deserialize_endian_uint32_t+0xa2>
 800bf9c:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800bfa0:	42bb      	cmp	r3, r7
 800bfa2:	d933      	bls.n	800c00c <ucdr_deserialize_endian_uint32_t+0x98>
 800bfa4:	eba3 0807 	sub.w	r8, r3, r7
 800bfa8:	60a3      	str	r3, [r4, #8]
 800bfaa:	6923      	ldr	r3, [r4, #16]
 800bfac:	f1c8 0a04 	rsb	sl, r8, #4
 800bfb0:	4443      	add	r3, r8
 800bfb2:	6123      	str	r3, [r4, #16]
 800bfb4:	4651      	mov	r1, sl
 800bfb6:	4620      	mov	r0, r4
 800bfb8:	f000 fe28 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	d048      	beq.n	800c052 <ucdr_deserialize_endian_uint32_t+0xde>
 800bfc0:	2e01      	cmp	r6, #1
 800bfc2:	d061      	beq.n	800c088 <ucdr_deserialize_endian_uint32_t+0x114>
 800bfc4:	78fb      	ldrb	r3, [r7, #3]
 800bfc6:	702b      	strb	r3, [r5, #0]
 800bfc8:	f1b8 0f00 	cmp.w	r8, #0
 800bfcc:	d050      	beq.n	800c070 <ucdr_deserialize_endian_uint32_t+0xfc>
 800bfce:	78bb      	ldrb	r3, [r7, #2]
 800bfd0:	706b      	strb	r3, [r5, #1]
 800bfd2:	f1b8 0f01 	cmp.w	r8, #1
 800bfd6:	f105 0302 	add.w	r3, r5, #2
 800bfda:	d04d      	beq.n	800c078 <ucdr_deserialize_endian_uint32_t+0x104>
 800bfdc:	787b      	ldrb	r3, [r7, #1]
 800bfde:	70ab      	strb	r3, [r5, #2]
 800bfe0:	f1b8 0f02 	cmp.w	r8, #2
 800bfe4:	f105 0303 	add.w	r3, r5, #3
 800bfe8:	d04a      	beq.n	800c080 <ucdr_deserialize_endian_uint32_t+0x10c>
 800bfea:	783b      	ldrb	r3, [r7, #0]
 800bfec:	70eb      	strb	r3, [r5, #3]
 800bfee:	6923      	ldr	r3, [r4, #16]
 800bff0:	68a2      	ldr	r2, [r4, #8]
 800bff2:	7da0      	ldrb	r0, [r4, #22]
 800bff4:	2104      	movs	r1, #4
 800bff6:	3304      	adds	r3, #4
 800bff8:	4452      	add	r2, sl
 800bffa:	eba3 0308 	sub.w	r3, r3, r8
 800bffe:	7561      	strb	r1, [r4, #21]
 800c000:	60a2      	str	r2, [r4, #8]
 800c002:	6123      	str	r3, [r4, #16]
 800c004:	f080 0001 	eor.w	r0, r0, #1
 800c008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c00c:	2104      	movs	r1, #4
 800c00e:	4620      	mov	r0, r4
 800c010:	f000 fdfc 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c014:	b1a8      	cbz	r0, 800c042 <ucdr_deserialize_endian_uint32_t+0xce>
 800c016:	2e01      	cmp	r6, #1
 800c018:	68a3      	ldr	r3, [r4, #8]
 800c01a:	d017      	beq.n	800c04c <ucdr_deserialize_endian_uint32_t+0xd8>
 800c01c:	78db      	ldrb	r3, [r3, #3]
 800c01e:	702b      	strb	r3, [r5, #0]
 800c020:	68a3      	ldr	r3, [r4, #8]
 800c022:	789b      	ldrb	r3, [r3, #2]
 800c024:	706b      	strb	r3, [r5, #1]
 800c026:	68a3      	ldr	r3, [r4, #8]
 800c028:	785b      	ldrb	r3, [r3, #1]
 800c02a:	70ab      	strb	r3, [r5, #2]
 800c02c:	68a3      	ldr	r3, [r4, #8]
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	70eb      	strb	r3, [r5, #3]
 800c032:	68a2      	ldr	r2, [r4, #8]
 800c034:	6923      	ldr	r3, [r4, #16]
 800c036:	3204      	adds	r2, #4
 800c038:	3304      	adds	r3, #4
 800c03a:	2104      	movs	r1, #4
 800c03c:	60a2      	str	r2, [r4, #8]
 800c03e:	6123      	str	r3, [r4, #16]
 800c040:	7561      	strb	r1, [r4, #21]
 800c042:	7da0      	ldrb	r0, [r4, #22]
 800c044:	f080 0001 	eor.w	r0, r0, #1
 800c048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	602b      	str	r3, [r5, #0]
 800c050:	e7ef      	b.n	800c032 <ucdr_deserialize_endian_uint32_t+0xbe>
 800c052:	68a2      	ldr	r2, [r4, #8]
 800c054:	6923      	ldr	r3, [r4, #16]
 800c056:	7da0      	ldrb	r0, [r4, #22]
 800c058:	f884 9015 	strb.w	r9, [r4, #21]
 800c05c:	eba2 0208 	sub.w	r2, r2, r8
 800c060:	eba3 0308 	sub.w	r3, r3, r8
 800c064:	60a2      	str	r2, [r4, #8]
 800c066:	6123      	str	r3, [r4, #16]
 800c068:	f080 0001 	eor.w	r0, r0, #1
 800c06c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c070:	68a3      	ldr	r3, [r4, #8]
 800c072:	789b      	ldrb	r3, [r3, #2]
 800c074:	706b      	strb	r3, [r5, #1]
 800c076:	1cab      	adds	r3, r5, #2
 800c078:	68a2      	ldr	r2, [r4, #8]
 800c07a:	7852      	ldrb	r2, [r2, #1]
 800c07c:	f803 2b01 	strb.w	r2, [r3], #1
 800c080:	68a2      	ldr	r2, [r4, #8]
 800c082:	7812      	ldrb	r2, [r2, #0]
 800c084:	701a      	strb	r2, [r3, #0]
 800c086:	e7b2      	b.n	800bfee <ucdr_deserialize_endian_uint32_t+0x7a>
 800c088:	4639      	mov	r1, r7
 800c08a:	4642      	mov	r2, r8
 800c08c:	4628      	mov	r0, r5
 800c08e:	f00d f9e2 	bl	8019456 <memcpy>
 800c092:	68a1      	ldr	r1, [r4, #8]
 800c094:	4652      	mov	r2, sl
 800c096:	eb05 0008 	add.w	r0, r5, r8
 800c09a:	f00d f9dc 	bl	8019456 <memcpy>
 800c09e:	e7a6      	b.n	800bfee <ucdr_deserialize_endian_uint32_t+0x7a>

0800c0a0 <ucdr_serialize_uint64_t>:
 800c0a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0a4:	2108      	movs	r1, #8
 800c0a6:	b082      	sub	sp, #8
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	e9cd 2300 	strd	r2, r3, [sp]
 800c0ae:	f000 fe01 	bl	800ccb4 <ucdr_buffer_alignment>
 800c0b2:	4601      	mov	r1, r0
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	7d67      	ldrb	r7, [r4, #21]
 800c0b8:	f000 fe40 	bl	800cd3c <ucdr_advance_buffer>
 800c0bc:	2108      	movs	r1, #8
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f000 fd98 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	d14e      	bne.n	800c166 <ucdr_serialize_uint64_t+0xc6>
 800c0c8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c0cc:	42ab      	cmp	r3, r5
 800c0ce:	d945      	bls.n	800c15c <ucdr_serialize_uint64_t+0xbc>
 800c0d0:	1b5e      	subs	r6, r3, r5
 800c0d2:	60a3      	str	r3, [r4, #8]
 800c0d4:	6923      	ldr	r3, [r4, #16]
 800c0d6:	f1c6 0808 	rsb	r8, r6, #8
 800c0da:	4433      	add	r3, r6
 800c0dc:	6123      	str	r3, [r4, #16]
 800c0de:	4641      	mov	r1, r8
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	f000 fd93 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d074      	beq.n	800c1d4 <ucdr_serialize_uint64_t+0x134>
 800c0ea:	7d23      	ldrb	r3, [r4, #20]
 800c0ec:	2b01      	cmp	r3, #1
 800c0ee:	f000 809b 	beq.w	800c228 <ucdr_serialize_uint64_t+0x188>
 800c0f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c0f6:	702b      	strb	r3, [r5, #0]
 800c0f8:	2e00      	cmp	r6, #0
 800c0fa:	d078      	beq.n	800c1ee <ucdr_serialize_uint64_t+0x14e>
 800c0fc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c100:	706b      	strb	r3, [r5, #1]
 800c102:	2e01      	cmp	r6, #1
 800c104:	d077      	beq.n	800c1f6 <ucdr_serialize_uint64_t+0x156>
 800c106:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c10a:	70ab      	strb	r3, [r5, #2]
 800c10c:	2e02      	cmp	r6, #2
 800c10e:	d076      	beq.n	800c1fe <ucdr_serialize_uint64_t+0x15e>
 800c110:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c114:	70eb      	strb	r3, [r5, #3]
 800c116:	2e03      	cmp	r6, #3
 800c118:	d075      	beq.n	800c206 <ucdr_serialize_uint64_t+0x166>
 800c11a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800c11e:	712b      	strb	r3, [r5, #4]
 800c120:	2e04      	cmp	r6, #4
 800c122:	d074      	beq.n	800c20e <ucdr_serialize_uint64_t+0x16e>
 800c124:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800c128:	716b      	strb	r3, [r5, #5]
 800c12a:	2e05      	cmp	r6, #5
 800c12c:	d073      	beq.n	800c216 <ucdr_serialize_uint64_t+0x176>
 800c12e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800c132:	71ab      	strb	r3, [r5, #6]
 800c134:	2e06      	cmp	r6, #6
 800c136:	d072      	beq.n	800c21e <ucdr_serialize_uint64_t+0x17e>
 800c138:	f89d 3000 	ldrb.w	r3, [sp]
 800c13c:	71eb      	strb	r3, [r5, #7]
 800c13e:	6923      	ldr	r3, [r4, #16]
 800c140:	68a2      	ldr	r2, [r4, #8]
 800c142:	7da0      	ldrb	r0, [r4, #22]
 800c144:	3308      	adds	r3, #8
 800c146:	1b9e      	subs	r6, r3, r6
 800c148:	4442      	add	r2, r8
 800c14a:	2308      	movs	r3, #8
 800c14c:	f080 0001 	eor.w	r0, r0, #1
 800c150:	60a2      	str	r2, [r4, #8]
 800c152:	6126      	str	r6, [r4, #16]
 800c154:	7563      	strb	r3, [r4, #21]
 800c156:	b002      	add	sp, #8
 800c158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c15c:	2108      	movs	r1, #8
 800c15e:	4620      	mov	r0, r4
 800c160:	f000 fd54 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c164:	b350      	cbz	r0, 800c1bc <ucdr_serialize_uint64_t+0x11c>
 800c166:	7d23      	ldrb	r3, [r4, #20]
 800c168:	2b01      	cmp	r3, #1
 800c16a:	d02d      	beq.n	800c1c8 <ucdr_serialize_uint64_t+0x128>
 800c16c:	68a3      	ldr	r3, [r4, #8]
 800c16e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c172:	701a      	strb	r2, [r3, #0]
 800c174:	68a3      	ldr	r3, [r4, #8]
 800c176:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c17a:	705a      	strb	r2, [r3, #1]
 800c17c:	68a3      	ldr	r3, [r4, #8]
 800c17e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c182:	709a      	strb	r2, [r3, #2]
 800c184:	68a3      	ldr	r3, [r4, #8]
 800c186:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c18a:	70da      	strb	r2, [r3, #3]
 800c18c:	68a3      	ldr	r3, [r4, #8]
 800c18e:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c192:	711a      	strb	r2, [r3, #4]
 800c194:	68a3      	ldr	r3, [r4, #8]
 800c196:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c19a:	715a      	strb	r2, [r3, #5]
 800c19c:	68a3      	ldr	r3, [r4, #8]
 800c19e:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c1a2:	719a      	strb	r2, [r3, #6]
 800c1a4:	68a3      	ldr	r3, [r4, #8]
 800c1a6:	f89d 2000 	ldrb.w	r2, [sp]
 800c1aa:	71da      	strb	r2, [r3, #7]
 800c1ac:	68a2      	ldr	r2, [r4, #8]
 800c1ae:	6923      	ldr	r3, [r4, #16]
 800c1b0:	3208      	adds	r2, #8
 800c1b2:	3308      	adds	r3, #8
 800c1b4:	2108      	movs	r1, #8
 800c1b6:	60a2      	str	r2, [r4, #8]
 800c1b8:	6123      	str	r3, [r4, #16]
 800c1ba:	7561      	strb	r1, [r4, #21]
 800c1bc:	7da0      	ldrb	r0, [r4, #22]
 800c1be:	f080 0001 	eor.w	r0, r0, #1
 800c1c2:	b002      	add	sp, #8
 800c1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1c8:	466b      	mov	r3, sp
 800c1ca:	cb03      	ldmia	r3!, {r0, r1}
 800c1cc:	68a3      	ldr	r3, [r4, #8]
 800c1ce:	6018      	str	r0, [r3, #0]
 800c1d0:	6059      	str	r1, [r3, #4]
 800c1d2:	e7eb      	b.n	800c1ac <ucdr_serialize_uint64_t+0x10c>
 800c1d4:	68a2      	ldr	r2, [r4, #8]
 800c1d6:	6923      	ldr	r3, [r4, #16]
 800c1d8:	7da0      	ldrb	r0, [r4, #22]
 800c1da:	7567      	strb	r7, [r4, #21]
 800c1dc:	1b92      	subs	r2, r2, r6
 800c1de:	1b9b      	subs	r3, r3, r6
 800c1e0:	f080 0001 	eor.w	r0, r0, #1
 800c1e4:	60a2      	str	r2, [r4, #8]
 800c1e6:	6123      	str	r3, [r4, #16]
 800c1e8:	b002      	add	sp, #8
 800c1ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1ee:	68a3      	ldr	r3, [r4, #8]
 800c1f0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c1f4:	701a      	strb	r2, [r3, #0]
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c1fc:	701a      	strb	r2, [r3, #0]
 800c1fe:	68a3      	ldr	r3, [r4, #8]
 800c200:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c204:	701a      	strb	r2, [r3, #0]
 800c206:	68a3      	ldr	r3, [r4, #8]
 800c208:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c20c:	701a      	strb	r2, [r3, #0]
 800c20e:	68a3      	ldr	r3, [r4, #8]
 800c210:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c214:	701a      	strb	r2, [r3, #0]
 800c216:	68a3      	ldr	r3, [r4, #8]
 800c218:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c21c:	701a      	strb	r2, [r3, #0]
 800c21e:	68a3      	ldr	r3, [r4, #8]
 800c220:	f89d 2000 	ldrb.w	r2, [sp]
 800c224:	701a      	strb	r2, [r3, #0]
 800c226:	e78a      	b.n	800c13e <ucdr_serialize_uint64_t+0x9e>
 800c228:	4628      	mov	r0, r5
 800c22a:	466d      	mov	r5, sp
 800c22c:	4629      	mov	r1, r5
 800c22e:	4632      	mov	r2, r6
 800c230:	f00d f911 	bl	8019456 <memcpy>
 800c234:	68a0      	ldr	r0, [r4, #8]
 800c236:	4642      	mov	r2, r8
 800c238:	19a9      	adds	r1, r5, r6
 800c23a:	f00d f90c 	bl	8019456 <memcpy>
 800c23e:	e77e      	b.n	800c13e <ucdr_serialize_uint64_t+0x9e>

0800c240 <ucdr_serialize_int16_t>:
 800c240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c244:	b082      	sub	sp, #8
 800c246:	460b      	mov	r3, r1
 800c248:	2102      	movs	r1, #2
 800c24a:	4604      	mov	r4, r0
 800c24c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800c250:	f000 fd30 	bl	800ccb4 <ucdr_buffer_alignment>
 800c254:	4601      	mov	r1, r0
 800c256:	4620      	mov	r0, r4
 800c258:	7d67      	ldrb	r7, [r4, #21]
 800c25a:	f000 fd6f 	bl	800cd3c <ucdr_advance_buffer>
 800c25e:	2102      	movs	r1, #2
 800c260:	4620      	mov	r0, r4
 800c262:	f000 fcc7 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c266:	bb78      	cbnz	r0, 800c2c8 <ucdr_serialize_int16_t+0x88>
 800c268:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c26c:	42ab      	cmp	r3, r5
 800c26e:	d926      	bls.n	800c2be <ucdr_serialize_int16_t+0x7e>
 800c270:	1b5e      	subs	r6, r3, r5
 800c272:	60a3      	str	r3, [r4, #8]
 800c274:	6923      	ldr	r3, [r4, #16]
 800c276:	f1c6 0802 	rsb	r8, r6, #2
 800c27a:	4433      	add	r3, r6
 800c27c:	6123      	str	r3, [r4, #16]
 800c27e:	4641      	mov	r1, r8
 800c280:	4620      	mov	r0, r4
 800c282:	f000 fcc3 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c286:	2800      	cmp	r0, #0
 800c288:	d03b      	beq.n	800c302 <ucdr_serialize_int16_t+0xc2>
 800c28a:	7d23      	ldrb	r3, [r4, #20]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d04a      	beq.n	800c326 <ucdr_serialize_int16_t+0xe6>
 800c290:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c294:	702b      	strb	r3, [r5, #0]
 800c296:	2e00      	cmp	r6, #0
 800c298:	d040      	beq.n	800c31c <ucdr_serialize_int16_t+0xdc>
 800c29a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c29e:	706b      	strb	r3, [r5, #1]
 800c2a0:	6923      	ldr	r3, [r4, #16]
 800c2a2:	68a2      	ldr	r2, [r4, #8]
 800c2a4:	7da0      	ldrb	r0, [r4, #22]
 800c2a6:	3302      	adds	r3, #2
 800c2a8:	1b9e      	subs	r6, r3, r6
 800c2aa:	4442      	add	r2, r8
 800c2ac:	2302      	movs	r3, #2
 800c2ae:	f080 0001 	eor.w	r0, r0, #1
 800c2b2:	60a2      	str	r2, [r4, #8]
 800c2b4:	6126      	str	r6, [r4, #16]
 800c2b6:	7563      	strb	r3, [r4, #21]
 800c2b8:	b002      	add	sp, #8
 800c2ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2be:	2102      	movs	r1, #2
 800c2c0:	4620      	mov	r0, r4
 800c2c2:	f000 fca3 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c2c6:	b190      	cbz	r0, 800c2ee <ucdr_serialize_int16_t+0xae>
 800c2c8:	7d23      	ldrb	r3, [r4, #20]
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	68a3      	ldr	r3, [r4, #8]
 800c2ce:	d014      	beq.n	800c2fa <ucdr_serialize_int16_t+0xba>
 800c2d0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c2d4:	701a      	strb	r2, [r3, #0]
 800c2d6:	68a3      	ldr	r3, [r4, #8]
 800c2d8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c2dc:	705a      	strb	r2, [r3, #1]
 800c2de:	68a2      	ldr	r2, [r4, #8]
 800c2e0:	6923      	ldr	r3, [r4, #16]
 800c2e2:	3202      	adds	r2, #2
 800c2e4:	3302      	adds	r3, #2
 800c2e6:	2102      	movs	r1, #2
 800c2e8:	60a2      	str	r2, [r4, #8]
 800c2ea:	6123      	str	r3, [r4, #16]
 800c2ec:	7561      	strb	r1, [r4, #21]
 800c2ee:	7da0      	ldrb	r0, [r4, #22]
 800c2f0:	f080 0001 	eor.w	r0, r0, #1
 800c2f4:	b002      	add	sp, #8
 800c2f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2fa:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c2fe:	801a      	strh	r2, [r3, #0]
 800c300:	e7ed      	b.n	800c2de <ucdr_serialize_int16_t+0x9e>
 800c302:	68a2      	ldr	r2, [r4, #8]
 800c304:	6923      	ldr	r3, [r4, #16]
 800c306:	7da0      	ldrb	r0, [r4, #22]
 800c308:	7567      	strb	r7, [r4, #21]
 800c30a:	1b92      	subs	r2, r2, r6
 800c30c:	1b9b      	subs	r3, r3, r6
 800c30e:	f080 0001 	eor.w	r0, r0, #1
 800c312:	60a2      	str	r2, [r4, #8]
 800c314:	6123      	str	r3, [r4, #16]
 800c316:	b002      	add	sp, #8
 800c318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c31c:	68a3      	ldr	r3, [r4, #8]
 800c31e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c322:	701a      	strb	r2, [r3, #0]
 800c324:	e7bc      	b.n	800c2a0 <ucdr_serialize_int16_t+0x60>
 800c326:	4628      	mov	r0, r5
 800c328:	f10d 0506 	add.w	r5, sp, #6
 800c32c:	4629      	mov	r1, r5
 800c32e:	4632      	mov	r2, r6
 800c330:	f00d f891 	bl	8019456 <memcpy>
 800c334:	68a0      	ldr	r0, [r4, #8]
 800c336:	4642      	mov	r2, r8
 800c338:	19a9      	adds	r1, r5, r6
 800c33a:	f00d f88c 	bl	8019456 <memcpy>
 800c33e:	e7af      	b.n	800c2a0 <ucdr_serialize_int16_t+0x60>

0800c340 <ucdr_deserialize_int16_t>:
 800c340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c344:	460d      	mov	r5, r1
 800c346:	2102      	movs	r1, #2
 800c348:	4604      	mov	r4, r0
 800c34a:	f000 fcb3 	bl	800ccb4 <ucdr_buffer_alignment>
 800c34e:	4601      	mov	r1, r0
 800c350:	4620      	mov	r0, r4
 800c352:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c356:	f000 fcf1 	bl	800cd3c <ucdr_advance_buffer>
 800c35a:	2102      	movs	r1, #2
 800c35c:	4620      	mov	r0, r4
 800c35e:	f000 fc49 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c362:	bb60      	cbnz	r0, 800c3be <ucdr_deserialize_int16_t+0x7e>
 800c364:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c368:	42be      	cmp	r6, r7
 800c36a:	d923      	bls.n	800c3b4 <ucdr_deserialize_int16_t+0x74>
 800c36c:	6923      	ldr	r3, [r4, #16]
 800c36e:	60a6      	str	r6, [r4, #8]
 800c370:	1bf6      	subs	r6, r6, r7
 800c372:	4433      	add	r3, r6
 800c374:	f1c6 0902 	rsb	r9, r6, #2
 800c378:	6123      	str	r3, [r4, #16]
 800c37a:	4649      	mov	r1, r9
 800c37c:	4620      	mov	r0, r4
 800c37e:	f000 fc45 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c382:	2800      	cmp	r0, #0
 800c384:	d034      	beq.n	800c3f0 <ucdr_deserialize_int16_t+0xb0>
 800c386:	7d23      	ldrb	r3, [r4, #20]
 800c388:	2b01      	cmp	r3, #1
 800c38a:	d042      	beq.n	800c412 <ucdr_deserialize_int16_t+0xd2>
 800c38c:	787b      	ldrb	r3, [r7, #1]
 800c38e:	702b      	strb	r3, [r5, #0]
 800c390:	2e00      	cmp	r6, #0
 800c392:	d03a      	beq.n	800c40a <ucdr_deserialize_int16_t+0xca>
 800c394:	783b      	ldrb	r3, [r7, #0]
 800c396:	706b      	strb	r3, [r5, #1]
 800c398:	6923      	ldr	r3, [r4, #16]
 800c39a:	68a2      	ldr	r2, [r4, #8]
 800c39c:	7da0      	ldrb	r0, [r4, #22]
 800c39e:	2102      	movs	r1, #2
 800c3a0:	3302      	adds	r3, #2
 800c3a2:	444a      	add	r2, r9
 800c3a4:	1b9b      	subs	r3, r3, r6
 800c3a6:	7561      	strb	r1, [r4, #21]
 800c3a8:	60a2      	str	r2, [r4, #8]
 800c3aa:	6123      	str	r3, [r4, #16]
 800c3ac:	f080 0001 	eor.w	r0, r0, #1
 800c3b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3b4:	2102      	movs	r1, #2
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f000 fc28 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c3bc:	b180      	cbz	r0, 800c3e0 <ucdr_deserialize_int16_t+0xa0>
 800c3be:	7d23      	ldrb	r3, [r4, #20]
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	68a3      	ldr	r3, [r4, #8]
 800c3c4:	d011      	beq.n	800c3ea <ucdr_deserialize_int16_t+0xaa>
 800c3c6:	785b      	ldrb	r3, [r3, #1]
 800c3c8:	702b      	strb	r3, [r5, #0]
 800c3ca:	68a3      	ldr	r3, [r4, #8]
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	706b      	strb	r3, [r5, #1]
 800c3d0:	68a2      	ldr	r2, [r4, #8]
 800c3d2:	6923      	ldr	r3, [r4, #16]
 800c3d4:	3202      	adds	r2, #2
 800c3d6:	3302      	adds	r3, #2
 800c3d8:	2102      	movs	r1, #2
 800c3da:	60a2      	str	r2, [r4, #8]
 800c3dc:	6123      	str	r3, [r4, #16]
 800c3de:	7561      	strb	r1, [r4, #21]
 800c3e0:	7da0      	ldrb	r0, [r4, #22]
 800c3e2:	f080 0001 	eor.w	r0, r0, #1
 800c3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ea:	881b      	ldrh	r3, [r3, #0]
 800c3ec:	802b      	strh	r3, [r5, #0]
 800c3ee:	e7ef      	b.n	800c3d0 <ucdr_deserialize_int16_t+0x90>
 800c3f0:	68a2      	ldr	r2, [r4, #8]
 800c3f2:	6923      	ldr	r3, [r4, #16]
 800c3f4:	7da0      	ldrb	r0, [r4, #22]
 800c3f6:	f884 8015 	strb.w	r8, [r4, #21]
 800c3fa:	1b92      	subs	r2, r2, r6
 800c3fc:	1b9b      	subs	r3, r3, r6
 800c3fe:	60a2      	str	r2, [r4, #8]
 800c400:	6123      	str	r3, [r4, #16]
 800c402:	f080 0001 	eor.w	r0, r0, #1
 800c406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c40a:	68a3      	ldr	r3, [r4, #8]
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	706b      	strb	r3, [r5, #1]
 800c410:	e7c2      	b.n	800c398 <ucdr_deserialize_int16_t+0x58>
 800c412:	4639      	mov	r1, r7
 800c414:	4632      	mov	r2, r6
 800c416:	4628      	mov	r0, r5
 800c418:	f00d f81d 	bl	8019456 <memcpy>
 800c41c:	68a1      	ldr	r1, [r4, #8]
 800c41e:	464a      	mov	r2, r9
 800c420:	19a8      	adds	r0, r5, r6
 800c422:	f00d f818 	bl	8019456 <memcpy>
 800c426:	e7b7      	b.n	800c398 <ucdr_deserialize_int16_t+0x58>

0800c428 <ucdr_serialize_int32_t>:
 800c428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c42c:	b082      	sub	sp, #8
 800c42e:	4604      	mov	r4, r0
 800c430:	9101      	str	r1, [sp, #4]
 800c432:	2104      	movs	r1, #4
 800c434:	f000 fc3e 	bl	800ccb4 <ucdr_buffer_alignment>
 800c438:	4601      	mov	r1, r0
 800c43a:	4620      	mov	r0, r4
 800c43c:	7d67      	ldrb	r7, [r4, #21]
 800c43e:	f000 fc7d 	bl	800cd3c <ucdr_advance_buffer>
 800c442:	2104      	movs	r1, #4
 800c444:	4620      	mov	r0, r4
 800c446:	f000 fbd5 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c44a:	2800      	cmp	r0, #0
 800c44c:	d139      	bne.n	800c4c2 <ucdr_serialize_int32_t+0x9a>
 800c44e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c452:	42ab      	cmp	r3, r5
 800c454:	d930      	bls.n	800c4b8 <ucdr_serialize_int32_t+0x90>
 800c456:	1b5e      	subs	r6, r3, r5
 800c458:	60a3      	str	r3, [r4, #8]
 800c45a:	6923      	ldr	r3, [r4, #16]
 800c45c:	f1c6 0804 	rsb	r8, r6, #4
 800c460:	4433      	add	r3, r6
 800c462:	6123      	str	r3, [r4, #16]
 800c464:	4641      	mov	r1, r8
 800c466:	4620      	mov	r0, r4
 800c468:	f000 fbd0 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c46c:	2800      	cmp	r0, #0
 800c46e:	d04c      	beq.n	800c50a <ucdr_serialize_int32_t+0xe2>
 800c470:	7d23      	ldrb	r3, [r4, #20]
 800c472:	2b01      	cmp	r3, #1
 800c474:	d063      	beq.n	800c53e <ucdr_serialize_int32_t+0x116>
 800c476:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c47a:	702b      	strb	r3, [r5, #0]
 800c47c:	2e00      	cmp	r6, #0
 800c47e:	d051      	beq.n	800c524 <ucdr_serialize_int32_t+0xfc>
 800c480:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c484:	706b      	strb	r3, [r5, #1]
 800c486:	2e01      	cmp	r6, #1
 800c488:	d050      	beq.n	800c52c <ucdr_serialize_int32_t+0x104>
 800c48a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c48e:	70ab      	strb	r3, [r5, #2]
 800c490:	2e02      	cmp	r6, #2
 800c492:	d04f      	beq.n	800c534 <ucdr_serialize_int32_t+0x10c>
 800c494:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c498:	70eb      	strb	r3, [r5, #3]
 800c49a:	6923      	ldr	r3, [r4, #16]
 800c49c:	68a2      	ldr	r2, [r4, #8]
 800c49e:	7da0      	ldrb	r0, [r4, #22]
 800c4a0:	3304      	adds	r3, #4
 800c4a2:	1b9e      	subs	r6, r3, r6
 800c4a4:	4442      	add	r2, r8
 800c4a6:	2304      	movs	r3, #4
 800c4a8:	f080 0001 	eor.w	r0, r0, #1
 800c4ac:	60a2      	str	r2, [r4, #8]
 800c4ae:	6126      	str	r6, [r4, #16]
 800c4b0:	7563      	strb	r3, [r4, #21]
 800c4b2:	b002      	add	sp, #8
 800c4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4b8:	2104      	movs	r1, #4
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	f000 fba6 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c4c0:	b1d0      	cbz	r0, 800c4f8 <ucdr_serialize_int32_t+0xd0>
 800c4c2:	7d23      	ldrb	r3, [r4, #20]
 800c4c4:	2b01      	cmp	r3, #1
 800c4c6:	68a3      	ldr	r3, [r4, #8]
 800c4c8:	d01c      	beq.n	800c504 <ucdr_serialize_int32_t+0xdc>
 800c4ca:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c4ce:	701a      	strb	r2, [r3, #0]
 800c4d0:	68a3      	ldr	r3, [r4, #8]
 800c4d2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c4d6:	705a      	strb	r2, [r3, #1]
 800c4d8:	68a3      	ldr	r3, [r4, #8]
 800c4da:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c4de:	709a      	strb	r2, [r3, #2]
 800c4e0:	68a3      	ldr	r3, [r4, #8]
 800c4e2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c4e6:	70da      	strb	r2, [r3, #3]
 800c4e8:	68a2      	ldr	r2, [r4, #8]
 800c4ea:	6923      	ldr	r3, [r4, #16]
 800c4ec:	3204      	adds	r2, #4
 800c4ee:	3304      	adds	r3, #4
 800c4f0:	2104      	movs	r1, #4
 800c4f2:	60a2      	str	r2, [r4, #8]
 800c4f4:	6123      	str	r3, [r4, #16]
 800c4f6:	7561      	strb	r1, [r4, #21]
 800c4f8:	7da0      	ldrb	r0, [r4, #22]
 800c4fa:	f080 0001 	eor.w	r0, r0, #1
 800c4fe:	b002      	add	sp, #8
 800c500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c504:	9a01      	ldr	r2, [sp, #4]
 800c506:	601a      	str	r2, [r3, #0]
 800c508:	e7ee      	b.n	800c4e8 <ucdr_serialize_int32_t+0xc0>
 800c50a:	68a2      	ldr	r2, [r4, #8]
 800c50c:	6923      	ldr	r3, [r4, #16]
 800c50e:	7da0      	ldrb	r0, [r4, #22]
 800c510:	7567      	strb	r7, [r4, #21]
 800c512:	1b92      	subs	r2, r2, r6
 800c514:	1b9b      	subs	r3, r3, r6
 800c516:	f080 0001 	eor.w	r0, r0, #1
 800c51a:	60a2      	str	r2, [r4, #8]
 800c51c:	6123      	str	r3, [r4, #16]
 800c51e:	b002      	add	sp, #8
 800c520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c524:	68a3      	ldr	r3, [r4, #8]
 800c526:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c52a:	701a      	strb	r2, [r3, #0]
 800c52c:	68a3      	ldr	r3, [r4, #8]
 800c52e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c532:	701a      	strb	r2, [r3, #0]
 800c534:	68a3      	ldr	r3, [r4, #8]
 800c536:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c53a:	701a      	strb	r2, [r3, #0]
 800c53c:	e7ad      	b.n	800c49a <ucdr_serialize_int32_t+0x72>
 800c53e:	4628      	mov	r0, r5
 800c540:	ad01      	add	r5, sp, #4
 800c542:	4629      	mov	r1, r5
 800c544:	4632      	mov	r2, r6
 800c546:	f00c ff86 	bl	8019456 <memcpy>
 800c54a:	68a0      	ldr	r0, [r4, #8]
 800c54c:	4642      	mov	r2, r8
 800c54e:	19a9      	adds	r1, r5, r6
 800c550:	f00c ff81 	bl	8019456 <memcpy>
 800c554:	e7a1      	b.n	800c49a <ucdr_serialize_int32_t+0x72>
 800c556:	bf00      	nop

0800c558 <ucdr_deserialize_int32_t>:
 800c558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c55c:	460d      	mov	r5, r1
 800c55e:	2104      	movs	r1, #4
 800c560:	4604      	mov	r4, r0
 800c562:	f000 fba7 	bl	800ccb4 <ucdr_buffer_alignment>
 800c566:	4601      	mov	r1, r0
 800c568:	4620      	mov	r0, r4
 800c56a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c56e:	f000 fbe5 	bl	800cd3c <ucdr_advance_buffer>
 800c572:	2104      	movs	r1, #4
 800c574:	4620      	mov	r0, r4
 800c576:	f000 fb3d 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c57a:	2800      	cmp	r0, #0
 800c57c:	d138      	bne.n	800c5f0 <ucdr_deserialize_int32_t+0x98>
 800c57e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c582:	42b7      	cmp	r7, r6
 800c584:	d92f      	bls.n	800c5e6 <ucdr_deserialize_int32_t+0x8e>
 800c586:	6923      	ldr	r3, [r4, #16]
 800c588:	60a7      	str	r7, [r4, #8]
 800c58a:	1bbf      	subs	r7, r7, r6
 800c58c:	443b      	add	r3, r7
 800c58e:	f1c7 0904 	rsb	r9, r7, #4
 800c592:	6123      	str	r3, [r4, #16]
 800c594:	4649      	mov	r1, r9
 800c596:	4620      	mov	r0, r4
 800c598:	f000 fb38 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	d046      	beq.n	800c62e <ucdr_deserialize_int32_t+0xd6>
 800c5a0:	7d23      	ldrb	r3, [r4, #20]
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	d05c      	beq.n	800c660 <ucdr_deserialize_int32_t+0x108>
 800c5a6:	78f3      	ldrb	r3, [r6, #3]
 800c5a8:	702b      	strb	r3, [r5, #0]
 800c5aa:	2f00      	cmp	r7, #0
 800c5ac:	d04c      	beq.n	800c648 <ucdr_deserialize_int32_t+0xf0>
 800c5ae:	78b3      	ldrb	r3, [r6, #2]
 800c5b0:	706b      	strb	r3, [r5, #1]
 800c5b2:	2f01      	cmp	r7, #1
 800c5b4:	f105 0302 	add.w	r3, r5, #2
 800c5b8:	d04a      	beq.n	800c650 <ucdr_deserialize_int32_t+0xf8>
 800c5ba:	7873      	ldrb	r3, [r6, #1]
 800c5bc:	70ab      	strb	r3, [r5, #2]
 800c5be:	2f02      	cmp	r7, #2
 800c5c0:	f105 0303 	add.w	r3, r5, #3
 800c5c4:	d048      	beq.n	800c658 <ucdr_deserialize_int32_t+0x100>
 800c5c6:	7833      	ldrb	r3, [r6, #0]
 800c5c8:	70eb      	strb	r3, [r5, #3]
 800c5ca:	6923      	ldr	r3, [r4, #16]
 800c5cc:	68a2      	ldr	r2, [r4, #8]
 800c5ce:	7da0      	ldrb	r0, [r4, #22]
 800c5d0:	2104      	movs	r1, #4
 800c5d2:	3304      	adds	r3, #4
 800c5d4:	444a      	add	r2, r9
 800c5d6:	1bdb      	subs	r3, r3, r7
 800c5d8:	7561      	strb	r1, [r4, #21]
 800c5da:	60a2      	str	r2, [r4, #8]
 800c5dc:	6123      	str	r3, [r4, #16]
 800c5de:	f080 0001 	eor.w	r0, r0, #1
 800c5e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5e6:	2104      	movs	r1, #4
 800c5e8:	4620      	mov	r0, r4
 800c5ea:	f000 fb0f 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c5ee:	b1b0      	cbz	r0, 800c61e <ucdr_deserialize_int32_t+0xc6>
 800c5f0:	7d23      	ldrb	r3, [r4, #20]
 800c5f2:	2b01      	cmp	r3, #1
 800c5f4:	68a3      	ldr	r3, [r4, #8]
 800c5f6:	d017      	beq.n	800c628 <ucdr_deserialize_int32_t+0xd0>
 800c5f8:	78db      	ldrb	r3, [r3, #3]
 800c5fa:	702b      	strb	r3, [r5, #0]
 800c5fc:	68a3      	ldr	r3, [r4, #8]
 800c5fe:	789b      	ldrb	r3, [r3, #2]
 800c600:	706b      	strb	r3, [r5, #1]
 800c602:	68a3      	ldr	r3, [r4, #8]
 800c604:	785b      	ldrb	r3, [r3, #1]
 800c606:	70ab      	strb	r3, [r5, #2]
 800c608:	68a3      	ldr	r3, [r4, #8]
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	70eb      	strb	r3, [r5, #3]
 800c60e:	68a2      	ldr	r2, [r4, #8]
 800c610:	6923      	ldr	r3, [r4, #16]
 800c612:	3204      	adds	r2, #4
 800c614:	3304      	adds	r3, #4
 800c616:	2104      	movs	r1, #4
 800c618:	60a2      	str	r2, [r4, #8]
 800c61a:	6123      	str	r3, [r4, #16]
 800c61c:	7561      	strb	r1, [r4, #21]
 800c61e:	7da0      	ldrb	r0, [r4, #22]
 800c620:	f080 0001 	eor.w	r0, r0, #1
 800c624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	602b      	str	r3, [r5, #0]
 800c62c:	e7ef      	b.n	800c60e <ucdr_deserialize_int32_t+0xb6>
 800c62e:	68a2      	ldr	r2, [r4, #8]
 800c630:	6923      	ldr	r3, [r4, #16]
 800c632:	7da0      	ldrb	r0, [r4, #22]
 800c634:	f884 8015 	strb.w	r8, [r4, #21]
 800c638:	1bd2      	subs	r2, r2, r7
 800c63a:	1bdb      	subs	r3, r3, r7
 800c63c:	60a2      	str	r2, [r4, #8]
 800c63e:	6123      	str	r3, [r4, #16]
 800c640:	f080 0001 	eor.w	r0, r0, #1
 800c644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c648:	68a3      	ldr	r3, [r4, #8]
 800c64a:	789b      	ldrb	r3, [r3, #2]
 800c64c:	706b      	strb	r3, [r5, #1]
 800c64e:	1cab      	adds	r3, r5, #2
 800c650:	68a2      	ldr	r2, [r4, #8]
 800c652:	7852      	ldrb	r2, [r2, #1]
 800c654:	f803 2b01 	strb.w	r2, [r3], #1
 800c658:	68a2      	ldr	r2, [r4, #8]
 800c65a:	7812      	ldrb	r2, [r2, #0]
 800c65c:	701a      	strb	r2, [r3, #0]
 800c65e:	e7b4      	b.n	800c5ca <ucdr_deserialize_int32_t+0x72>
 800c660:	4631      	mov	r1, r6
 800c662:	463a      	mov	r2, r7
 800c664:	4628      	mov	r0, r5
 800c666:	f00c fef6 	bl	8019456 <memcpy>
 800c66a:	68a1      	ldr	r1, [r4, #8]
 800c66c:	464a      	mov	r2, r9
 800c66e:	19e8      	adds	r0, r5, r7
 800c670:	f00c fef1 	bl	8019456 <memcpy>
 800c674:	e7a9      	b.n	800c5ca <ucdr_deserialize_int32_t+0x72>
 800c676:	bf00      	nop

0800c678 <ucdr_serialize_float>:
 800c678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c67c:	2104      	movs	r1, #4
 800c67e:	b082      	sub	sp, #8
 800c680:	4604      	mov	r4, r0
 800c682:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c686:	f000 fb15 	bl	800ccb4 <ucdr_buffer_alignment>
 800c68a:	4601      	mov	r1, r0
 800c68c:	4620      	mov	r0, r4
 800c68e:	7d67      	ldrb	r7, [r4, #21]
 800c690:	f000 fb54 	bl	800cd3c <ucdr_advance_buffer>
 800c694:	2104      	movs	r1, #4
 800c696:	4620      	mov	r0, r4
 800c698:	f000 faac 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	d139      	bne.n	800c714 <ucdr_serialize_float+0x9c>
 800c6a0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c6a4:	42ab      	cmp	r3, r5
 800c6a6:	d930      	bls.n	800c70a <ucdr_serialize_float+0x92>
 800c6a8:	1b5e      	subs	r6, r3, r5
 800c6aa:	60a3      	str	r3, [r4, #8]
 800c6ac:	6923      	ldr	r3, [r4, #16]
 800c6ae:	f1c6 0804 	rsb	r8, r6, #4
 800c6b2:	4433      	add	r3, r6
 800c6b4:	6123      	str	r3, [r4, #16]
 800c6b6:	4641      	mov	r1, r8
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	f000 faa7 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	d04c      	beq.n	800c75c <ucdr_serialize_float+0xe4>
 800c6c2:	7d23      	ldrb	r3, [r4, #20]
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d063      	beq.n	800c790 <ucdr_serialize_float+0x118>
 800c6c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c6cc:	702b      	strb	r3, [r5, #0]
 800c6ce:	2e00      	cmp	r6, #0
 800c6d0:	d051      	beq.n	800c776 <ucdr_serialize_float+0xfe>
 800c6d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c6d6:	706b      	strb	r3, [r5, #1]
 800c6d8:	2e01      	cmp	r6, #1
 800c6da:	d050      	beq.n	800c77e <ucdr_serialize_float+0x106>
 800c6dc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c6e0:	70ab      	strb	r3, [r5, #2]
 800c6e2:	2e02      	cmp	r6, #2
 800c6e4:	d04f      	beq.n	800c786 <ucdr_serialize_float+0x10e>
 800c6e6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c6ea:	70eb      	strb	r3, [r5, #3]
 800c6ec:	6923      	ldr	r3, [r4, #16]
 800c6ee:	68a2      	ldr	r2, [r4, #8]
 800c6f0:	7da0      	ldrb	r0, [r4, #22]
 800c6f2:	3304      	adds	r3, #4
 800c6f4:	1b9e      	subs	r6, r3, r6
 800c6f6:	4442      	add	r2, r8
 800c6f8:	2304      	movs	r3, #4
 800c6fa:	f080 0001 	eor.w	r0, r0, #1
 800c6fe:	60a2      	str	r2, [r4, #8]
 800c700:	6126      	str	r6, [r4, #16]
 800c702:	7563      	strb	r3, [r4, #21]
 800c704:	b002      	add	sp, #8
 800c706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c70a:	2104      	movs	r1, #4
 800c70c:	4620      	mov	r0, r4
 800c70e:	f000 fa7d 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c712:	b1d0      	cbz	r0, 800c74a <ucdr_serialize_float+0xd2>
 800c714:	7d23      	ldrb	r3, [r4, #20]
 800c716:	2b01      	cmp	r3, #1
 800c718:	68a3      	ldr	r3, [r4, #8]
 800c71a:	d01c      	beq.n	800c756 <ucdr_serialize_float+0xde>
 800c71c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c720:	701a      	strb	r2, [r3, #0]
 800c722:	68a3      	ldr	r3, [r4, #8]
 800c724:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c728:	705a      	strb	r2, [r3, #1]
 800c72a:	68a3      	ldr	r3, [r4, #8]
 800c72c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c730:	709a      	strb	r2, [r3, #2]
 800c732:	68a3      	ldr	r3, [r4, #8]
 800c734:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c738:	70da      	strb	r2, [r3, #3]
 800c73a:	68a2      	ldr	r2, [r4, #8]
 800c73c:	6923      	ldr	r3, [r4, #16]
 800c73e:	3204      	adds	r2, #4
 800c740:	3304      	adds	r3, #4
 800c742:	2104      	movs	r1, #4
 800c744:	60a2      	str	r2, [r4, #8]
 800c746:	6123      	str	r3, [r4, #16]
 800c748:	7561      	strb	r1, [r4, #21]
 800c74a:	7da0      	ldrb	r0, [r4, #22]
 800c74c:	f080 0001 	eor.w	r0, r0, #1
 800c750:	b002      	add	sp, #8
 800c752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c756:	9a01      	ldr	r2, [sp, #4]
 800c758:	601a      	str	r2, [r3, #0]
 800c75a:	e7ee      	b.n	800c73a <ucdr_serialize_float+0xc2>
 800c75c:	68a2      	ldr	r2, [r4, #8]
 800c75e:	6923      	ldr	r3, [r4, #16]
 800c760:	7da0      	ldrb	r0, [r4, #22]
 800c762:	7567      	strb	r7, [r4, #21]
 800c764:	1b92      	subs	r2, r2, r6
 800c766:	1b9b      	subs	r3, r3, r6
 800c768:	f080 0001 	eor.w	r0, r0, #1
 800c76c:	60a2      	str	r2, [r4, #8]
 800c76e:	6123      	str	r3, [r4, #16]
 800c770:	b002      	add	sp, #8
 800c772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c776:	68a3      	ldr	r3, [r4, #8]
 800c778:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c77c:	701a      	strb	r2, [r3, #0]
 800c77e:	68a3      	ldr	r3, [r4, #8]
 800c780:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c784:	701a      	strb	r2, [r3, #0]
 800c786:	68a3      	ldr	r3, [r4, #8]
 800c788:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c78c:	701a      	strb	r2, [r3, #0]
 800c78e:	e7ad      	b.n	800c6ec <ucdr_serialize_float+0x74>
 800c790:	4628      	mov	r0, r5
 800c792:	ad01      	add	r5, sp, #4
 800c794:	4629      	mov	r1, r5
 800c796:	4632      	mov	r2, r6
 800c798:	f00c fe5d 	bl	8019456 <memcpy>
 800c79c:	68a0      	ldr	r0, [r4, #8]
 800c79e:	4642      	mov	r2, r8
 800c7a0:	19a9      	adds	r1, r5, r6
 800c7a2:	f00c fe58 	bl	8019456 <memcpy>
 800c7a6:	e7a1      	b.n	800c6ec <ucdr_serialize_float+0x74>

0800c7a8 <ucdr_deserialize_float>:
 800c7a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7ac:	460d      	mov	r5, r1
 800c7ae:	2104      	movs	r1, #4
 800c7b0:	4604      	mov	r4, r0
 800c7b2:	f000 fa7f 	bl	800ccb4 <ucdr_buffer_alignment>
 800c7b6:	4601      	mov	r1, r0
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c7be:	f000 fabd 	bl	800cd3c <ucdr_advance_buffer>
 800c7c2:	2104      	movs	r1, #4
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	f000 fa15 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c7ca:	2800      	cmp	r0, #0
 800c7cc:	d138      	bne.n	800c840 <ucdr_deserialize_float+0x98>
 800c7ce:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c7d2:	42b7      	cmp	r7, r6
 800c7d4:	d92f      	bls.n	800c836 <ucdr_deserialize_float+0x8e>
 800c7d6:	6923      	ldr	r3, [r4, #16]
 800c7d8:	60a7      	str	r7, [r4, #8]
 800c7da:	1bbf      	subs	r7, r7, r6
 800c7dc:	443b      	add	r3, r7
 800c7de:	f1c7 0904 	rsb	r9, r7, #4
 800c7e2:	6123      	str	r3, [r4, #16]
 800c7e4:	4649      	mov	r1, r9
 800c7e6:	4620      	mov	r0, r4
 800c7e8:	f000 fa10 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	d046      	beq.n	800c87e <ucdr_deserialize_float+0xd6>
 800c7f0:	7d23      	ldrb	r3, [r4, #20]
 800c7f2:	2b01      	cmp	r3, #1
 800c7f4:	d05c      	beq.n	800c8b0 <ucdr_deserialize_float+0x108>
 800c7f6:	78f3      	ldrb	r3, [r6, #3]
 800c7f8:	702b      	strb	r3, [r5, #0]
 800c7fa:	2f00      	cmp	r7, #0
 800c7fc:	d04c      	beq.n	800c898 <ucdr_deserialize_float+0xf0>
 800c7fe:	78b3      	ldrb	r3, [r6, #2]
 800c800:	706b      	strb	r3, [r5, #1]
 800c802:	2f01      	cmp	r7, #1
 800c804:	f105 0302 	add.w	r3, r5, #2
 800c808:	d04a      	beq.n	800c8a0 <ucdr_deserialize_float+0xf8>
 800c80a:	7873      	ldrb	r3, [r6, #1]
 800c80c:	70ab      	strb	r3, [r5, #2]
 800c80e:	2f02      	cmp	r7, #2
 800c810:	f105 0303 	add.w	r3, r5, #3
 800c814:	d048      	beq.n	800c8a8 <ucdr_deserialize_float+0x100>
 800c816:	7833      	ldrb	r3, [r6, #0]
 800c818:	70eb      	strb	r3, [r5, #3]
 800c81a:	6923      	ldr	r3, [r4, #16]
 800c81c:	68a2      	ldr	r2, [r4, #8]
 800c81e:	7da0      	ldrb	r0, [r4, #22]
 800c820:	2104      	movs	r1, #4
 800c822:	3304      	adds	r3, #4
 800c824:	444a      	add	r2, r9
 800c826:	1bdb      	subs	r3, r3, r7
 800c828:	7561      	strb	r1, [r4, #21]
 800c82a:	60a2      	str	r2, [r4, #8]
 800c82c:	6123      	str	r3, [r4, #16]
 800c82e:	f080 0001 	eor.w	r0, r0, #1
 800c832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c836:	2104      	movs	r1, #4
 800c838:	4620      	mov	r0, r4
 800c83a:	f000 f9e7 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c83e:	b1b0      	cbz	r0, 800c86e <ucdr_deserialize_float+0xc6>
 800c840:	7d23      	ldrb	r3, [r4, #20]
 800c842:	2b01      	cmp	r3, #1
 800c844:	68a3      	ldr	r3, [r4, #8]
 800c846:	d017      	beq.n	800c878 <ucdr_deserialize_float+0xd0>
 800c848:	78db      	ldrb	r3, [r3, #3]
 800c84a:	702b      	strb	r3, [r5, #0]
 800c84c:	68a3      	ldr	r3, [r4, #8]
 800c84e:	789b      	ldrb	r3, [r3, #2]
 800c850:	706b      	strb	r3, [r5, #1]
 800c852:	68a3      	ldr	r3, [r4, #8]
 800c854:	785b      	ldrb	r3, [r3, #1]
 800c856:	70ab      	strb	r3, [r5, #2]
 800c858:	68a3      	ldr	r3, [r4, #8]
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	70eb      	strb	r3, [r5, #3]
 800c85e:	68a2      	ldr	r2, [r4, #8]
 800c860:	6923      	ldr	r3, [r4, #16]
 800c862:	3204      	adds	r2, #4
 800c864:	3304      	adds	r3, #4
 800c866:	2104      	movs	r1, #4
 800c868:	60a2      	str	r2, [r4, #8]
 800c86a:	6123      	str	r3, [r4, #16]
 800c86c:	7561      	strb	r1, [r4, #21]
 800c86e:	7da0      	ldrb	r0, [r4, #22]
 800c870:	f080 0001 	eor.w	r0, r0, #1
 800c874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	602b      	str	r3, [r5, #0]
 800c87c:	e7ef      	b.n	800c85e <ucdr_deserialize_float+0xb6>
 800c87e:	68a2      	ldr	r2, [r4, #8]
 800c880:	6923      	ldr	r3, [r4, #16]
 800c882:	7da0      	ldrb	r0, [r4, #22]
 800c884:	f884 8015 	strb.w	r8, [r4, #21]
 800c888:	1bd2      	subs	r2, r2, r7
 800c88a:	1bdb      	subs	r3, r3, r7
 800c88c:	60a2      	str	r2, [r4, #8]
 800c88e:	6123      	str	r3, [r4, #16]
 800c890:	f080 0001 	eor.w	r0, r0, #1
 800c894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c898:	68a3      	ldr	r3, [r4, #8]
 800c89a:	789b      	ldrb	r3, [r3, #2]
 800c89c:	706b      	strb	r3, [r5, #1]
 800c89e:	1cab      	adds	r3, r5, #2
 800c8a0:	68a2      	ldr	r2, [r4, #8]
 800c8a2:	7852      	ldrb	r2, [r2, #1]
 800c8a4:	f803 2b01 	strb.w	r2, [r3], #1
 800c8a8:	68a2      	ldr	r2, [r4, #8]
 800c8aa:	7812      	ldrb	r2, [r2, #0]
 800c8ac:	701a      	strb	r2, [r3, #0]
 800c8ae:	e7b4      	b.n	800c81a <ucdr_deserialize_float+0x72>
 800c8b0:	4631      	mov	r1, r6
 800c8b2:	463a      	mov	r2, r7
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	f00c fdce 	bl	8019456 <memcpy>
 800c8ba:	68a1      	ldr	r1, [r4, #8]
 800c8bc:	464a      	mov	r2, r9
 800c8be:	19e8      	adds	r0, r5, r7
 800c8c0:	f00c fdc9 	bl	8019456 <memcpy>
 800c8c4:	e7a9      	b.n	800c81a <ucdr_deserialize_float+0x72>
 800c8c6:	bf00      	nop

0800c8c8 <ucdr_serialize_double>:
 800c8c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8cc:	2108      	movs	r1, #8
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	4604      	mov	r4, r0
 800c8d2:	ed8d 0b00 	vstr	d0, [sp]
 800c8d6:	f000 f9ed 	bl	800ccb4 <ucdr_buffer_alignment>
 800c8da:	4601      	mov	r1, r0
 800c8dc:	4620      	mov	r0, r4
 800c8de:	7d67      	ldrb	r7, [r4, #21]
 800c8e0:	f000 fa2c 	bl	800cd3c <ucdr_advance_buffer>
 800c8e4:	2108      	movs	r1, #8
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	f000 f984 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	d14e      	bne.n	800c98e <ucdr_serialize_double+0xc6>
 800c8f0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c8f4:	42ab      	cmp	r3, r5
 800c8f6:	d945      	bls.n	800c984 <ucdr_serialize_double+0xbc>
 800c8f8:	1b5e      	subs	r6, r3, r5
 800c8fa:	60a3      	str	r3, [r4, #8]
 800c8fc:	6923      	ldr	r3, [r4, #16]
 800c8fe:	f1c6 0808 	rsb	r8, r6, #8
 800c902:	4433      	add	r3, r6
 800c904:	6123      	str	r3, [r4, #16]
 800c906:	4641      	mov	r1, r8
 800c908:	4620      	mov	r0, r4
 800c90a:	f000 f97f 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c90e:	2800      	cmp	r0, #0
 800c910:	d074      	beq.n	800c9fc <ucdr_serialize_double+0x134>
 800c912:	7d23      	ldrb	r3, [r4, #20]
 800c914:	2b01      	cmp	r3, #1
 800c916:	f000 809b 	beq.w	800ca50 <ucdr_serialize_double+0x188>
 800c91a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c91e:	702b      	strb	r3, [r5, #0]
 800c920:	2e00      	cmp	r6, #0
 800c922:	d078      	beq.n	800ca16 <ucdr_serialize_double+0x14e>
 800c924:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c928:	706b      	strb	r3, [r5, #1]
 800c92a:	2e01      	cmp	r6, #1
 800c92c:	d077      	beq.n	800ca1e <ucdr_serialize_double+0x156>
 800c92e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c932:	70ab      	strb	r3, [r5, #2]
 800c934:	2e02      	cmp	r6, #2
 800c936:	d076      	beq.n	800ca26 <ucdr_serialize_double+0x15e>
 800c938:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c93c:	70eb      	strb	r3, [r5, #3]
 800c93e:	2e03      	cmp	r6, #3
 800c940:	d075      	beq.n	800ca2e <ucdr_serialize_double+0x166>
 800c942:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800c946:	712b      	strb	r3, [r5, #4]
 800c948:	2e04      	cmp	r6, #4
 800c94a:	d074      	beq.n	800ca36 <ucdr_serialize_double+0x16e>
 800c94c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800c950:	716b      	strb	r3, [r5, #5]
 800c952:	2e05      	cmp	r6, #5
 800c954:	d073      	beq.n	800ca3e <ucdr_serialize_double+0x176>
 800c956:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800c95a:	71ab      	strb	r3, [r5, #6]
 800c95c:	2e06      	cmp	r6, #6
 800c95e:	d072      	beq.n	800ca46 <ucdr_serialize_double+0x17e>
 800c960:	f89d 3000 	ldrb.w	r3, [sp]
 800c964:	71eb      	strb	r3, [r5, #7]
 800c966:	6923      	ldr	r3, [r4, #16]
 800c968:	68a2      	ldr	r2, [r4, #8]
 800c96a:	7da0      	ldrb	r0, [r4, #22]
 800c96c:	3308      	adds	r3, #8
 800c96e:	1b9e      	subs	r6, r3, r6
 800c970:	4442      	add	r2, r8
 800c972:	2308      	movs	r3, #8
 800c974:	f080 0001 	eor.w	r0, r0, #1
 800c978:	60a2      	str	r2, [r4, #8]
 800c97a:	6126      	str	r6, [r4, #16]
 800c97c:	7563      	strb	r3, [r4, #21]
 800c97e:	b002      	add	sp, #8
 800c980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c984:	2108      	movs	r1, #8
 800c986:	4620      	mov	r0, r4
 800c988:	f000 f940 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800c98c:	b350      	cbz	r0, 800c9e4 <ucdr_serialize_double+0x11c>
 800c98e:	7d23      	ldrb	r3, [r4, #20]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d02d      	beq.n	800c9f0 <ucdr_serialize_double+0x128>
 800c994:	68a3      	ldr	r3, [r4, #8]
 800c996:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c99a:	701a      	strb	r2, [r3, #0]
 800c99c:	68a3      	ldr	r3, [r4, #8]
 800c99e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c9a2:	705a      	strb	r2, [r3, #1]
 800c9a4:	68a3      	ldr	r3, [r4, #8]
 800c9a6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c9aa:	709a      	strb	r2, [r3, #2]
 800c9ac:	68a3      	ldr	r3, [r4, #8]
 800c9ae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c9b2:	70da      	strb	r2, [r3, #3]
 800c9b4:	68a3      	ldr	r3, [r4, #8]
 800c9b6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c9ba:	711a      	strb	r2, [r3, #4]
 800c9bc:	68a3      	ldr	r3, [r4, #8]
 800c9be:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c9c2:	715a      	strb	r2, [r3, #5]
 800c9c4:	68a3      	ldr	r3, [r4, #8]
 800c9c6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c9ca:	719a      	strb	r2, [r3, #6]
 800c9cc:	68a3      	ldr	r3, [r4, #8]
 800c9ce:	f89d 2000 	ldrb.w	r2, [sp]
 800c9d2:	71da      	strb	r2, [r3, #7]
 800c9d4:	68a2      	ldr	r2, [r4, #8]
 800c9d6:	6923      	ldr	r3, [r4, #16]
 800c9d8:	3208      	adds	r2, #8
 800c9da:	3308      	adds	r3, #8
 800c9dc:	2108      	movs	r1, #8
 800c9de:	60a2      	str	r2, [r4, #8]
 800c9e0:	6123      	str	r3, [r4, #16]
 800c9e2:	7561      	strb	r1, [r4, #21]
 800c9e4:	7da0      	ldrb	r0, [r4, #22]
 800c9e6:	f080 0001 	eor.w	r0, r0, #1
 800c9ea:	b002      	add	sp, #8
 800c9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9f0:	466b      	mov	r3, sp
 800c9f2:	cb03      	ldmia	r3!, {r0, r1}
 800c9f4:	68a3      	ldr	r3, [r4, #8]
 800c9f6:	6018      	str	r0, [r3, #0]
 800c9f8:	6059      	str	r1, [r3, #4]
 800c9fa:	e7eb      	b.n	800c9d4 <ucdr_serialize_double+0x10c>
 800c9fc:	68a2      	ldr	r2, [r4, #8]
 800c9fe:	6923      	ldr	r3, [r4, #16]
 800ca00:	7da0      	ldrb	r0, [r4, #22]
 800ca02:	7567      	strb	r7, [r4, #21]
 800ca04:	1b92      	subs	r2, r2, r6
 800ca06:	1b9b      	subs	r3, r3, r6
 800ca08:	f080 0001 	eor.w	r0, r0, #1
 800ca0c:	60a2      	str	r2, [r4, #8]
 800ca0e:	6123      	str	r3, [r4, #16]
 800ca10:	b002      	add	sp, #8
 800ca12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca16:	68a3      	ldr	r3, [r4, #8]
 800ca18:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ca1c:	701a      	strb	r2, [r3, #0]
 800ca1e:	68a3      	ldr	r3, [r4, #8]
 800ca20:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca24:	701a      	strb	r2, [r3, #0]
 800ca26:	68a3      	ldr	r3, [r4, #8]
 800ca28:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ca2c:	701a      	strb	r2, [r3, #0]
 800ca2e:	68a3      	ldr	r3, [r4, #8]
 800ca30:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ca34:	701a      	strb	r2, [r3, #0]
 800ca36:	68a3      	ldr	r3, [r4, #8]
 800ca38:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ca3c:	701a      	strb	r2, [r3, #0]
 800ca3e:	68a3      	ldr	r3, [r4, #8]
 800ca40:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ca44:	701a      	strb	r2, [r3, #0]
 800ca46:	68a3      	ldr	r3, [r4, #8]
 800ca48:	f89d 2000 	ldrb.w	r2, [sp]
 800ca4c:	701a      	strb	r2, [r3, #0]
 800ca4e:	e78a      	b.n	800c966 <ucdr_serialize_double+0x9e>
 800ca50:	4628      	mov	r0, r5
 800ca52:	466d      	mov	r5, sp
 800ca54:	4629      	mov	r1, r5
 800ca56:	4632      	mov	r2, r6
 800ca58:	f00c fcfd 	bl	8019456 <memcpy>
 800ca5c:	68a0      	ldr	r0, [r4, #8]
 800ca5e:	4642      	mov	r2, r8
 800ca60:	19a9      	adds	r1, r5, r6
 800ca62:	f00c fcf8 	bl	8019456 <memcpy>
 800ca66:	e77e      	b.n	800c966 <ucdr_serialize_double+0x9e>

0800ca68 <ucdr_deserialize_double>:
 800ca68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca6c:	460d      	mov	r5, r1
 800ca6e:	2108      	movs	r1, #8
 800ca70:	4604      	mov	r4, r0
 800ca72:	f000 f91f 	bl	800ccb4 <ucdr_buffer_alignment>
 800ca76:	4601      	mov	r1, r0
 800ca78:	4620      	mov	r0, r4
 800ca7a:	f894 9015 	ldrb.w	r9, [r4, #21]
 800ca7e:	f000 f95d 	bl	800cd3c <ucdr_advance_buffer>
 800ca82:	2108      	movs	r1, #8
 800ca84:	4620      	mov	r0, r4
 800ca86:	f000 f8b5 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d151      	bne.n	800cb32 <ucdr_deserialize_double+0xca>
 800ca8e:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ca92:	42be      	cmp	r6, r7
 800ca94:	d948      	bls.n	800cb28 <ucdr_deserialize_double+0xc0>
 800ca96:	6923      	ldr	r3, [r4, #16]
 800ca98:	60a6      	str	r6, [r4, #8]
 800ca9a:	1bf6      	subs	r6, r6, r7
 800ca9c:	4433      	add	r3, r6
 800ca9e:	f1c6 0808 	rsb	r8, r6, #8
 800caa2:	6123      	str	r3, [r4, #16]
 800caa4:	4641      	mov	r1, r8
 800caa6:	4620      	mov	r0, r4
 800caa8:	f000 f8b0 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800caac:	2800      	cmp	r0, #0
 800caae:	d06d      	beq.n	800cb8c <ucdr_deserialize_double+0x124>
 800cab0:	7d23      	ldrb	r3, [r4, #20]
 800cab2:	2b01      	cmp	r3, #1
 800cab4:	f000 8093 	beq.w	800cbde <ucdr_deserialize_double+0x176>
 800cab8:	79fb      	ldrb	r3, [r7, #7]
 800caba:	702b      	strb	r3, [r5, #0]
 800cabc:	2e00      	cmp	r6, #0
 800cabe:	d072      	beq.n	800cba6 <ucdr_deserialize_double+0x13e>
 800cac0:	79bb      	ldrb	r3, [r7, #6]
 800cac2:	706b      	strb	r3, [r5, #1]
 800cac4:	2e01      	cmp	r6, #1
 800cac6:	f105 0302 	add.w	r3, r5, #2
 800caca:	d070      	beq.n	800cbae <ucdr_deserialize_double+0x146>
 800cacc:	797b      	ldrb	r3, [r7, #5]
 800cace:	70ab      	strb	r3, [r5, #2]
 800cad0:	2e02      	cmp	r6, #2
 800cad2:	f105 0303 	add.w	r3, r5, #3
 800cad6:	d06e      	beq.n	800cbb6 <ucdr_deserialize_double+0x14e>
 800cad8:	793b      	ldrb	r3, [r7, #4]
 800cada:	70eb      	strb	r3, [r5, #3]
 800cadc:	2e03      	cmp	r6, #3
 800cade:	f105 0304 	add.w	r3, r5, #4
 800cae2:	d06c      	beq.n	800cbbe <ucdr_deserialize_double+0x156>
 800cae4:	78fb      	ldrb	r3, [r7, #3]
 800cae6:	712b      	strb	r3, [r5, #4]
 800cae8:	2e04      	cmp	r6, #4
 800caea:	f105 0305 	add.w	r3, r5, #5
 800caee:	d06a      	beq.n	800cbc6 <ucdr_deserialize_double+0x15e>
 800caf0:	78bb      	ldrb	r3, [r7, #2]
 800caf2:	716b      	strb	r3, [r5, #5]
 800caf4:	2e05      	cmp	r6, #5
 800caf6:	f105 0306 	add.w	r3, r5, #6
 800cafa:	d068      	beq.n	800cbce <ucdr_deserialize_double+0x166>
 800cafc:	787b      	ldrb	r3, [r7, #1]
 800cafe:	71ab      	strb	r3, [r5, #6]
 800cb00:	2e06      	cmp	r6, #6
 800cb02:	f105 0307 	add.w	r3, r5, #7
 800cb06:	d066      	beq.n	800cbd6 <ucdr_deserialize_double+0x16e>
 800cb08:	783b      	ldrb	r3, [r7, #0]
 800cb0a:	71eb      	strb	r3, [r5, #7]
 800cb0c:	6923      	ldr	r3, [r4, #16]
 800cb0e:	68a2      	ldr	r2, [r4, #8]
 800cb10:	7da0      	ldrb	r0, [r4, #22]
 800cb12:	3308      	adds	r3, #8
 800cb14:	1b9e      	subs	r6, r3, r6
 800cb16:	2308      	movs	r3, #8
 800cb18:	4442      	add	r2, r8
 800cb1a:	7563      	strb	r3, [r4, #21]
 800cb1c:	60a2      	str	r2, [r4, #8]
 800cb1e:	6126      	str	r6, [r4, #16]
 800cb20:	f080 0001 	eor.w	r0, r0, #1
 800cb24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb28:	2108      	movs	r1, #8
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	f000 f86e 	bl	800cc0c <ucdr_check_final_buffer_behavior>
 800cb30:	b310      	cbz	r0, 800cb78 <ucdr_deserialize_double+0x110>
 800cb32:	7d23      	ldrb	r3, [r4, #20]
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	68a3      	ldr	r3, [r4, #8]
 800cb38:	d023      	beq.n	800cb82 <ucdr_deserialize_double+0x11a>
 800cb3a:	79db      	ldrb	r3, [r3, #7]
 800cb3c:	702b      	strb	r3, [r5, #0]
 800cb3e:	68a3      	ldr	r3, [r4, #8]
 800cb40:	799b      	ldrb	r3, [r3, #6]
 800cb42:	706b      	strb	r3, [r5, #1]
 800cb44:	68a3      	ldr	r3, [r4, #8]
 800cb46:	795b      	ldrb	r3, [r3, #5]
 800cb48:	70ab      	strb	r3, [r5, #2]
 800cb4a:	68a3      	ldr	r3, [r4, #8]
 800cb4c:	791b      	ldrb	r3, [r3, #4]
 800cb4e:	70eb      	strb	r3, [r5, #3]
 800cb50:	68a3      	ldr	r3, [r4, #8]
 800cb52:	78db      	ldrb	r3, [r3, #3]
 800cb54:	712b      	strb	r3, [r5, #4]
 800cb56:	68a3      	ldr	r3, [r4, #8]
 800cb58:	789b      	ldrb	r3, [r3, #2]
 800cb5a:	716b      	strb	r3, [r5, #5]
 800cb5c:	68a3      	ldr	r3, [r4, #8]
 800cb5e:	785b      	ldrb	r3, [r3, #1]
 800cb60:	71ab      	strb	r3, [r5, #6]
 800cb62:	68a3      	ldr	r3, [r4, #8]
 800cb64:	781b      	ldrb	r3, [r3, #0]
 800cb66:	71eb      	strb	r3, [r5, #7]
 800cb68:	68a2      	ldr	r2, [r4, #8]
 800cb6a:	6923      	ldr	r3, [r4, #16]
 800cb6c:	3208      	adds	r2, #8
 800cb6e:	3308      	adds	r3, #8
 800cb70:	2108      	movs	r1, #8
 800cb72:	60a2      	str	r2, [r4, #8]
 800cb74:	6123      	str	r3, [r4, #16]
 800cb76:	7561      	strb	r1, [r4, #21]
 800cb78:	7da0      	ldrb	r0, [r4, #22]
 800cb7a:	f080 0001 	eor.w	r0, r0, #1
 800cb7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb82:	681a      	ldr	r2, [r3, #0]
 800cb84:	685b      	ldr	r3, [r3, #4]
 800cb86:	606b      	str	r3, [r5, #4]
 800cb88:	602a      	str	r2, [r5, #0]
 800cb8a:	e7ed      	b.n	800cb68 <ucdr_deserialize_double+0x100>
 800cb8c:	68a2      	ldr	r2, [r4, #8]
 800cb8e:	6923      	ldr	r3, [r4, #16]
 800cb90:	7da0      	ldrb	r0, [r4, #22]
 800cb92:	f884 9015 	strb.w	r9, [r4, #21]
 800cb96:	1b92      	subs	r2, r2, r6
 800cb98:	1b9b      	subs	r3, r3, r6
 800cb9a:	60a2      	str	r2, [r4, #8]
 800cb9c:	6123      	str	r3, [r4, #16]
 800cb9e:	f080 0001 	eor.w	r0, r0, #1
 800cba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cba6:	68a3      	ldr	r3, [r4, #8]
 800cba8:	799b      	ldrb	r3, [r3, #6]
 800cbaa:	706b      	strb	r3, [r5, #1]
 800cbac:	1cab      	adds	r3, r5, #2
 800cbae:	68a2      	ldr	r2, [r4, #8]
 800cbb0:	7952      	ldrb	r2, [r2, #5]
 800cbb2:	f803 2b01 	strb.w	r2, [r3], #1
 800cbb6:	68a2      	ldr	r2, [r4, #8]
 800cbb8:	7912      	ldrb	r2, [r2, #4]
 800cbba:	f803 2b01 	strb.w	r2, [r3], #1
 800cbbe:	68a2      	ldr	r2, [r4, #8]
 800cbc0:	78d2      	ldrb	r2, [r2, #3]
 800cbc2:	f803 2b01 	strb.w	r2, [r3], #1
 800cbc6:	68a2      	ldr	r2, [r4, #8]
 800cbc8:	7892      	ldrb	r2, [r2, #2]
 800cbca:	f803 2b01 	strb.w	r2, [r3], #1
 800cbce:	68a2      	ldr	r2, [r4, #8]
 800cbd0:	7852      	ldrb	r2, [r2, #1]
 800cbd2:	f803 2b01 	strb.w	r2, [r3], #1
 800cbd6:	68a2      	ldr	r2, [r4, #8]
 800cbd8:	7812      	ldrb	r2, [r2, #0]
 800cbda:	701a      	strb	r2, [r3, #0]
 800cbdc:	e796      	b.n	800cb0c <ucdr_deserialize_double+0xa4>
 800cbde:	4639      	mov	r1, r7
 800cbe0:	4632      	mov	r2, r6
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	f00c fc37 	bl	8019456 <memcpy>
 800cbe8:	68a1      	ldr	r1, [r4, #8]
 800cbea:	4642      	mov	r2, r8
 800cbec:	19a8      	adds	r0, r5, r6
 800cbee:	f00c fc32 	bl	8019456 <memcpy>
 800cbf2:	e78b      	b.n	800cb0c <ucdr_deserialize_double+0xa4>

0800cbf4 <ucdr_check_buffer_available_for>:
 800cbf4:	7d83      	ldrb	r3, [r0, #22]
 800cbf6:	b93b      	cbnz	r3, 800cc08 <ucdr_check_buffer_available_for+0x14>
 800cbf8:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800cbfc:	4419      	add	r1, r3
 800cbfe:	4288      	cmp	r0, r1
 800cc00:	bf34      	ite	cc
 800cc02:	2000      	movcc	r0, #0
 800cc04:	2001      	movcs	r0, #1
 800cc06:	4770      	bx	lr
 800cc08:	2000      	movs	r0, #0
 800cc0a:	4770      	bx	lr

0800cc0c <ucdr_check_final_buffer_behavior>:
 800cc0c:	7d83      	ldrb	r3, [r0, #22]
 800cc0e:	b943      	cbnz	r3, 800cc22 <ucdr_check_final_buffer_behavior+0x16>
 800cc10:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800cc14:	4291      	cmp	r1, r2
 800cc16:	b510      	push	{r4, lr}
 800cc18:	4604      	mov	r4, r0
 800cc1a:	d205      	bcs.n	800cc28 <ucdr_check_final_buffer_behavior+0x1c>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	4618      	mov	r0, r3
 800cc20:	bd10      	pop	{r4, pc}
 800cc22:	2300      	movs	r3, #0
 800cc24:	4618      	mov	r0, r3
 800cc26:	4770      	bx	lr
 800cc28:	6982      	ldr	r2, [r0, #24]
 800cc2a:	b13a      	cbz	r2, 800cc3c <ucdr_check_final_buffer_behavior+0x30>
 800cc2c:	69c1      	ldr	r1, [r0, #28]
 800cc2e:	4790      	blx	r2
 800cc30:	f080 0301 	eor.w	r3, r0, #1
 800cc34:	b2db      	uxtb	r3, r3
 800cc36:	75a0      	strb	r0, [r4, #22]
 800cc38:	4618      	mov	r0, r3
 800cc3a:	bd10      	pop	{r4, pc}
 800cc3c:	2001      	movs	r0, #1
 800cc3e:	75a0      	strb	r0, [r4, #22]
 800cc40:	e7fa      	b.n	800cc38 <ucdr_check_final_buffer_behavior+0x2c>
 800cc42:	bf00      	nop

0800cc44 <ucdr_set_on_full_buffer_callback>:
 800cc44:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800cc48:	4770      	bx	lr
 800cc4a:	bf00      	nop

0800cc4c <ucdr_init_buffer_origin_offset_endian>:
 800cc4c:	b410      	push	{r4}
 800cc4e:	9c01      	ldr	r4, [sp, #4]
 800cc50:	6001      	str	r1, [r0, #0]
 800cc52:	440a      	add	r2, r1
 800cc54:	6042      	str	r2, [r0, #4]
 800cc56:	190a      	adds	r2, r1, r4
 800cc58:	441c      	add	r4, r3
 800cc5a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800cc5e:	6082      	str	r2, [r0, #8]
 800cc60:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800cc64:	7503      	strb	r3, [r0, #20]
 800cc66:	2200      	movs	r2, #0
 800cc68:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800cc6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc70:	7542      	strb	r2, [r0, #21]
 800cc72:	7582      	strb	r2, [r0, #22]
 800cc74:	4770      	bx	lr
 800cc76:	bf00      	nop

0800cc78 <ucdr_init_buffer_origin_offset>:
 800cc78:	b510      	push	{r4, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	9c04      	ldr	r4, [sp, #16]
 800cc7e:	9400      	str	r4, [sp, #0]
 800cc80:	2401      	movs	r4, #1
 800cc82:	9401      	str	r4, [sp, #4]
 800cc84:	f7ff ffe2 	bl	800cc4c <ucdr_init_buffer_origin_offset_endian>
 800cc88:	b002      	add	sp, #8
 800cc8a:	bd10      	pop	{r4, pc}

0800cc8c <ucdr_init_buffer_origin>:
 800cc8c:	b510      	push	{r4, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	2400      	movs	r4, #0
 800cc92:	9400      	str	r4, [sp, #0]
 800cc94:	f7ff fff0 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 800cc98:	b002      	add	sp, #8
 800cc9a:	bd10      	pop	{r4, pc}

0800cc9c <ucdr_init_buffer>:
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	f7ff bff5 	b.w	800cc8c <ucdr_init_buffer_origin>
 800cca2:	bf00      	nop

0800cca4 <ucdr_alignment>:
 800cca4:	fbb0 f3f1 	udiv	r3, r0, r1
 800cca8:	fb03 0011 	mls	r0, r3, r1, r0
 800ccac:	1a08      	subs	r0, r1, r0
 800ccae:	3901      	subs	r1, #1
 800ccb0:	4008      	ands	r0, r1
 800ccb2:	4770      	bx	lr

0800ccb4 <ucdr_buffer_alignment>:
 800ccb4:	7d43      	ldrb	r3, [r0, #21]
 800ccb6:	428b      	cmp	r3, r1
 800ccb8:	d208      	bcs.n	800cccc <ucdr_buffer_alignment+0x18>
 800ccba:	6900      	ldr	r0, [r0, #16]
 800ccbc:	fbb0 f3f1 	udiv	r3, r0, r1
 800ccc0:	fb01 0013 	mls	r0, r1, r3, r0
 800ccc4:	1a08      	subs	r0, r1, r0
 800ccc6:	3901      	subs	r1, #1
 800ccc8:	4008      	ands	r0, r1
 800ccca:	4770      	bx	lr
 800cccc:	2000      	movs	r0, #0
 800ccce:	4770      	bx	lr

0800ccd0 <ucdr_align_to>:
 800ccd0:	b538      	push	{r3, r4, r5, lr}
 800ccd2:	4604      	mov	r4, r0
 800ccd4:	460d      	mov	r5, r1
 800ccd6:	f7ff ffed 	bl	800ccb4 <ucdr_buffer_alignment>
 800ccda:	68a3      	ldr	r3, [r4, #8]
 800ccdc:	6921      	ldr	r1, [r4, #16]
 800ccde:	7565      	strb	r5, [r4, #21]
 800cce0:	181a      	adds	r2, r3, r0
 800cce2:	6863      	ldr	r3, [r4, #4]
 800cce4:	4293      	cmp	r3, r2
 800cce6:	4408      	add	r0, r1
 800cce8:	bf28      	it	cs
 800ccea:	4613      	movcs	r3, r2
 800ccec:	6120      	str	r0, [r4, #16]
 800ccee:	60a3      	str	r3, [r4, #8]
 800ccf0:	bd38      	pop	{r3, r4, r5, pc}
 800ccf2:	bf00      	nop

0800ccf4 <ucdr_buffer_length>:
 800ccf4:	6882      	ldr	r2, [r0, #8]
 800ccf6:	6800      	ldr	r0, [r0, #0]
 800ccf8:	1a10      	subs	r0, r2, r0
 800ccfa:	4770      	bx	lr

0800ccfc <ucdr_buffer_remaining>:
 800ccfc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800cd00:	1a10      	subs	r0, r2, r0
 800cd02:	4770      	bx	lr

0800cd04 <ucdr_check_final_buffer_behavior_array>:
 800cd04:	b538      	push	{r3, r4, r5, lr}
 800cd06:	7d83      	ldrb	r3, [r0, #22]
 800cd08:	b963      	cbnz	r3, 800cd24 <ucdr_check_final_buffer_behavior_array+0x20>
 800cd0a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800cd0e:	429a      	cmp	r2, r3
 800cd10:	4604      	mov	r4, r0
 800cd12:	460d      	mov	r5, r1
 800cd14:	d308      	bcc.n	800cd28 <ucdr_check_final_buffer_behavior_array+0x24>
 800cd16:	b139      	cbz	r1, 800cd28 <ucdr_check_final_buffer_behavior_array+0x24>
 800cd18:	6983      	ldr	r3, [r0, #24]
 800cd1a:	b163      	cbz	r3, 800cd36 <ucdr_check_final_buffer_behavior_array+0x32>
 800cd1c:	69c1      	ldr	r1, [r0, #28]
 800cd1e:	4798      	blx	r3
 800cd20:	75a0      	strb	r0, [r4, #22]
 800cd22:	b108      	cbz	r0, 800cd28 <ucdr_check_final_buffer_behavior_array+0x24>
 800cd24:	2000      	movs	r0, #0
 800cd26:	bd38      	pop	{r3, r4, r5, pc}
 800cd28:	4620      	mov	r0, r4
 800cd2a:	f7ff ffe7 	bl	800ccfc <ucdr_buffer_remaining>
 800cd2e:	42a8      	cmp	r0, r5
 800cd30:	bf28      	it	cs
 800cd32:	4628      	movcs	r0, r5
 800cd34:	bd38      	pop	{r3, r4, r5, pc}
 800cd36:	2301      	movs	r3, #1
 800cd38:	7583      	strb	r3, [r0, #22]
 800cd3a:	e7f3      	b.n	800cd24 <ucdr_check_final_buffer_behavior_array+0x20>

0800cd3c <ucdr_advance_buffer>:
 800cd3c:	b538      	push	{r3, r4, r5, lr}
 800cd3e:	4604      	mov	r4, r0
 800cd40:	460d      	mov	r5, r1
 800cd42:	f7ff ff57 	bl	800cbf4 <ucdr_check_buffer_available_for>
 800cd46:	b178      	cbz	r0, 800cd68 <ucdr_advance_buffer+0x2c>
 800cd48:	6923      	ldr	r3, [r4, #16]
 800cd4a:	68a2      	ldr	r2, [r4, #8]
 800cd4c:	442b      	add	r3, r5
 800cd4e:	6123      	str	r3, [r4, #16]
 800cd50:	2301      	movs	r3, #1
 800cd52:	442a      	add	r2, r5
 800cd54:	7563      	strb	r3, [r4, #21]
 800cd56:	60a2      	str	r2, [r4, #8]
 800cd58:	bd38      	pop	{r3, r4, r5, pc}
 800cd5a:	68a2      	ldr	r2, [r4, #8]
 800cd5c:	6923      	ldr	r3, [r4, #16]
 800cd5e:	4402      	add	r2, r0
 800cd60:	4403      	add	r3, r0
 800cd62:	1a2d      	subs	r5, r5, r0
 800cd64:	60a2      	str	r2, [r4, #8]
 800cd66:	6123      	str	r3, [r4, #16]
 800cd68:	4629      	mov	r1, r5
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	4620      	mov	r0, r4
 800cd6e:	f7ff ffc9 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 800cd72:	2800      	cmp	r0, #0
 800cd74:	d1f1      	bne.n	800cd5a <ucdr_advance_buffer+0x1e>
 800cd76:	2301      	movs	r3, #1
 800cd78:	7563      	strb	r3, [r4, #21]
 800cd7a:	bd38      	pop	{r3, r4, r5, pc}

0800cd7c <rcl_get_zero_initialized_init_options>:
 800cd7c:	2000      	movs	r0, #0
 800cd7e:	4770      	bx	lr

0800cd80 <rcl_init_options_init>:
 800cd80:	b084      	sub	sp, #16
 800cd82:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd84:	b097      	sub	sp, #92	@ 0x5c
 800cd86:	ae1d      	add	r6, sp, #116	@ 0x74
 800cd88:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	d058      	beq.n	800ce42 <rcl_init_options_init+0xc2>
 800cd90:	6803      	ldr	r3, [r0, #0]
 800cd92:	4605      	mov	r5, r0
 800cd94:	b133      	cbz	r3, 800cda4 <rcl_init_options_init+0x24>
 800cd96:	2464      	movs	r4, #100	@ 0x64
 800cd98:	4620      	mov	r0, r4
 800cd9a:	b017      	add	sp, #92	@ 0x5c
 800cd9c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cda0:	b004      	add	sp, #16
 800cda2:	4770      	bx	lr
 800cda4:	4630      	mov	r0, r6
 800cda6:	f001 f999 	bl	800e0dc <rcutils_allocator_is_valid>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d049      	beq.n	800ce42 <rcl_init_options_init+0xc2>
 800cdae:	46b4      	mov	ip, r6
 800cdb0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cdb4:	ac11      	add	r4, sp, #68	@ 0x44
 800cdb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cdb8:	f8dc 3000 	ldr.w	r3, [ip]
 800cdbc:	6023      	str	r3, [r4, #0]
 800cdbe:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800cdc0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cdc2:	2050      	movs	r0, #80	@ 0x50
 800cdc4:	4798      	blx	r3
 800cdc6:	4604      	mov	r4, r0
 800cdc8:	6028      	str	r0, [r5, #0]
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	d03b      	beq.n	800ce46 <rcl_init_options_init+0xc6>
 800cdce:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800cdd2:	4686      	mov	lr, r0
 800cdd4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cdd8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cddc:	f8dc 3000 	ldr.w	r3, [ip]
 800cde0:	f8ce 3000 	str.w	r3, [lr]
 800cde4:	a802      	add	r0, sp, #8
 800cde6:	f001 fa0b 	bl	800e200 <rmw_get_zero_initialized_init_options>
 800cdea:	f10d 0e08 	add.w	lr, sp, #8
 800cdee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cdf2:	f104 0c18 	add.w	ip, r4, #24
 800cdf6:	682f      	ldr	r7, [r5, #0]
 800cdf8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cdfc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ce00:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ce04:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ce08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ce0c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ce10:	ac20      	add	r4, sp, #128	@ 0x80
 800ce12:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ce16:	e894 0003 	ldmia.w	r4, {r0, r1}
 800ce1a:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ce1e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800ce22:	f107 0018 	add.w	r0, r7, #24
 800ce26:	f001 fa63 	bl	800e2f0 <rmw_init_options_init>
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	d0b3      	beq.n	800cd98 <rcl_init_options_init+0x18>
 800ce30:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800ce32:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ce34:	6828      	ldr	r0, [r5, #0]
 800ce36:	4798      	blx	r3
 800ce38:	4620      	mov	r0, r4
 800ce3a:	f006 fca3 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 800ce3e:	4604      	mov	r4, r0
 800ce40:	e7aa      	b.n	800cd98 <rcl_init_options_init+0x18>
 800ce42:	240b      	movs	r4, #11
 800ce44:	e7a8      	b.n	800cd98 <rcl_init_options_init+0x18>
 800ce46:	240a      	movs	r4, #10
 800ce48:	e7a6      	b.n	800cd98 <rcl_init_options_init+0x18>
 800ce4a:	bf00      	nop

0800ce4c <rcl_init_options_fini>:
 800ce4c:	b530      	push	{r4, r5, lr}
 800ce4e:	b087      	sub	sp, #28
 800ce50:	b1f0      	cbz	r0, 800ce90 <rcl_init_options_fini+0x44>
 800ce52:	6803      	ldr	r3, [r0, #0]
 800ce54:	4604      	mov	r4, r0
 800ce56:	b1db      	cbz	r3, 800ce90 <rcl_init_options_fini+0x44>
 800ce58:	469c      	mov	ip, r3
 800ce5a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ce5e:	f10d 0e04 	add.w	lr, sp, #4
 800ce62:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ce66:	f8dc 3000 	ldr.w	r3, [ip]
 800ce6a:	f8ce 3000 	str.w	r3, [lr]
 800ce6e:	a801      	add	r0, sp, #4
 800ce70:	f001 f934 	bl	800e0dc <rcutils_allocator_is_valid>
 800ce74:	b160      	cbz	r0, 800ce90 <rcl_init_options_fini+0x44>
 800ce76:	6820      	ldr	r0, [r4, #0]
 800ce78:	3018      	adds	r0, #24
 800ce7a:	f001 fb0f 	bl	800e49c <rmw_init_options_fini>
 800ce7e:	4605      	mov	r5, r0
 800ce80:	b950      	cbnz	r0, 800ce98 <rcl_init_options_fini+0x4c>
 800ce82:	6820      	ldr	r0, [r4, #0]
 800ce84:	9b02      	ldr	r3, [sp, #8]
 800ce86:	9905      	ldr	r1, [sp, #20]
 800ce88:	4798      	blx	r3
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	b007      	add	sp, #28
 800ce8e:	bd30      	pop	{r4, r5, pc}
 800ce90:	250b      	movs	r5, #11
 800ce92:	4628      	mov	r0, r5
 800ce94:	b007      	add	sp, #28
 800ce96:	bd30      	pop	{r4, r5, pc}
 800ce98:	f006 fc74 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 800ce9c:	4605      	mov	r5, r0
 800ce9e:	e7f8      	b.n	800ce92 <rcl_init_options_fini+0x46>

0800cea0 <rcl_init_options_copy>:
 800cea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cea4:	b094      	sub	sp, #80	@ 0x50
 800cea6:	2800      	cmp	r0, #0
 800cea8:	d058      	beq.n	800cf5c <rcl_init_options_copy+0xbc>
 800ceaa:	4604      	mov	r4, r0
 800ceac:	6800      	ldr	r0, [r0, #0]
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d054      	beq.n	800cf5c <rcl_init_options_copy+0xbc>
 800ceb2:	460e      	mov	r6, r1
 800ceb4:	f001 f912 	bl	800e0dc <rcutils_allocator_is_valid>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d04f      	beq.n	800cf5c <rcl_init_options_copy+0xbc>
 800cebc:	2e00      	cmp	r6, #0
 800cebe:	d04d      	beq.n	800cf5c <rcl_init_options_copy+0xbc>
 800cec0:	6833      	ldr	r3, [r6, #0]
 800cec2:	b123      	cbz	r3, 800cece <rcl_init_options_copy+0x2e>
 800cec4:	2464      	movs	r4, #100	@ 0x64
 800cec6:	4620      	mov	r0, r4
 800cec8:	b014      	add	sp, #80	@ 0x50
 800ceca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cece:	6827      	ldr	r7, [r4, #0]
 800ced0:	46bc      	mov	ip, r7
 800ced2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ced6:	ad0f      	add	r5, sp, #60	@ 0x3c
 800ced8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ceda:	f8dc 3000 	ldr.w	r3, [ip]
 800cede:	f8d7 8000 	ldr.w	r8, [r7]
 800cee2:	602b      	str	r3, [r5, #0]
 800cee4:	4619      	mov	r1, r3
 800cee6:	2050      	movs	r0, #80	@ 0x50
 800cee8:	47c0      	blx	r8
 800ceea:	4605      	mov	r5, r0
 800ceec:	6030      	str	r0, [r6, #0]
 800ceee:	b3d0      	cbz	r0, 800cf66 <rcl_init_options_copy+0xc6>
 800cef0:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800cef4:	4686      	mov	lr, r0
 800cef6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cefa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cefe:	f8dc 3000 	ldr.w	r3, [ip]
 800cf02:	f8ce 3000 	str.w	r3, [lr]
 800cf06:	4668      	mov	r0, sp
 800cf08:	f001 f97a 	bl	800e200 <rmw_get_zero_initialized_init_options>
 800cf0c:	46ee      	mov	lr, sp
 800cf0e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cf12:	f105 0c18 	add.w	ip, r5, #24
 800cf16:	6824      	ldr	r4, [r4, #0]
 800cf18:	6835      	ldr	r5, [r6, #0]
 800cf1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf1e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cf22:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf26:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cf2a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf2e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800cf32:	e88c 0003 	stmia.w	ip, {r0, r1}
 800cf36:	f104 0018 	add.w	r0, r4, #24
 800cf3a:	f105 0118 	add.w	r1, r5, #24
 800cf3e:	f001 fa39 	bl	800e3b4 <rmw_init_options_copy>
 800cf42:	4604      	mov	r4, r0
 800cf44:	2800      	cmp	r0, #0
 800cf46:	d0be      	beq.n	800cec6 <rcl_init_options_copy+0x26>
 800cf48:	f001 f8d6 	bl	800e0f8 <rcutils_get_error_string>
 800cf4c:	f001 f8ec 	bl	800e128 <rcutils_reset_error>
 800cf50:	4630      	mov	r0, r6
 800cf52:	f7ff ff7b 	bl	800ce4c <rcl_init_options_fini>
 800cf56:	b140      	cbz	r0, 800cf6a <rcl_init_options_copy+0xca>
 800cf58:	4604      	mov	r4, r0
 800cf5a:	e7b4      	b.n	800cec6 <rcl_init_options_copy+0x26>
 800cf5c:	240b      	movs	r4, #11
 800cf5e:	4620      	mov	r0, r4
 800cf60:	b014      	add	sp, #80	@ 0x50
 800cf62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf66:	240a      	movs	r4, #10
 800cf68:	e7ad      	b.n	800cec6 <rcl_init_options_copy+0x26>
 800cf6a:	4620      	mov	r0, r4
 800cf6c:	b014      	add	sp, #80	@ 0x50
 800cf6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf72:	f006 bc07 	b.w	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 800cf76:	bf00      	nop

0800cf78 <rcl_init_options_set_domain_id>:
 800cf78:	b120      	cbz	r0, 800cf84 <rcl_init_options_set_domain_id+0xc>
 800cf7a:	6803      	ldr	r3, [r0, #0]
 800cf7c:	b113      	cbz	r3, 800cf84 <rcl_init_options_set_domain_id+0xc>
 800cf7e:	6259      	str	r1, [r3, #36]	@ 0x24
 800cf80:	2000      	movs	r0, #0
 800cf82:	4770      	bx	lr
 800cf84:	200b      	movs	r0, #11
 800cf86:	4770      	bx	lr

0800cf88 <rcl_get_zero_initialized_publisher>:
 800cf88:	4b01      	ldr	r3, [pc, #4]	@ (800cf90 <rcl_get_zero_initialized_publisher+0x8>)
 800cf8a:	6818      	ldr	r0, [r3, #0]
 800cf8c:	4770      	bx	lr
 800cf8e:	bf00      	nop
 800cf90:	0801a9b4 	.word	0x0801a9b4

0800cf94 <rcl_publisher_init>:
 800cf94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf98:	b088      	sub	sp, #32
 800cf9a:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800cf9c:	2d00      	cmp	r5, #0
 800cf9e:	d069      	beq.n	800d074 <rcl_publisher_init+0xe0>
 800cfa0:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800cfa4:	4604      	mov	r4, r0
 800cfa6:	4648      	mov	r0, r9
 800cfa8:	460e      	mov	r6, r1
 800cfaa:	4690      	mov	r8, r2
 800cfac:	461f      	mov	r7, r3
 800cfae:	f001 f895 	bl	800e0dc <rcutils_allocator_is_valid>
 800cfb2:	2800      	cmp	r0, #0
 800cfb4:	d05e      	beq.n	800d074 <rcl_publisher_init+0xe0>
 800cfb6:	2c00      	cmp	r4, #0
 800cfb8:	d05c      	beq.n	800d074 <rcl_publisher_init+0xe0>
 800cfba:	f8d4 a000 	ldr.w	sl, [r4]
 800cfbe:	f1ba 0f00 	cmp.w	sl, #0
 800cfc2:	d004      	beq.n	800cfce <rcl_publisher_init+0x3a>
 800cfc4:	2764      	movs	r7, #100	@ 0x64
 800cfc6:	4638      	mov	r0, r7
 800cfc8:	b008      	add	sp, #32
 800cfca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfce:	4630      	mov	r0, r6
 800cfd0:	f006 febc 	bl	8013d4c <rcl_node_is_valid>
 800cfd4:	2800      	cmp	r0, #0
 800cfd6:	d052      	beq.n	800d07e <rcl_publisher_init+0xea>
 800cfd8:	f1b8 0f00 	cmp.w	r8, #0
 800cfdc:	d04a      	beq.n	800d074 <rcl_publisher_init+0xe0>
 800cfde:	2f00      	cmp	r7, #0
 800cfe0:	d048      	beq.n	800d074 <rcl_publisher_init+0xe0>
 800cfe2:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800cfe6:	aa07      	add	r2, sp, #28
 800cfe8:	9205      	str	r2, [sp, #20]
 800cfea:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800cfee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cff2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800cff6:	f8cd a01c 	str.w	sl, [sp, #28]
 800cffa:	4639      	mov	r1, r7
 800cffc:	e899 000c 	ldmia.w	r9, {r2, r3}
 800d000:	4630      	mov	r0, r6
 800d002:	f006 fef7 	bl	8013df4 <rcl_node_resolve_name>
 800d006:	4607      	mov	r7, r0
 800d008:	2800      	cmp	r0, #0
 800d00a:	d14f      	bne.n	800d0ac <rcl_publisher_init+0x118>
 800d00c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800d00e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d010:	20c8      	movs	r0, #200	@ 0xc8
 800d012:	4798      	blx	r3
 800d014:	6020      	str	r0, [r4, #0]
 800d016:	2800      	cmp	r0, #0
 800d018:	d04e      	beq.n	800d0b8 <rcl_publisher_init+0x124>
 800d01a:	4630      	mov	r0, r6
 800d01c:	f006 feb8 	bl	8013d90 <rcl_node_get_rmw_handle>
 800d020:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800d024:	9300      	str	r3, [sp, #0]
 800d026:	9a07      	ldr	r2, [sp, #28]
 800d028:	6827      	ldr	r7, [r4, #0]
 800d02a:	462b      	mov	r3, r5
 800d02c:	4641      	mov	r1, r8
 800d02e:	f001 fd61 	bl	800eaf4 <rmw_create_publisher>
 800d032:	6823      	ldr	r3, [r4, #0]
 800d034:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800d038:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d03c:	b370      	cbz	r0, 800d09c <rcl_publisher_init+0x108>
 800d03e:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800d042:	f001 fe35 	bl	800ecb0 <rmw_publisher_get_actual_qos>
 800d046:	6823      	ldr	r3, [r4, #0]
 800d048:	4607      	mov	r7, r0
 800d04a:	b9d0      	cbnz	r0, 800d082 <rcl_publisher_init+0xee>
 800d04c:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800d050:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800d054:	4629      	mov	r1, r5
 800d056:	2270      	movs	r2, #112	@ 0x70
 800d058:	4618      	mov	r0, r3
 800d05a:	f00c f9fc 	bl	8019456 <memcpy>
 800d05e:	6832      	ldr	r2, [r6, #0]
 800d060:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800d064:	9807      	ldr	r0, [sp, #28]
 800d066:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800d068:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d06a:	4798      	blx	r3
 800d06c:	4638      	mov	r0, r7
 800d06e:	b008      	add	sp, #32
 800d070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d074:	270b      	movs	r7, #11
 800d076:	4638      	mov	r0, r7
 800d078:	b008      	add	sp, #32
 800d07a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d07e:	27c8      	movs	r7, #200	@ 0xc8
 800d080:	e7a1      	b.n	800cfc6 <rcl_publisher_init+0x32>
 800d082:	b18b      	cbz	r3, 800d0a8 <rcl_publisher_init+0x114>
 800d084:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d088:	b142      	cbz	r2, 800d09c <rcl_publisher_init+0x108>
 800d08a:	4630      	mov	r0, r6
 800d08c:	f006 fe80 	bl	8013d90 <rcl_node_get_rmw_handle>
 800d090:	6823      	ldr	r3, [r4, #0]
 800d092:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800d096:	f001 fe1b 	bl	800ecd0 <rmw_destroy_publisher>
 800d09a:	6823      	ldr	r3, [r4, #0]
 800d09c:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800d09e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	4790      	blx	r2
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	6023      	str	r3, [r4, #0]
 800d0a8:	2701      	movs	r7, #1
 800d0aa:	e7db      	b.n	800d064 <rcl_publisher_init+0xd0>
 800d0ac:	2867      	cmp	r0, #103	@ 0x67
 800d0ae:	d0d9      	beq.n	800d064 <rcl_publisher_init+0xd0>
 800d0b0:	2869      	cmp	r0, #105	@ 0x69
 800d0b2:	d003      	beq.n	800d0bc <rcl_publisher_init+0x128>
 800d0b4:	280a      	cmp	r0, #10
 800d0b6:	d1f7      	bne.n	800d0a8 <rcl_publisher_init+0x114>
 800d0b8:	270a      	movs	r7, #10
 800d0ba:	e7d3      	b.n	800d064 <rcl_publisher_init+0xd0>
 800d0bc:	2767      	movs	r7, #103	@ 0x67
 800d0be:	e7d1      	b.n	800d064 <rcl_publisher_init+0xd0>

0800d0c0 <rcl_publisher_get_default_options>:
 800d0c0:	b570      	push	{r4, r5, r6, lr}
 800d0c2:	4d14      	ldr	r5, [pc, #80]	@ (800d114 <rcl_publisher_get_default_options+0x54>)
 800d0c4:	4914      	ldr	r1, [pc, #80]	@ (800d118 <rcl_publisher_get_default_options+0x58>)
 800d0c6:	b088      	sub	sp, #32
 800d0c8:	4604      	mov	r4, r0
 800d0ca:	2250      	movs	r2, #80	@ 0x50
 800d0cc:	4628      	mov	r0, r5
 800d0ce:	f00c f9c2 	bl	8019456 <memcpy>
 800d0d2:	a802      	add	r0, sp, #8
 800d0d4:	f000 fff4 	bl	800e0c0 <rcutils_get_default_allocator>
 800d0d8:	f10d 0c08 	add.w	ip, sp, #8
 800d0dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d0e0:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800d0e4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800d0e8:	466e      	mov	r6, sp
 800d0ea:	f8dc 3000 	ldr.w	r3, [ip]
 800d0ee:	f8ce 3000 	str.w	r3, [lr]
 800d0f2:	4630      	mov	r0, r6
 800d0f4:	f001 f894 	bl	800e220 <rmw_get_default_publisher_options>
 800d0f8:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d0fc:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800d100:	e883 0003 	stmia.w	r3, {r0, r1}
 800d104:	2270      	movs	r2, #112	@ 0x70
 800d106:	4629      	mov	r1, r5
 800d108:	4620      	mov	r0, r4
 800d10a:	f00c f9a4 	bl	8019456 <memcpy>
 800d10e:	4620      	mov	r0, r4
 800d110:	b008      	add	sp, #32
 800d112:	bd70      	pop	{r4, r5, r6, pc}
 800d114:	20006378 	.word	0x20006378
 800d118:	0801a9b8 	.word	0x0801a9b8

0800d11c <rcl_publish>:
 800d11c:	b1f8      	cbz	r0, 800d15e <rcl_publish+0x42>
 800d11e:	6803      	ldr	r3, [r0, #0]
 800d120:	b570      	push	{r4, r5, r6, lr}
 800d122:	4604      	mov	r4, r0
 800d124:	b1b3      	cbz	r3, 800d154 <rcl_publish+0x38>
 800d126:	4616      	mov	r6, r2
 800d128:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d12c:	b192      	cbz	r2, 800d154 <rcl_publish+0x38>
 800d12e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800d132:	460d      	mov	r5, r1
 800d134:	f006 fb44 	bl	80137c0 <rcl_context_is_valid>
 800d138:	b160      	cbz	r0, 800d154 <rcl_publish+0x38>
 800d13a:	6823      	ldr	r3, [r4, #0]
 800d13c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d140:	b140      	cbz	r0, 800d154 <rcl_publish+0x38>
 800d142:	b155      	cbz	r5, 800d15a <rcl_publish+0x3e>
 800d144:	4632      	mov	r2, r6
 800d146:	4629      	mov	r1, r5
 800d148:	f001 fc74 	bl	800ea34 <rmw_publish>
 800d14c:	3800      	subs	r0, #0
 800d14e:	bf18      	it	ne
 800d150:	2001      	movne	r0, #1
 800d152:	bd70      	pop	{r4, r5, r6, pc}
 800d154:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800d158:	bd70      	pop	{r4, r5, r6, pc}
 800d15a:	200b      	movs	r0, #11
 800d15c:	bd70      	pop	{r4, r5, r6, pc}
 800d15e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800d162:	4770      	bx	lr

0800d164 <rcl_publisher_is_valid>:
 800d164:	b1a0      	cbz	r0, 800d190 <rcl_publisher_is_valid+0x2c>
 800d166:	6803      	ldr	r3, [r0, #0]
 800d168:	b510      	push	{r4, lr}
 800d16a:	4604      	mov	r4, r0
 800d16c:	b173      	cbz	r3, 800d18c <rcl_publisher_is_valid+0x28>
 800d16e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d172:	b15a      	cbz	r2, 800d18c <rcl_publisher_is_valid+0x28>
 800d174:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800d178:	f006 fb22 	bl	80137c0 <rcl_context_is_valid>
 800d17c:	b130      	cbz	r0, 800d18c <rcl_publisher_is_valid+0x28>
 800d17e:	6823      	ldr	r3, [r4, #0]
 800d180:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d184:	3800      	subs	r0, #0
 800d186:	bf18      	it	ne
 800d188:	2001      	movne	r0, #1
 800d18a:	bd10      	pop	{r4, pc}
 800d18c:	2000      	movs	r0, #0
 800d18e:	bd10      	pop	{r4, pc}
 800d190:	2000      	movs	r0, #0
 800d192:	4770      	bx	lr

0800d194 <rcl_publisher_is_valid_except_context>:
 800d194:	b130      	cbz	r0, 800d1a4 <rcl_publisher_is_valid_except_context+0x10>
 800d196:	6800      	ldr	r0, [r0, #0]
 800d198:	b120      	cbz	r0, 800d1a4 <rcl_publisher_is_valid_except_context+0x10>
 800d19a:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800d19e:	3800      	subs	r0, #0
 800d1a0:	bf18      	it	ne
 800d1a2:	2001      	movne	r0, #1
 800d1a4:	4770      	bx	lr
 800d1a6:	bf00      	nop

0800d1a8 <_rclc_check_for_new_data>:
 800d1a8:	2800      	cmp	r0, #0
 800d1aa:	d046      	beq.n	800d23a <_rclc_check_for_new_data+0x92>
 800d1ac:	b510      	push	{r4, lr}
 800d1ae:	7802      	ldrb	r2, [r0, #0]
 800d1b0:	b084      	sub	sp, #16
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2a0a      	cmp	r2, #10
 800d1b6:	d842      	bhi.n	800d23e <_rclc_check_for_new_data+0x96>
 800d1b8:	e8df f002 	tbb	[pc, r2]
 800d1bc:	14181212 	.word	0x14181212
 800d1c0:	06060614 	.word	0x06060614
 800d1c4:	2e1a      	.short	0x2e1a
 800d1c6:	16          	.byte	0x16
 800d1c7:	00          	.byte	0x00
 800d1c8:	6a0a      	ldr	r2, [r1, #32]
 800d1ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d1cc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800d1d0:	2000      	movs	r0, #0
 800d1d2:	1a12      	subs	r2, r2, r0
 800d1d4:	bf18      	it	ne
 800d1d6:	2201      	movne	r2, #1
 800d1d8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800d1dc:	b004      	add	sp, #16
 800d1de:	bd10      	pop	{r4, pc}
 800d1e0:	680a      	ldr	r2, [r1, #0]
 800d1e2:	e7f2      	b.n	800d1ca <_rclc_check_for_new_data+0x22>
 800d1e4:	698a      	ldr	r2, [r1, #24]
 800d1e6:	e7f0      	b.n	800d1ca <_rclc_check_for_new_data+0x22>
 800d1e8:	688a      	ldr	r2, [r1, #8]
 800d1ea:	e7ee      	b.n	800d1ca <_rclc_check_for_new_data+0x22>
 800d1ec:	690a      	ldr	r2, [r1, #16]
 800d1ee:	e7ec      	b.n	800d1ca <_rclc_check_for_new_data+0x22>
 800d1f0:	685c      	ldr	r4, [r3, #4]
 800d1f2:	4608      	mov	r0, r1
 800d1f4:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800d1f8:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800d1fc:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800d200:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800d204:	9300      	str	r3, [sp, #0]
 800d206:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800d20a:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800d20e:	f104 0110 	add.w	r1, r4, #16
 800d212:	f008 fb61 	bl	80158d8 <rcl_action_client_wait_set_get_entities_ready>
 800d216:	e7e1      	b.n	800d1dc <_rclc_check_for_new_data+0x34>
 800d218:	685c      	ldr	r4, [r3, #4]
 800d21a:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800d21e:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800d222:	e9cd 3200 	strd	r3, r2, [sp]
 800d226:	4608      	mov	r0, r1
 800d228:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800d22c:	f104 0220 	add.w	r2, r4, #32
 800d230:	f104 0110 	add.w	r1, r4, #16
 800d234:	f008 fd68 	bl	8015d08 <rcl_action_server_wait_set_get_entities_ready>
 800d238:	e7d0      	b.n	800d1dc <_rclc_check_for_new_data+0x34>
 800d23a:	200b      	movs	r0, #11
 800d23c:	4770      	bx	lr
 800d23e:	2001      	movs	r0, #1
 800d240:	e7cc      	b.n	800d1dc <_rclc_check_for_new_data+0x34>
 800d242:	bf00      	nop

0800d244 <_rclc_take_new_data>:
 800d244:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d246:	b09b      	sub	sp, #108	@ 0x6c
 800d248:	2800      	cmp	r0, #0
 800d24a:	f000 8088 	beq.w	800d35e <_rclc_take_new_data+0x11a>
 800d24e:	7803      	ldrb	r3, [r0, #0]
 800d250:	4604      	mov	r4, r0
 800d252:	2b0a      	cmp	r3, #10
 800d254:	f200 8167 	bhi.w	800d526 <_rclc_take_new_data+0x2e2>
 800d258:	e8df f003 	tbb	[pc, r3]
 800d25c:	44152d2d 	.word	0x44152d2d
 800d260:	19191944 	.word	0x19191944
 800d264:	065a      	.short	0x065a
 800d266:	15          	.byte	0x15
 800d267:	00          	.byte	0x00
 800d268:	6840      	ldr	r0, [r0, #4]
 800d26a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	f040 80b2 	bne.w	800d3d8 <_rclc_take_new_data+0x194>
 800d274:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800d278:	2b00      	cmp	r3, #0
 800d27a:	f040 80e4 	bne.w	800d446 <_rclc_take_new_data+0x202>
 800d27e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d282:	2b00      	cmp	r3, #0
 800d284:	d16f      	bne.n	800d366 <_rclc_take_new_data+0x122>
 800d286:	2500      	movs	r5, #0
 800d288:	4628      	mov	r0, r5
 800d28a:	b01b      	add	sp, #108	@ 0x6c
 800d28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d28e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d290:	6a0b      	ldr	r3, [r1, #32]
 800d292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d0f5      	beq.n	800d286 <_rclc_take_new_data+0x42>
 800d29a:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d29e:	f104 0110 	add.w	r1, r4, #16
 800d2a2:	f006 fe55 	bl	8013f50 <rcl_take_request>
 800d2a6:	4605      	mov	r5, r0
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	d0ec      	beq.n	800d286 <_rclc_take_new_data+0x42>
 800d2ac:	f240 2359 	movw	r3, #601	@ 0x259
 800d2b0:	4298      	cmp	r0, r3
 800d2b2:	d013      	beq.n	800d2dc <_rclc_take_new_data+0x98>
 800d2b4:	e029      	b.n	800d30a <_rclc_take_new_data+0xc6>
 800d2b6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d2b8:	680b      	ldr	r3, [r1, #0]
 800d2ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d0e1      	beq.n	800d286 <_rclc_take_new_data+0x42>
 800d2c2:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	aa0a      	add	r2, sp, #40	@ 0x28
 800d2ca:	f006 ff7f 	bl	80141cc <rcl_take>
 800d2ce:	4605      	mov	r5, r0
 800d2d0:	2800      	cmp	r0, #0
 800d2d2:	d0d9      	beq.n	800d288 <_rclc_take_new_data+0x44>
 800d2d4:	f240 1391 	movw	r3, #401	@ 0x191
 800d2d8:	4298      	cmp	r0, r3
 800d2da:	d116      	bne.n	800d30a <_rclc_take_new_data+0xc6>
 800d2dc:	2300      	movs	r3, #0
 800d2de:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800d2e2:	e7d1      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d2e4:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d2e6:	698b      	ldr	r3, [r1, #24]
 800d2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d0ca      	beq.n	800d286 <_rclc_take_new_data+0x42>
 800d2f0:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d2f4:	f104 0110 	add.w	r1, r4, #16
 800d2f8:	f006 f9f2 	bl	80136e0 <rcl_take_response>
 800d2fc:	4605      	mov	r5, r0
 800d2fe:	2800      	cmp	r0, #0
 800d300:	d0c1      	beq.n	800d286 <_rclc_take_new_data+0x42>
 800d302:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800d306:	4298      	cmp	r0, r3
 800d308:	d0be      	beq.n	800d288 <_rclc_take_new_data+0x44>
 800d30a:	f000 ff0d 	bl	800e128 <rcutils_reset_error>
 800d30e:	e7bb      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d310:	6840      	ldr	r0, [r0, #4]
 800d312:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d316:	2b00      	cmp	r3, #0
 800d318:	d17d      	bne.n	800d416 <_rclc_take_new_data+0x1d2>
 800d31a:	69c3      	ldr	r3, [r0, #28]
 800d31c:	b11b      	cbz	r3, 800d326 <_rclc_take_new_data+0xe2>
 800d31e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d322:	2b00      	cmp	r3, #0
 800d324:	d144      	bne.n	800d3b0 <_rclc_take_new_data+0x16c>
 800d326:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	f040 80ac 	bne.w	800d488 <_rclc_take_new_data+0x244>
 800d330:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d334:	2b00      	cmp	r3, #0
 800d336:	d0a6      	beq.n	800d286 <_rclc_take_new_data+0x42>
 800d338:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800d33a:	a90a      	add	r1, sp, #40	@ 0x28
 800d33c:	3010      	adds	r0, #16
 800d33e:	f008 f9a3 	bl	8015688 <rcl_action_take_result_response>
 800d342:	4605      	mov	r5, r0
 800d344:	2800      	cmp	r0, #0
 800d346:	d1e0      	bne.n	800d30a <_rclc_take_new_data+0xc6>
 800d348:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d34c:	6860      	ldr	r0, [r4, #4]
 800d34e:	f008 fdff 	bl	8015f50 <rclc_action_find_handle_by_result_request_sequence_number>
 800d352:	2800      	cmp	r0, #0
 800d354:	d098      	beq.n	800d288 <_rclc_take_new_data+0x44>
 800d356:	2301      	movs	r3, #1
 800d358:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800d35c:	e794      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d35e:	250b      	movs	r5, #11
 800d360:	4628      	mov	r0, r5
 800d362:	b01b      	add	sp, #108	@ 0x6c
 800d364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d366:	ae04      	add	r6, sp, #16
 800d368:	aa0a      	add	r2, sp, #40	@ 0x28
 800d36a:	3010      	adds	r0, #16
 800d36c:	4631      	mov	r1, r6
 800d36e:	f008 fbff 	bl	8015b70 <rcl_action_take_cancel_request>
 800d372:	4605      	mov	r5, r0
 800d374:	2800      	cmp	r0, #0
 800d376:	d1c8      	bne.n	800d30a <_rclc_take_new_data+0xc6>
 800d378:	6860      	ldr	r0, [r4, #4]
 800d37a:	a90a      	add	r1, sp, #40	@ 0x28
 800d37c:	f008 fda6 	bl	8015ecc <rclc_action_find_goal_handle_by_uuid>
 800d380:	4607      	mov	r7, r0
 800d382:	2800      	cmp	r0, #0
 800d384:	f000 80bb 	beq.w	800d4fe <_rclc_take_new_data+0x2ba>
 800d388:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800d38c:	2101      	movs	r1, #1
 800d38e:	f008 fd27 	bl	8015de0 <rcl_action_transition_goal_state>
 800d392:	2803      	cmp	r0, #3
 800d394:	4684      	mov	ip, r0
 800d396:	f040 80a7 	bne.w	800d4e8 <_rclc_take_new_data+0x2a4>
 800d39a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800d39c:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800d3a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d3a2:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d3a6:	e884 0003 	stmia.w	r4, {r0, r1}
 800d3aa:	f887 c008 	strb.w	ip, [r7, #8]
 800d3ae:	e76b      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d3b0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d3b2:	3010      	adds	r0, #16
 800d3b4:	f008 f9e8 	bl	8015788 <rcl_action_take_feedback>
 800d3b8:	4605      	mov	r5, r0
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	d1a5      	bne.n	800d30a <_rclc_take_new_data+0xc6>
 800d3be:	6860      	ldr	r0, [r4, #4]
 800d3c0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d3c2:	f008 fd83 	bl	8015ecc <rclc_action_find_goal_handle_by_uuid>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	2800      	cmp	r0, #0
 800d3ca:	f000 80a3 	beq.w	800d514 <_rclc_take_new_data+0x2d0>
 800d3ce:	2201      	movs	r2, #1
 800d3d0:	6860      	ldr	r0, [r4, #4]
 800d3d2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800d3d6:	e7a6      	b.n	800d326 <_rclc_take_new_data+0xe2>
 800d3d8:	f008 fd52 	bl	8015e80 <rclc_action_take_goal_handle>
 800d3dc:	4606      	mov	r6, r0
 800d3de:	6860      	ldr	r0, [r4, #4]
 800d3e0:	2e00      	cmp	r6, #0
 800d3e2:	f43f af47 	beq.w	800d274 <_rclc_take_new_data+0x30>
 800d3e6:	6070      	str	r0, [r6, #4]
 800d3e8:	69f2      	ldr	r2, [r6, #28]
 800d3ea:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800d3ee:	3010      	adds	r0, #16
 800d3f0:	f008 fb06 	bl	8015a00 <rcl_action_take_goal_request>
 800d3f4:	4605      	mov	r5, r0
 800d3f6:	2800      	cmp	r0, #0
 800d3f8:	f040 808e 	bne.w	800d518 <_rclc_take_new_data+0x2d4>
 800d3fc:	69f7      	ldr	r7, [r6, #28]
 800d3fe:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800d400:	7235      	strb	r5, [r6, #8]
 800d402:	f8c6 0009 	str.w	r0, [r6, #9]
 800d406:	f8c6 100d 	str.w	r1, [r6, #13]
 800d40a:	6860      	ldr	r0, [r4, #4]
 800d40c:	f8c6 2011 	str.w	r2, [r6, #17]
 800d410:	f8c6 3015 	str.w	r3, [r6, #21]
 800d414:	e72e      	b.n	800d274 <_rclc_take_new_data+0x30>
 800d416:	aa04      	add	r2, sp, #16
 800d418:	a90a      	add	r1, sp, #40	@ 0x28
 800d41a:	3010      	adds	r0, #16
 800d41c:	f008 f8bc 	bl	8015598 <rcl_action_take_goal_response>
 800d420:	4605      	mov	r5, r0
 800d422:	2800      	cmp	r0, #0
 800d424:	f47f af71 	bne.w	800d30a <_rclc_take_new_data+0xc6>
 800d428:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d42c:	6860      	ldr	r0, [r4, #4]
 800d42e:	f008 fd7d 	bl	8015f2c <rclc_action_find_handle_by_goal_request_sequence_number>
 800d432:	b130      	cbz	r0, 800d442 <_rclc_take_new_data+0x1fe>
 800d434:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800d438:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d43c:	2201      	movs	r2, #1
 800d43e:	f880 2020 	strb.w	r2, [r0, #32]
 800d442:	6860      	ldr	r0, [r4, #4]
 800d444:	e769      	b.n	800d31a <_rclc_take_new_data+0xd6>
 800d446:	aa04      	add	r2, sp, #16
 800d448:	3010      	adds	r0, #16
 800d44a:	a90a      	add	r1, sp, #40	@ 0x28
 800d44c:	f008 fb50 	bl	8015af0 <rcl_action_take_result_request>
 800d450:	4605      	mov	r5, r0
 800d452:	2800      	cmp	r0, #0
 800d454:	f47f af59 	bne.w	800d30a <_rclc_take_new_data+0xc6>
 800d458:	6860      	ldr	r0, [r4, #4]
 800d45a:	a904      	add	r1, sp, #16
 800d45c:	f008 fd36 	bl	8015ecc <rclc_action_find_goal_handle_by_uuid>
 800d460:	4607      	mov	r7, r0
 800d462:	b160      	cbz	r0, 800d47e <_rclc_take_new_data+0x23a>
 800d464:	ad0a      	add	r5, sp, #40	@ 0x28
 800d466:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800d46a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d46c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800d46e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d472:	f04f 0c02 	mov.w	ip, #2
 800d476:	e886 0003 	stmia.w	r6, {r0, r1}
 800d47a:	f887 c008 	strb.w	ip, [r7, #8]
 800d47e:	6860      	ldr	r0, [r4, #4]
 800d480:	2300      	movs	r3, #0
 800d482:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800d486:	e6fa      	b.n	800d27e <_rclc_take_new_data+0x3a>
 800d488:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800d48c:	a90a      	add	r1, sp, #40	@ 0x28
 800d48e:	3010      	adds	r0, #16
 800d490:	f008 f93a 	bl	8015708 <rcl_action_take_cancel_response>
 800d494:	4605      	mov	r5, r0
 800d496:	2800      	cmp	r0, #0
 800d498:	f47f af37 	bne.w	800d30a <_rclc_take_new_data+0xc6>
 800d49c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4a0:	6860      	ldr	r0, [r4, #4]
 800d4a2:	f008 fd67 	bl	8015f74 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800d4a6:	4606      	mov	r6, r0
 800d4a8:	6860      	ldr	r0, [r4, #4]
 800d4aa:	2e00      	cmp	r6, #0
 800d4ac:	f43f af40 	beq.w	800d330 <_rclc_take_new_data+0xec>
 800d4b0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d4b2:	2701      	movs	r7, #1
 800d4b4:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	f43f af3a 	beq.w	800d330 <_rclc_take_new_data+0xec>
 800d4bc:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d4be:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800d4c2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d4c6:	f008 fd01 	bl	8015ecc <rclc_action_find_goal_handle_by_uuid>
 800d4ca:	b138      	cbz	r0, 800d4dc <_rclc_take_new_data+0x298>
 800d4cc:	6860      	ldr	r0, [r4, #4]
 800d4ce:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d4d0:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800d4d4:	3501      	adds	r5, #1
 800d4d6:	42ab      	cmp	r3, r5
 800d4d8:	d8f0      	bhi.n	800d4bc <_rclc_take_new_data+0x278>
 800d4da:	e729      	b.n	800d330 <_rclc_take_new_data+0xec>
 800d4dc:	6860      	ldr	r0, [r4, #4]
 800d4de:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d4e0:	3501      	adds	r5, #1
 800d4e2:	42ab      	cmp	r3, r5
 800d4e4:	d8ea      	bhi.n	800d4bc <_rclc_take_new_data+0x278>
 800d4e6:	e723      	b.n	800d330 <_rclc_take_new_data+0xec>
 800d4e8:	ab06      	add	r3, sp, #24
 800d4ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d4ec:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d4f0:	2103      	movs	r1, #3
 800d4f2:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d4f6:	6860      	ldr	r0, [r4, #4]
 800d4f8:	f008 fdb2 	bl	8016060 <rclc_action_server_goal_cancel_reject>
 800d4fc:	e6c4      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d4fe:	ab06      	add	r3, sp, #24
 800d500:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d502:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d506:	2102      	movs	r1, #2
 800d508:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d50c:	6860      	ldr	r0, [r4, #4]
 800d50e:	f008 fda7 	bl	8016060 <rclc_action_server_goal_cancel_reject>
 800d512:	e6b9      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d514:	6860      	ldr	r0, [r4, #4]
 800d516:	e706      	b.n	800d326 <_rclc_take_new_data+0xe2>
 800d518:	6860      	ldr	r0, [r4, #4]
 800d51a:	4631      	mov	r1, r6
 800d51c:	f008 fcc0 	bl	8015ea0 <rclc_action_remove_used_goal_handle>
 800d520:	f000 fe02 	bl	800e128 <rcutils_reset_error>
 800d524:	e6b0      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d526:	2501      	movs	r5, #1
 800d528:	e6ae      	b.n	800d288 <_rclc_take_new_data+0x44>
 800d52a:	bf00      	nop

0800d52c <_rclc_execute.part.0>:
 800d52c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d52e:	7803      	ldrb	r3, [r0, #0]
 800d530:	b087      	sub	sp, #28
 800d532:	4604      	mov	r4, r0
 800d534:	2b0a      	cmp	r3, #10
 800d536:	f200 8136 	bhi.w	800d7a6 <_rclc_execute.part.0+0x27a>
 800d53a:	e8df f003 	tbb	[pc, r3]
 800d53e:	435e      	.short	0x435e
 800d540:	06a1664f 	.word	0x06a1664f
 800d544:	6c1e0606 	.word	0x6c1e0606
 800d548:	59          	.byte	0x59
 800d549:	00          	.byte	0x00
 800d54a:	2b06      	cmp	r3, #6
 800d54c:	f000 8122 	beq.w	800d794 <_rclc_execute.part.0+0x268>
 800d550:	2b07      	cmp	r3, #7
 800d552:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d554:	f040 8118 	bne.w	800d788 <_rclc_execute.part.0+0x25c>
 800d558:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800d55c:	6880      	ldr	r0, [r0, #8]
 800d55e:	4798      	blx	r3
 800d560:	f104 0110 	add.w	r1, r4, #16
 800d564:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800d566:	6860      	ldr	r0, [r4, #4]
 800d568:	f006 fd32 	bl	8013fd0 <rcl_send_response>
 800d56c:	2800      	cmp	r0, #0
 800d56e:	d033      	beq.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d570:	9005      	str	r0, [sp, #20]
 800d572:	f000 fdd9 	bl	800e128 <rcutils_reset_error>
 800d576:	9805      	ldr	r0, [sp, #20]
 800d578:	e02e      	b.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d57a:	6840      	ldr	r0, [r0, #4]
 800d57c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d580:	2b00      	cmp	r3, #0
 800d582:	f000 8086 	beq.w	800d692 <_rclc_execute.part.0+0x166>
 800d586:	2600      	movs	r6, #0
 800d588:	2701      	movs	r7, #1
 800d58a:	e004      	b.n	800d596 <_rclc_execute.part.0+0x6a>
 800d58c:	f008 fc52 	bl	8015e34 <rclc_action_send_result_request>
 800d590:	b998      	cbnz	r0, 800d5ba <_rclc_execute.part.0+0x8e>
 800d592:	722f      	strb	r7, [r5, #8]
 800d594:	6860      	ldr	r0, [r4, #4]
 800d596:	f008 fcff 	bl	8015f98 <rclc_action_find_first_handle_with_goal_response>
 800d59a:	4605      	mov	r5, r0
 800d59c:	2800      	cmp	r0, #0
 800d59e:	d077      	beq.n	800d690 <_rclc_execute.part.0+0x164>
 800d5a0:	6863      	ldr	r3, [r4, #4]
 800d5a2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d5a4:	699b      	ldr	r3, [r3, #24]
 800d5a6:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800d5aa:	f885 6020 	strb.w	r6, [r5, #32]
 800d5ae:	4798      	blx	r3
 800d5b0:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800d5b4:	4628      	mov	r0, r5
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d1e8      	bne.n	800d58c <_rclc_execute.part.0+0x60>
 800d5ba:	6860      	ldr	r0, [r4, #4]
 800d5bc:	4629      	mov	r1, r5
 800d5be:	f008 fc6f 	bl	8015ea0 <rclc_action_remove_used_goal_handle>
 800d5c2:	e7e7      	b.n	800d594 <_rclc_execute.part.0+0x68>
 800d5c4:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d5c8:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800d5cc:	2d00      	cmp	r5, #0
 800d5ce:	f000 80c9 	beq.w	800d764 <_rclc_execute.part.0+0x238>
 800d5d2:	6880      	ldr	r0, [r0, #8]
 800d5d4:	4798      	blx	r3
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	b007      	add	sp, #28
 800d5da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5dc:	6840      	ldr	r0, [r0, #4]
 800d5de:	f007 f905 	bl	80147ec <rcl_timer_call>
 800d5e2:	f240 3321 	movw	r3, #801	@ 0x321
 800d5e6:	4298      	cmp	r0, r3
 800d5e8:	d004      	beq.n	800d5f4 <_rclc_execute.part.0+0xc8>
 800d5ea:	2800      	cmp	r0, #0
 800d5ec:	d0f4      	beq.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d5ee:	e7bf      	b.n	800d570 <_rclc_execute.part.0+0x44>
 800d5f0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d5f2:	4798      	blx	r3
 800d5f4:	2000      	movs	r0, #0
 800d5f6:	b007      	add	sp, #28
 800d5f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5fa:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d5fe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d600:	b925      	cbnz	r5, 800d60c <_rclc_execute.part.0+0xe0>
 800d602:	4628      	mov	r0, r5
 800d604:	4798      	blx	r3
 800d606:	4628      	mov	r0, r5
 800d608:	e7e6      	b.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d60a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d60c:	68a0      	ldr	r0, [r4, #8]
 800d60e:	4798      	blx	r3
 800d610:	2000      	movs	r0, #0
 800d612:	b007      	add	sp, #28
 800d614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d616:	6840      	ldr	r0, [r0, #4]
 800d618:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800d61c:	bb3b      	cbnz	r3, 800d66e <_rclc_execute.part.0+0x142>
 800d61e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d07b      	beq.n	800d71e <_rclc_execute.part.0+0x1f2>
 800d626:	f640 0634 	movw	r6, #2100	@ 0x834
 800d62a:	2701      	movs	r7, #1
 800d62c:	e007      	b.n	800d63e <_rclc_execute.part.0+0x112>
 800d62e:	4628      	mov	r0, r5
 800d630:	f008 fcca 	bl	8015fc8 <rclc_action_server_response_goal_request>
 800d634:	6860      	ldr	r0, [r4, #4]
 800d636:	4629      	mov	r1, r5
 800d638:	f008 fc32 	bl	8015ea0 <rclc_action_remove_used_goal_handle>
 800d63c:	6860      	ldr	r0, [r4, #4]
 800d63e:	2100      	movs	r1, #0
 800d640:	f008 fc5c 	bl	8015efc <rclc_action_find_first_handle_by_status>
 800d644:	4605      	mov	r5, r0
 800d646:	2800      	cmp	r0, #0
 800d648:	d066      	beq.n	800d718 <_rclc_execute.part.0+0x1ec>
 800d64a:	6863      	ldr	r3, [r4, #4]
 800d64c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d64e:	699b      	ldr	r3, [r3, #24]
 800d650:	4798      	blx	r3
 800d652:	42b0      	cmp	r0, r6
 800d654:	f04f 0100 	mov.w	r1, #0
 800d658:	d1e9      	bne.n	800d62e <_rclc_execute.part.0+0x102>
 800d65a:	2101      	movs	r1, #1
 800d65c:	4628      	mov	r0, r5
 800d65e:	f008 fcb3 	bl	8015fc8 <rclc_action_server_response_goal_request>
 800d662:	722f      	strb	r7, [r5, #8]
 800d664:	e7ea      	b.n	800d63c <_rclc_execute.part.0+0x110>
 800d666:	6848      	ldr	r0, [r1, #4]
 800d668:	f008 fc1a 	bl	8015ea0 <rclc_action_remove_used_goal_handle>
 800d66c:	6860      	ldr	r0, [r4, #4]
 800d66e:	f008 fc51 	bl	8015f14 <rclc_action_find_first_terminated_handle>
 800d672:	4601      	mov	r1, r0
 800d674:	2800      	cmp	r0, #0
 800d676:	d1f6      	bne.n	800d666 <_rclc_execute.part.0+0x13a>
 800d678:	6860      	ldr	r0, [r4, #4]
 800d67a:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800d67e:	e7ce      	b.n	800d61e <_rclc_execute.part.0+0xf2>
 800d680:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d682:	6880      	ldr	r0, [r0, #8]
 800d684:	f104 0110 	add.w	r1, r4, #16
 800d688:	4798      	blx	r3
 800d68a:	2000      	movs	r0, #0
 800d68c:	b007      	add	sp, #28
 800d68e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d690:	6860      	ldr	r0, [r4, #4]
 800d692:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d696:	b18b      	cbz	r3, 800d6bc <_rclc_execute.part.0+0x190>
 800d698:	68c5      	ldr	r5, [r0, #12]
 800d69a:	b32d      	cbz	r5, 800d6e8 <_rclc_execute.part.0+0x1bc>
 800d69c:	2600      	movs	r6, #0
 800d69e:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800d6a2:	b143      	cbz	r3, 800d6b6 <_rclc_execute.part.0+0x18a>
 800d6a4:	69c3      	ldr	r3, [r0, #28]
 800d6a6:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800d6aa:	b123      	cbz	r3, 800d6b6 <_rclc_execute.part.0+0x18a>
 800d6ac:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d6ae:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d6b0:	4628      	mov	r0, r5
 800d6b2:	4798      	blx	r3
 800d6b4:	6860      	ldr	r0, [r4, #4]
 800d6b6:	682d      	ldr	r5, [r5, #0]
 800d6b8:	2d00      	cmp	r5, #0
 800d6ba:	d1f0      	bne.n	800d69e <_rclc_execute.part.0+0x172>
 800d6bc:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d6c0:	b193      	cbz	r3, 800d6e8 <_rclc_execute.part.0+0x1bc>
 800d6c2:	68c5      	ldr	r5, [r0, #12]
 800d6c4:	b185      	cbz	r5, 800d6e8 <_rclc_execute.part.0+0x1bc>
 800d6c6:	2600      	movs	r6, #0
 800d6c8:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800d6cc:	b14b      	cbz	r3, 800d6e2 <_rclc_execute.part.0+0x1b6>
 800d6ce:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800d6d0:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800d6d4:	b12b      	cbz	r3, 800d6e2 <_rclc_execute.part.0+0x1b6>
 800d6d6:	4628      	mov	r0, r5
 800d6d8:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800d6dc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d6de:	4798      	blx	r3
 800d6e0:	6860      	ldr	r0, [r4, #4]
 800d6e2:	682d      	ldr	r5, [r5, #0]
 800d6e4:	2d00      	cmp	r5, #0
 800d6e6:	d1ef      	bne.n	800d6c8 <_rclc_execute.part.0+0x19c>
 800d6e8:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d081      	beq.n	800d5f4 <_rclc_execute.part.0+0xc8>
 800d6f0:	2700      	movs	r7, #0
 800d6f2:	e00b      	b.n	800d70c <_rclc_execute.part.0+0x1e0>
 800d6f4:	6863      	ldr	r3, [r4, #4]
 800d6f6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d6f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d6fa:	6a1e      	ldr	r6, [r3, #32]
 800d6fc:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800d700:	47b0      	blx	r6
 800d702:	6860      	ldr	r0, [r4, #4]
 800d704:	4629      	mov	r1, r5
 800d706:	f008 fbcb 	bl	8015ea0 <rclc_action_remove_used_goal_handle>
 800d70a:	6860      	ldr	r0, [r4, #4]
 800d70c:	f008 fc50 	bl	8015fb0 <rclc_action_find_first_handle_with_result_response>
 800d710:	4605      	mov	r5, r0
 800d712:	2800      	cmp	r0, #0
 800d714:	d1ee      	bne.n	800d6f4 <_rclc_execute.part.0+0x1c8>
 800d716:	e76d      	b.n	800d5f4 <_rclc_execute.part.0+0xc8>
 800d718:	6860      	ldr	r0, [r4, #4]
 800d71a:	f880 5020 	strb.w	r5, [r0, #32]
 800d71e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d722:	2b00      	cmp	r3, #0
 800d724:	f43f af66 	beq.w	800d5f4 <_rclc_execute.part.0+0xc8>
 800d728:	68c5      	ldr	r5, [r0, #12]
 800d72a:	b1b5      	cbz	r5, 800d75a <_rclc_execute.part.0+0x22e>
 800d72c:	2602      	movs	r6, #2
 800d72e:	e001      	b.n	800d734 <_rclc_execute.part.0+0x208>
 800d730:	682d      	ldr	r5, [r5, #0]
 800d732:	b195      	cbz	r5, 800d75a <_rclc_execute.part.0+0x22e>
 800d734:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800d738:	2b03      	cmp	r3, #3
 800d73a:	d1f9      	bne.n	800d730 <_rclc_execute.part.0+0x204>
 800d73c:	69c3      	ldr	r3, [r0, #28]
 800d73e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d740:	4628      	mov	r0, r5
 800d742:	4798      	blx	r3
 800d744:	4603      	mov	r3, r0
 800d746:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800d74a:	4628      	mov	r0, r5
 800d74c:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800d750:	b163      	cbz	r3, 800d76c <_rclc_execute.part.0+0x240>
 800d752:	f008 fc59 	bl	8016008 <rclc_action_server_goal_cancel_accept>
 800d756:	6860      	ldr	r0, [r4, #4]
 800d758:	e7ea      	b.n	800d730 <_rclc_execute.part.0+0x204>
 800d75a:	2300      	movs	r3, #0
 800d75c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d760:	4618      	mov	r0, r3
 800d762:	e739      	b.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d764:	4628      	mov	r0, r5
 800d766:	4798      	blx	r3
 800d768:	4628      	mov	r0, r5
 800d76a:	e735      	b.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d76c:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800d76e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d772:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800d776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d77a:	6860      	ldr	r0, [r4, #4]
 800d77c:	2101      	movs	r1, #1
 800d77e:	f008 fc6f 	bl	8016060 <rclc_action_server_goal_cancel_reject>
 800d782:	722e      	strb	r6, [r5, #8]
 800d784:	6860      	ldr	r0, [r4, #4]
 800d786:	e7d3      	b.n	800d730 <_rclc_execute.part.0+0x204>
 800d788:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d78a:	6880      	ldr	r0, [r0, #8]
 800d78c:	4798      	blx	r3
 800d78e:	f104 0110 	add.w	r1, r4, #16
 800d792:	e6e7      	b.n	800d564 <_rclc_execute.part.0+0x38>
 800d794:	f100 0110 	add.w	r1, r0, #16
 800d798:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d79a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800d79c:	6880      	ldr	r0, [r0, #8]
 800d79e:	9105      	str	r1, [sp, #20]
 800d7a0:	4798      	blx	r3
 800d7a2:	9905      	ldr	r1, [sp, #20]
 800d7a4:	e6de      	b.n	800d564 <_rclc_execute.part.0+0x38>
 800d7a6:	2001      	movs	r0, #1
 800d7a8:	e716      	b.n	800d5d8 <_rclc_execute.part.0+0xac>
 800d7aa:	bf00      	nop

0800d7ac <rclc_executor_trigger_any>:
 800d7ac:	2800      	cmp	r0, #0
 800d7ae:	d03f      	beq.n	800d830 <rclc_executor_trigger_any+0x84>
 800d7b0:	2900      	cmp	r1, #0
 800d7b2:	d03e      	beq.n	800d832 <rclc_executor_trigger_any+0x86>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	2800      	cmp	r0, #0
 800d7be:	d037      	beq.n	800d830 <rclc_executor_trigger_any+0x84>
 800d7c0:	b430      	push	{r4, r5}
 800d7c2:	f893 c000 	ldrb.w	ip, [r3]
 800d7c6:	f1bc 0f08 	cmp.w	ip, #8
 800d7ca:	d11e      	bne.n	800d80a <rclc_executor_trigger_any+0x5e>
 800d7cc:	685c      	ldr	r4, [r3, #4]
 800d7ce:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800d7d0:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800d7d4:	d105      	bne.n	800d7e2 <rclc_executor_trigger_any+0x36>
 800d7d6:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800d7da:	b910      	cbnz	r0, 800d7e2 <rclc_executor_trigger_any+0x36>
 800d7dc:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800d7e0:	b128      	cbz	r0, 800d7ee <rclc_executor_trigger_any+0x42>
 800d7e2:	bc30      	pop	{r4, r5}
 800d7e4:	4770      	bx	lr
 800d7e6:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800d7ea:	2800      	cmp	r0, #0
 800d7ec:	d1f9      	bne.n	800d7e2 <rclc_executor_trigger_any+0x36>
 800d7ee:	3201      	adds	r2, #1
 800d7f0:	4291      	cmp	r1, r2
 800d7f2:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800d7f6:	d018      	beq.n	800d82a <rclc_executor_trigger_any+0x7e>
 800d7f8:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	d0f0      	beq.n	800d7e2 <rclc_executor_trigger_any+0x36>
 800d800:	f893 c000 	ldrb.w	ip, [r3]
 800d804:	f1bc 0f08 	cmp.w	ip, #8
 800d808:	d0e0      	beq.n	800d7cc <rclc_executor_trigger_any+0x20>
 800d80a:	f1bc 0f09 	cmp.w	ip, #9
 800d80e:	d1ea      	bne.n	800d7e6 <rclc_executor_trigger_any+0x3a>
 800d810:	685c      	ldr	r4, [r3, #4]
 800d812:	6a25      	ldr	r5, [r4, #32]
 800d814:	2d00      	cmp	r5, #0
 800d816:	d1e4      	bne.n	800d7e2 <rclc_executor_trigger_any+0x36>
 800d818:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800d81c:	2800      	cmp	r0, #0
 800d81e:	d1e0      	bne.n	800d7e2 <rclc_executor_trigger_any+0x36>
 800d820:	3201      	adds	r2, #1
 800d822:	4291      	cmp	r1, r2
 800d824:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800d828:	d1e6      	bne.n	800d7f8 <rclc_executor_trigger_any+0x4c>
 800d82a:	2000      	movs	r0, #0
 800d82c:	bc30      	pop	{r4, r5}
 800d82e:	4770      	bx	lr
 800d830:	4770      	bx	lr
 800d832:	4608      	mov	r0, r1
 800d834:	4770      	bx	lr
 800d836:	bf00      	nop

0800d838 <rclc_executor_get_zero_initialized_executor>:
 800d838:	b510      	push	{r4, lr}
 800d83a:	4903      	ldr	r1, [pc, #12]	@ (800d848 <rclc_executor_get_zero_initialized_executor+0x10>)
 800d83c:	4604      	mov	r4, r0
 800d83e:	2288      	movs	r2, #136	@ 0x88
 800d840:	f00b fe09 	bl	8019456 <memcpy>
 800d844:	4620      	mov	r0, r4
 800d846:	bd10      	pop	{r4, pc}
 800d848:	0801aa08 	.word	0x0801aa08
 800d84c:	00000000 	.word	0x00000000

0800d850 <rclc_executor_init>:
 800d850:	2800      	cmp	r0, #0
 800d852:	d05f      	beq.n	800d914 <rclc_executor_init+0xc4>
 800d854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d858:	460c      	mov	r4, r1
 800d85a:	b0b0      	sub	sp, #192	@ 0xc0
 800d85c:	2900      	cmp	r1, #0
 800d85e:	d051      	beq.n	800d904 <rclc_executor_init+0xb4>
 800d860:	4605      	mov	r5, r0
 800d862:	4618      	mov	r0, r3
 800d864:	4616      	mov	r6, r2
 800d866:	461f      	mov	r7, r3
 800d868:	f000 fc38 	bl	800e0dc <rcutils_allocator_is_valid>
 800d86c:	2800      	cmp	r0, #0
 800d86e:	d049      	beq.n	800d904 <rclc_executor_init+0xb4>
 800d870:	2e00      	cmp	r6, #0
 800d872:	d047      	beq.n	800d904 <rclc_executor_init+0xb4>
 800d874:	492c      	ldr	r1, [pc, #176]	@ (800d928 <rclc_executor_init+0xd8>)
 800d876:	2288      	movs	r2, #136	@ 0x88
 800d878:	a80e      	add	r0, sp, #56	@ 0x38
 800d87a:	f00b fdec 	bl	8019456 <memcpy>
 800d87e:	a90e      	add	r1, sp, #56	@ 0x38
 800d880:	2288      	movs	r2, #136	@ 0x88
 800d882:	4628      	mov	r0, r5
 800d884:	f00b fde7 	bl	8019456 <memcpy>
 800d888:	602c      	str	r4, [r5, #0]
 800d88a:	4668      	mov	r0, sp
 800d88c:	60ae      	str	r6, [r5, #8]
 800d88e:	466c      	mov	r4, sp
 800d890:	f007 f8b4 	bl	80149fc <rcl_get_zero_initialized_wait_set>
 800d894:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d896:	f105 0c14 	add.w	ip, r5, #20
 800d89a:	f8d7 8000 	ldr.w	r8, [r7]
 800d89e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d8a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d8a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d8a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d8aa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d8ae:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800d920 <rclc_executor_init+0xd0>
 800d8b2:	6823      	ldr	r3, [r4, #0]
 800d8b4:	f8cc 3000 	str.w	r3, [ip]
 800d8b8:	6939      	ldr	r1, [r7, #16]
 800d8ba:	612f      	str	r7, [r5, #16]
 800d8bc:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800d8c0:	01b0      	lsls	r0, r6, #6
 800d8c2:	47c0      	blx	r8
 800d8c4:	6068      	str	r0, [r5, #4]
 800d8c6:	b338      	cbz	r0, 800d918 <rclc_executor_init+0xc8>
 800d8c8:	2400      	movs	r4, #0
 800d8ca:	e000      	b.n	800d8ce <rclc_executor_init+0x7e>
 800d8cc:	6868      	ldr	r0, [r5, #4]
 800d8ce:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800d8d2:	4631      	mov	r1, r6
 800d8d4:	3401      	adds	r4, #1
 800d8d6:	f000 fa9f 	bl	800de18 <rclc_executor_handle_init>
 800d8da:	42a6      	cmp	r6, r4
 800d8dc:	d1f6      	bne.n	800d8cc <rclc_executor_init+0x7c>
 800d8de:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800d8e2:	f000 fa8d 	bl	800de00 <rclc_executor_handle_counters_zero_init>
 800d8e6:	4a11      	ldr	r2, [pc, #68]	@ (800d92c <rclc_executor_init+0xdc>)
 800d8e8:	686b      	ldr	r3, [r5, #4]
 800d8ea:	2000      	movs	r0, #0
 800d8ec:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800d8f0:	b163      	cbz	r3, 800d90c <rclc_executor_init+0xbc>
 800d8f2:	692b      	ldr	r3, [r5, #16]
 800d8f4:	b153      	cbz	r3, 800d90c <rclc_executor_init+0xbc>
 800d8f6:	68ab      	ldr	r3, [r5, #8]
 800d8f8:	b143      	cbz	r3, 800d90c <rclc_executor_init+0xbc>
 800d8fa:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800d8fe:	b030      	add	sp, #192	@ 0xc0
 800d900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d904:	200b      	movs	r0, #11
 800d906:	b030      	add	sp, #192	@ 0xc0
 800d908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d90c:	4618      	mov	r0, r3
 800d90e:	b030      	add	sp, #192	@ 0xc0
 800d910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d914:	200b      	movs	r0, #11
 800d916:	4770      	bx	lr
 800d918:	200a      	movs	r0, #10
 800d91a:	e7f4      	b.n	800d906 <rclc_executor_init+0xb6>
 800d91c:	f3af 8000 	nop.w
 800d920:	3b9aca00 	.word	0x3b9aca00
 800d924:	00000000 	.word	0x00000000
 800d928:	0801aa08 	.word	0x0801aa08
 800d92c:	0800d7ad 	.word	0x0800d7ad

0800d930 <rclc_executor_add_subscription>:
 800d930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d932:	f89d e018 	ldrb.w	lr, [sp, #24]
 800d936:	b338      	cbz	r0, 800d988 <rclc_executor_add_subscription+0x58>
 800d938:	b331      	cbz	r1, 800d988 <rclc_executor_add_subscription+0x58>
 800d93a:	b32a      	cbz	r2, 800d988 <rclc_executor_add_subscription+0x58>
 800d93c:	b323      	cbz	r3, 800d988 <rclc_executor_add_subscription+0x58>
 800d93e:	4604      	mov	r4, r0
 800d940:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800d944:	42a8      	cmp	r0, r5
 800d946:	d301      	bcc.n	800d94c <rclc_executor_add_subscription+0x1c>
 800d948:	2001      	movs	r0, #1
 800d94a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d94c:	6866      	ldr	r6, [r4, #4]
 800d94e:	0187      	lsls	r7, r0, #6
 800d950:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800d954:	2500      	movs	r5, #0
 800d956:	55f5      	strb	r5, [r6, r7]
 800d958:	3001      	adds	r0, #1
 800d95a:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800d95e:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800d962:	2301      	movs	r3, #1
 800d964:	f104 0514 	add.w	r5, r4, #20
 800d968:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800d96c:	f88c e001 	strb.w	lr, [ip, #1]
 800d970:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800d974:	60e0      	str	r0, [r4, #12]
 800d976:	4628      	mov	r0, r5
 800d978:	f007 f854 	bl	8014a24 <rcl_wait_set_is_valid>
 800d97c:	b930      	cbnz	r0, 800d98c <rclc_executor_add_subscription+0x5c>
 800d97e:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800d980:	3301      	adds	r3, #1
 800d982:	2000      	movs	r0, #0
 800d984:	64a3      	str	r3, [r4, #72]	@ 0x48
 800d986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d988:	200b      	movs	r0, #11
 800d98a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d98c:	4628      	mov	r0, r5
 800d98e:	f007 f84f 	bl	8014a30 <rcl_wait_set_fini>
 800d992:	2800      	cmp	r0, #0
 800d994:	d0f3      	beq.n	800d97e <rclc_executor_add_subscription+0x4e>
 800d996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d998 <rclc_executor_add_timer>:
 800d998:	b300      	cbz	r0, 800d9dc <rclc_executor_add_timer+0x44>
 800d99a:	b1f9      	cbz	r1, 800d9dc <rclc_executor_add_timer+0x44>
 800d99c:	b538      	push	{r3, r4, r5, lr}
 800d99e:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800d9a2:	4293      	cmp	r3, r2
 800d9a4:	4604      	mov	r4, r0
 800d9a6:	d301      	bcc.n	800d9ac <rclc_executor_add_timer+0x14>
 800d9a8:	2001      	movs	r0, #1
 800d9aa:	bd38      	pop	{r3, r4, r5, pc}
 800d9ac:	6840      	ldr	r0, [r0, #4]
 800d9ae:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800d9b2:	019d      	lsls	r5, r3, #6
 800d9b4:	6051      	str	r1, [r2, #4]
 800d9b6:	2102      	movs	r1, #2
 800d9b8:	5341      	strh	r1, [r0, r5]
 800d9ba:	3301      	adds	r3, #1
 800d9bc:	2000      	movs	r0, #0
 800d9be:	2101      	movs	r1, #1
 800d9c0:	f104 0514 	add.w	r5, r4, #20
 800d9c4:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800d9c6:	8711      	strh	r1, [r2, #56]	@ 0x38
 800d9c8:	4628      	mov	r0, r5
 800d9ca:	60e3      	str	r3, [r4, #12]
 800d9cc:	f007 f82a 	bl	8014a24 <rcl_wait_set_is_valid>
 800d9d0:	b930      	cbnz	r0, 800d9e0 <rclc_executor_add_timer+0x48>
 800d9d2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	2000      	movs	r0, #0
 800d9d8:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800d9da:	bd38      	pop	{r3, r4, r5, pc}
 800d9dc:	200b      	movs	r0, #11
 800d9de:	4770      	bx	lr
 800d9e0:	4628      	mov	r0, r5
 800d9e2:	f007 f825 	bl	8014a30 <rcl_wait_set_fini>
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	d0f3      	beq.n	800d9d2 <rclc_executor_add_timer+0x3a>
 800d9ea:	bd38      	pop	{r3, r4, r5, pc}

0800d9ec <rclc_executor_prepare>:
 800d9ec:	2800      	cmp	r0, #0
 800d9ee:	d044      	beq.n	800da7a <rclc_executor_prepare+0x8e>
 800d9f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9f2:	f100 0514 	add.w	r5, r0, #20
 800d9f6:	b09b      	sub	sp, #108	@ 0x6c
 800d9f8:	4604      	mov	r4, r0
 800d9fa:	4628      	mov	r0, r5
 800d9fc:	f007 f812 	bl	8014a24 <rcl_wait_set_is_valid>
 800da00:	b110      	cbz	r0, 800da08 <rclc_executor_prepare+0x1c>
 800da02:	2000      	movs	r0, #0
 800da04:	b01b      	add	sp, #108	@ 0x6c
 800da06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da08:	4628      	mov	r0, r5
 800da0a:	f007 f811 	bl	8014a30 <rcl_wait_set_fini>
 800da0e:	2800      	cmp	r0, #0
 800da10:	d130      	bne.n	800da74 <rclc_executor_prepare+0x88>
 800da12:	a80c      	add	r0, sp, #48	@ 0x30
 800da14:	f006 fff2 	bl	80149fc <rcl_get_zero_initialized_wait_set>
 800da18:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800da1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800da20:	46ae      	mov	lr, r5
 800da22:	6927      	ldr	r7, [r4, #16]
 800da24:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800da28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800da2c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800da30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800da34:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800da38:	f8dc 3000 	ldr.w	r3, [ip]
 800da3c:	f8ce 3000 	str.w	r3, [lr]
 800da40:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800da42:	ae04      	add	r6, sp, #16
 800da44:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	6822      	ldr	r2, [r4, #0]
 800da4a:	6033      	str	r3, [r6, #0]
 800da4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da4e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800da50:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800da54:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800da58:	e9cd 2100 	strd	r2, r1, [sp]
 800da5c:	4628      	mov	r0, r5
 800da5e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800da60:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800da62:	f007 fae3 	bl	801502c <rcl_wait_set_init>
 800da66:	2800      	cmp	r0, #0
 800da68:	d0cc      	beq.n	800da04 <rclc_executor_prepare+0x18>
 800da6a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800da6c:	f000 fb5c 	bl	800e128 <rcutils_reset_error>
 800da70:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800da72:	e7c7      	b.n	800da04 <rclc_executor_prepare+0x18>
 800da74:	f000 fb58 	bl	800e128 <rcutils_reset_error>
 800da78:	e7cb      	b.n	800da12 <rclc_executor_prepare+0x26>
 800da7a:	200b      	movs	r0, #11
 800da7c:	4770      	bx	lr
 800da7e:	bf00      	nop

0800da80 <rclc_executor_spin_some.part.0>:
 800da80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da84:	f100 0614 	add.w	r6, r0, #20
 800da88:	b083      	sub	sp, #12
 800da8a:	4691      	mov	r9, r2
 800da8c:	4698      	mov	r8, r3
 800da8e:	4605      	mov	r5, r0
 800da90:	f7ff ffac 	bl	800d9ec <rclc_executor_prepare>
 800da94:	4630      	mov	r0, r6
 800da96:	f007 f897 	bl	8014bc8 <rcl_wait_set_clear>
 800da9a:	4607      	mov	r7, r0
 800da9c:	2800      	cmp	r0, #0
 800da9e:	f040 80ed 	bne.w	800dc7c <rclc_executor_spin_some.part.0+0x1fc>
 800daa2:	68ab      	ldr	r3, [r5, #8]
 800daa4:	4604      	mov	r4, r0
 800daa6:	b303      	cbz	r3, 800daea <rclc_executor_spin_some.part.0+0x6a>
 800daa8:	6869      	ldr	r1, [r5, #4]
 800daaa:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800daae:	01a2      	lsls	r2, r4, #6
 800dab0:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800dab4:	b1cb      	cbz	r3, 800daea <rclc_executor_spin_some.part.0+0x6a>
 800dab6:	5c8b      	ldrb	r3, [r1, r2]
 800dab8:	2b0a      	cmp	r3, #10
 800daba:	f200 80d8 	bhi.w	800dc6e <rclc_executor_spin_some.part.0+0x1ee>
 800dabe:	e8df f003 	tbb	[pc, r3]
 800dac2:	9c9c      	.short	0x9c9c
 800dac4:	068c8ca7 	.word	0x068c8ca7
 800dac8:	bdc90606 	.word	0xbdc90606
 800dacc:	b2          	.byte	0xb2
 800dacd:	00          	.byte	0x00
 800dace:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dad2:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dad6:	4630      	mov	r0, r6
 800dad8:	f007 fbbe 	bl	8015258 <rcl_wait_set_add_service>
 800dadc:	2800      	cmp	r0, #0
 800dade:	f040 8086 	bne.w	800dbee <rclc_executor_spin_some.part.0+0x16e>
 800dae2:	68ab      	ldr	r3, [r5, #8]
 800dae4:	3401      	adds	r4, #1
 800dae6:	429c      	cmp	r4, r3
 800dae8:	d3de      	bcc.n	800daa8 <rclc_executor_spin_some.part.0+0x28>
 800daea:	4643      	mov	r3, r8
 800daec:	464a      	mov	r2, r9
 800daee:	4630      	mov	r0, r6
 800daf0:	f007 fbde 	bl	80152b0 <rcl_wait>
 800daf4:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	f000 80c7 	beq.w	800dc8c <rclc_executor_spin_some.part.0+0x20c>
 800dafe:	2b01      	cmp	r3, #1
 800db00:	f040 80b5 	bne.w	800dc6e <rclc_executor_spin_some.part.0+0x1ee>
 800db04:	68ab      	ldr	r3, [r5, #8]
 800db06:	2b00      	cmp	r3, #0
 800db08:	f000 8159 	beq.w	800ddbe <rclc_executor_spin_some.part.0+0x33e>
 800db0c:	2400      	movs	r4, #0
 800db0e:	46a0      	mov	r8, r4
 800db10:	f240 1991 	movw	r9, #401	@ 0x191
 800db14:	e00a      	b.n	800db2c <rclc_executor_spin_some.part.0+0xac>
 800db16:	f7ff fb47 	bl	800d1a8 <_rclc_check_for_new_data>
 800db1a:	4604      	mov	r4, r0
 800db1c:	b110      	cbz	r0, 800db24 <rclc_executor_spin_some.part.0+0xa4>
 800db1e:	4548      	cmp	r0, r9
 800db20:	f040 80b2 	bne.w	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800db24:	68ab      	ldr	r3, [r5, #8]
 800db26:	4598      	cmp	r8, r3
 800db28:	f080 8126 	bcs.w	800dd78 <rclc_executor_spin_some.part.0+0x2f8>
 800db2c:	686a      	ldr	r2, [r5, #4]
 800db2e:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800db32:	4631      	mov	r1, r6
 800db34:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800db38:	f108 0801 	add.w	r8, r8, #1
 800db3c:	f1bc 0f00 	cmp.w	ip, #0
 800db40:	d1e9      	bne.n	800db16 <rclc_executor_spin_some.part.0+0x96>
 800db42:	4619      	mov	r1, r3
 800db44:	4610      	mov	r0, r2
 800db46:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800db4a:	4798      	blx	r3
 800db4c:	2800      	cmp	r0, #0
 800db4e:	f000 809b 	beq.w	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800db52:	68ab      	ldr	r3, [r5, #8]
 800db54:	2b00      	cmp	r3, #0
 800db56:	f000 8097 	beq.w	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800db5a:	f04f 0800 	mov.w	r8, #0
 800db5e:	f240 1991 	movw	r9, #401	@ 0x191
 800db62:	e009      	b.n	800db78 <rclc_executor_spin_some.part.0+0xf8>
 800db64:	f7ff fb6e 	bl	800d244 <_rclc_take_new_data>
 800db68:	4604      	mov	r4, r0
 800db6a:	b110      	cbz	r0, 800db72 <rclc_executor_spin_some.part.0+0xf2>
 800db6c:	4548      	cmp	r0, r9
 800db6e:	f040 808b 	bne.w	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800db72:	68ab      	ldr	r3, [r5, #8]
 800db74:	4598      	cmp	r8, r3
 800db76:	d209      	bcs.n	800db8c <rclc_executor_spin_some.part.0+0x10c>
 800db78:	6868      	ldr	r0, [r5, #4]
 800db7a:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800db7e:	4631      	mov	r1, r6
 800db80:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800db84:	f108 0801 	add.w	r8, r8, #1
 800db88:	2a00      	cmp	r2, #0
 800db8a:	d1eb      	bne.n	800db64 <rclc_executor_spin_some.part.0+0xe4>
 800db8c:	2600      	movs	r6, #0
 800db8e:	b97b      	cbnz	r3, 800dbb0 <rclc_executor_spin_some.part.0+0x130>
 800db90:	e07a      	b.n	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800db92:	f812 200c 	ldrb.w	r2, [r2, ip]
 800db96:	2a08      	cmp	r2, #8
 800db98:	f000 80fd 	beq.w	800dd96 <rclc_executor_spin_some.part.0+0x316>
 800db9c:	2a09      	cmp	r2, #9
 800db9e:	f000 80ef 	beq.w	800dd80 <rclc_executor_spin_some.part.0+0x300>
 800dba2:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800dba6:	b98a      	cbnz	r2, 800dbcc <rclc_executor_spin_some.part.0+0x14c>
 800dba8:	3601      	adds	r6, #1
 800dbaa:	429e      	cmp	r6, r3
 800dbac:	d262      	bcs.n	800dc74 <rclc_executor_spin_some.part.0+0x1f4>
 800dbae:	2400      	movs	r4, #0
 800dbb0:	686a      	ldr	r2, [r5, #4]
 800dbb2:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800dbb6:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800dbba:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800dbbe:	2900      	cmp	r1, #0
 800dbc0:	d062      	beq.n	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800dbc2:	7841      	ldrb	r1, [r0, #1]
 800dbc4:	2900      	cmp	r1, #0
 800dbc6:	d0e4      	beq.n	800db92 <rclc_executor_spin_some.part.0+0x112>
 800dbc8:	2901      	cmp	r1, #1
 800dbca:	d1ed      	bne.n	800dba8 <rclc_executor_spin_some.part.0+0x128>
 800dbcc:	f7ff fcae 	bl	800d52c <_rclc_execute.part.0>
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	f040 80b6 	bne.w	800dd42 <rclc_executor_spin_some.part.0+0x2c2>
 800dbd6:	68ab      	ldr	r3, [r5, #8]
 800dbd8:	e7e6      	b.n	800dba8 <rclc_executor_spin_some.part.0+0x128>
 800dbda:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dbde:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dbe2:	4630      	mov	r0, r6
 800dbe4:	f007 fb0c 	bl	8015200 <rcl_wait_set_add_client>
 800dbe8:	2800      	cmp	r0, #0
 800dbea:	f43f af7a 	beq.w	800dae2 <rclc_executor_spin_some.part.0+0x62>
 800dbee:	9001      	str	r0, [sp, #4]
 800dbf0:	f000 fa9a 	bl	800e128 <rcutils_reset_error>
 800dbf4:	9801      	ldr	r0, [sp, #4]
 800dbf6:	4607      	mov	r7, r0
 800dbf8:	e03c      	b.n	800dc74 <rclc_executor_spin_some.part.0+0x1f4>
 800dbfa:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dbfe:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dc02:	4630      	mov	r0, r6
 800dc04:	f006 ffb4 	bl	8014b70 <rcl_wait_set_add_subscription>
 800dc08:	2800      	cmp	r0, #0
 800dc0a:	f43f af6a 	beq.w	800dae2 <rclc_executor_spin_some.part.0+0x62>
 800dc0e:	e7ee      	b.n	800dbee <rclc_executor_spin_some.part.0+0x16e>
 800dc10:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dc14:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dc18:	4630      	mov	r0, r6
 800dc1a:	f007 fac1 	bl	80151a0 <rcl_wait_set_add_timer>
 800dc1e:	2800      	cmp	r0, #0
 800dc20:	f43f af5f 	beq.w	800dae2 <rclc_executor_spin_some.part.0+0x62>
 800dc24:	e7e3      	b.n	800dbee <rclc_executor_spin_some.part.0+0x16e>
 800dc26:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dc2a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dc2e:	4630      	mov	r0, r6
 800dc30:	f007 fa8a 	bl	8015148 <rcl_wait_set_add_guard_condition>
 800dc34:	2800      	cmp	r0, #0
 800dc36:	f43f af54 	beq.w	800dae2 <rclc_executor_spin_some.part.0+0x62>
 800dc3a:	e7d8      	b.n	800dbee <rclc_executor_spin_some.part.0+0x16e>
 800dc3c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dc40:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dc44:	3110      	adds	r1, #16
 800dc46:	4630      	mov	r0, r6
 800dc48:	f008 f80a 	bl	8015c60 <rcl_action_wait_set_add_action_server>
 800dc4c:	2800      	cmp	r0, #0
 800dc4e:	f43f af48 	beq.w	800dae2 <rclc_executor_spin_some.part.0+0x62>
 800dc52:	e7cc      	b.n	800dbee <rclc_executor_spin_some.part.0+0x16e>
 800dc54:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dc58:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dc5c:	3110      	adds	r1, #16
 800dc5e:	2300      	movs	r3, #0
 800dc60:	4630      	mov	r0, r6
 800dc62:	f007 fdd5 	bl	8015810 <rcl_action_wait_set_add_action_client>
 800dc66:	2800      	cmp	r0, #0
 800dc68:	f43f af3b 	beq.w	800dae2 <rclc_executor_spin_some.part.0+0x62>
 800dc6c:	e7bf      	b.n	800dbee <rclc_executor_spin_some.part.0+0x16e>
 800dc6e:	f000 fa5b 	bl	800e128 <rcutils_reset_error>
 800dc72:	2701      	movs	r7, #1
 800dc74:	4638      	mov	r0, r7
 800dc76:	b003      	add	sp, #12
 800dc78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc7c:	f000 fa54 	bl	800e128 <rcutils_reset_error>
 800dc80:	4638      	mov	r0, r7
 800dc82:	b003      	add	sp, #12
 800dc84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc88:	4627      	mov	r7, r4
 800dc8a:	e7f3      	b.n	800dc74 <rclc_executor_spin_some.part.0+0x1f4>
 800dc8c:	68ab      	ldr	r3, [r5, #8]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	f000 8092 	beq.w	800ddb8 <rclc_executor_spin_some.part.0+0x338>
 800dc94:	2400      	movs	r4, #0
 800dc96:	46a0      	mov	r8, r4
 800dc98:	f240 1991 	movw	r9, #401	@ 0x191
 800dc9c:	e008      	b.n	800dcb0 <rclc_executor_spin_some.part.0+0x230>
 800dc9e:	f7ff fa83 	bl	800d1a8 <_rclc_check_for_new_data>
 800dca2:	4604      	mov	r4, r0
 800dca4:	b108      	cbz	r0, 800dcaa <rclc_executor_spin_some.part.0+0x22a>
 800dca6:	4548      	cmp	r0, r9
 800dca8:	d1ee      	bne.n	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800dcaa:	68ab      	ldr	r3, [r5, #8]
 800dcac:	4598      	cmp	r8, r3
 800dcae:	d265      	bcs.n	800dd7c <rclc_executor_spin_some.part.0+0x2fc>
 800dcb0:	686a      	ldr	r2, [r5, #4]
 800dcb2:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800dcb6:	4631      	mov	r1, r6
 800dcb8:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800dcbc:	f108 0801 	add.w	r8, r8, #1
 800dcc0:	f1bc 0f00 	cmp.w	ip, #0
 800dcc4:	d1eb      	bne.n	800dc9e <rclc_executor_spin_some.part.0+0x21e>
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	4610      	mov	r0, r2
 800dcca:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800dcce:	4798      	blx	r3
 800dcd0:	2800      	cmp	r0, #0
 800dcd2:	d0d9      	beq.n	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800dcd4:	68ab      	ldr	r3, [r5, #8]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d0d6      	beq.n	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800dcda:	f04f 0800 	mov.w	r8, #0
 800dcde:	f240 1991 	movw	r9, #401	@ 0x191
 800dce2:	f240 2a59 	movw	sl, #601	@ 0x259
 800dce6:	e00e      	b.n	800dd06 <rclc_executor_spin_some.part.0+0x286>
 800dce8:	f813 300b 	ldrb.w	r3, [r3, fp]
 800dcec:	2b08      	cmp	r3, #8
 800dcee:	d033      	beq.n	800dd58 <rclc_executor_spin_some.part.0+0x2d8>
 800dcf0:	2b09      	cmp	r3, #9
 800dcf2:	d028      	beq.n	800dd46 <rclc_executor_spin_some.part.0+0x2c6>
 800dcf4:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800dcf8:	b9fb      	cbnz	r3, 800dd3a <rclc_executor_spin_some.part.0+0x2ba>
 800dcfa:	68ab      	ldr	r3, [r5, #8]
 800dcfc:	f108 0801 	add.w	r8, r8, #1
 800dd00:	4598      	cmp	r8, r3
 800dd02:	d2b7      	bcs.n	800dc74 <rclc_executor_spin_some.part.0+0x1f4>
 800dd04:	2400      	movs	r4, #0
 800dd06:	6868      	ldr	r0, [r5, #4]
 800dd08:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800dd0c:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800dd10:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d0b7      	beq.n	800dc88 <rclc_executor_spin_some.part.0+0x208>
 800dd18:	4631      	mov	r1, r6
 800dd1a:	f7ff fa93 	bl	800d244 <_rclc_take_new_data>
 800dd1e:	b118      	cbz	r0, 800dd28 <rclc_executor_spin_some.part.0+0x2a8>
 800dd20:	4548      	cmp	r0, r9
 800dd22:	d001      	beq.n	800dd28 <rclc_executor_spin_some.part.0+0x2a8>
 800dd24:	4550      	cmp	r0, sl
 800dd26:	d10c      	bne.n	800dd42 <rclc_executor_spin_some.part.0+0x2c2>
 800dd28:	686b      	ldr	r3, [r5, #4]
 800dd2a:	eb13 000b 	adds.w	r0, r3, fp
 800dd2e:	d021      	beq.n	800dd74 <rclc_executor_spin_some.part.0+0x2f4>
 800dd30:	7842      	ldrb	r2, [r0, #1]
 800dd32:	2a00      	cmp	r2, #0
 800dd34:	d0d8      	beq.n	800dce8 <rclc_executor_spin_some.part.0+0x268>
 800dd36:	2a01      	cmp	r2, #1
 800dd38:	d1df      	bne.n	800dcfa <rclc_executor_spin_some.part.0+0x27a>
 800dd3a:	f7ff fbf7 	bl	800d52c <_rclc_execute.part.0>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	d0db      	beq.n	800dcfa <rclc_executor_spin_some.part.0+0x27a>
 800dd42:	4607      	mov	r7, r0
 800dd44:	e796      	b.n	800dc74 <rclc_executor_spin_some.part.0+0x1f4>
 800dd46:	6843      	ldr	r3, [r0, #4]
 800dd48:	6a1a      	ldr	r2, [r3, #32]
 800dd4a:	2a00      	cmp	r2, #0
 800dd4c:	d1f5      	bne.n	800dd3a <rclc_executor_spin_some.part.0+0x2ba>
 800dd4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d0d1      	beq.n	800dcfa <rclc_executor_spin_some.part.0+0x27a>
 800dd56:	e7f0      	b.n	800dd3a <rclc_executor_spin_some.part.0+0x2ba>
 800dd58:	6843      	ldr	r3, [r0, #4]
 800dd5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dd5c:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800dd60:	d1eb      	bne.n	800dd3a <rclc_executor_spin_some.part.0+0x2ba>
 800dd62:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800dd66:	2a00      	cmp	r2, #0
 800dd68:	d1e7      	bne.n	800dd3a <rclc_executor_spin_some.part.0+0x2ba>
 800dd6a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d0c3      	beq.n	800dcfa <rclc_executor_spin_some.part.0+0x27a>
 800dd72:	e7e2      	b.n	800dd3a <rclc_executor_spin_some.part.0+0x2ba>
 800dd74:	270b      	movs	r7, #11
 800dd76:	e77d      	b.n	800dc74 <rclc_executor_spin_some.part.0+0x1f4>
 800dd78:	686a      	ldr	r2, [r5, #4]
 800dd7a:	e6e2      	b.n	800db42 <rclc_executor_spin_some.part.0+0xc2>
 800dd7c:	686a      	ldr	r2, [r5, #4]
 800dd7e:	e7a2      	b.n	800dcc6 <rclc_executor_spin_some.part.0+0x246>
 800dd80:	6842      	ldr	r2, [r0, #4]
 800dd82:	6a11      	ldr	r1, [r2, #32]
 800dd84:	2900      	cmp	r1, #0
 800dd86:	f47f af21 	bne.w	800dbcc <rclc_executor_spin_some.part.0+0x14c>
 800dd8a:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800dd8e:	2a00      	cmp	r2, #0
 800dd90:	f43f af0a 	beq.w	800dba8 <rclc_executor_spin_some.part.0+0x128>
 800dd94:	e71a      	b.n	800dbcc <rclc_executor_spin_some.part.0+0x14c>
 800dd96:	6842      	ldr	r2, [r0, #4]
 800dd98:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800dd9a:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800dd9e:	f47f af15 	bne.w	800dbcc <rclc_executor_spin_some.part.0+0x14c>
 800dda2:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800dda6:	2900      	cmp	r1, #0
 800dda8:	f47f af10 	bne.w	800dbcc <rclc_executor_spin_some.part.0+0x14c>
 800ddac:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800ddb0:	2a00      	cmp	r2, #0
 800ddb2:	f43f aef9 	beq.w	800dba8 <rclc_executor_spin_some.part.0+0x128>
 800ddb6:	e709      	b.n	800dbcc <rclc_executor_spin_some.part.0+0x14c>
 800ddb8:	686a      	ldr	r2, [r5, #4]
 800ddba:	461c      	mov	r4, r3
 800ddbc:	e783      	b.n	800dcc6 <rclc_executor_spin_some.part.0+0x246>
 800ddbe:	686a      	ldr	r2, [r5, #4]
 800ddc0:	461c      	mov	r4, r3
 800ddc2:	e6be      	b.n	800db42 <rclc_executor_spin_some.part.0+0xc2>

0800ddc4 <rclc_executor_spin>:
 800ddc4:	b1d0      	cbz	r0, 800ddfc <rclc_executor_spin+0x38>
 800ddc6:	b510      	push	{r4, lr}
 800ddc8:	4604      	mov	r4, r0
 800ddca:	b082      	sub	sp, #8
 800ddcc:	e9d4 231a 	ldrd	r2, r3, [r4, #104]	@ 0x68
 800ddd0:	6820      	ldr	r0, [r4, #0]
 800ddd2:	e9cd 2300 	strd	r2, r3, [sp]
 800ddd6:	f005 fcf3 	bl	80137c0 <rcl_context_is_valid>
 800ddda:	4601      	mov	r1, r0
 800dddc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dde0:	4620      	mov	r0, r4
 800dde2:	b131      	cbz	r1, 800ddf2 <rclc_executor_spin+0x2e>
 800dde4:	f7ff fe4c 	bl	800da80 <rclc_executor_spin_some.part.0>
 800dde8:	f030 0302 	bics.w	r3, r0, #2
 800ddec:	d0ee      	beq.n	800ddcc <rclc_executor_spin+0x8>
 800ddee:	b002      	add	sp, #8
 800ddf0:	bd10      	pop	{r4, pc}
 800ddf2:	f000 f999 	bl	800e128 <rcutils_reset_error>
 800ddf6:	2001      	movs	r0, #1
 800ddf8:	b002      	add	sp, #8
 800ddfa:	bd10      	pop	{r4, pc}
 800ddfc:	200b      	movs	r0, #11
 800ddfe:	4770      	bx	lr

0800de00 <rclc_executor_handle_counters_zero_init>:
 800de00:	b130      	cbz	r0, 800de10 <rclc_executor_handle_counters_zero_init+0x10>
 800de02:	b508      	push	{r3, lr}
 800de04:	2220      	movs	r2, #32
 800de06:	2100      	movs	r1, #0
 800de08:	f00b fa5c 	bl	80192c4 <memset>
 800de0c:	2000      	movs	r0, #0
 800de0e:	bd08      	pop	{r3, pc}
 800de10:	200b      	movs	r0, #11
 800de12:	4770      	bx	lr
 800de14:	0000      	movs	r0, r0
	...

0800de18 <rclc_executor_handle_init>:
 800de18:	b168      	cbz	r0, 800de36 <rclc_executor_handle_init+0x1e>
 800de1a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800de40 <rclc_executor_handle_init+0x28>
 800de1e:	2300      	movs	r3, #0
 800de20:	220b      	movs	r2, #11
 800de22:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800de26:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800de2a:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800de2e:	8002      	strh	r2, [r0, #0]
 800de30:	8703      	strh	r3, [r0, #56]	@ 0x38
 800de32:	4618      	mov	r0, r3
 800de34:	4770      	bx	lr
 800de36:	200b      	movs	r0, #11
 800de38:	4770      	bx	lr
 800de3a:	bf00      	nop
 800de3c:	f3af 8000 	nop.w
	...

0800de48 <rclc_support_init_with_options>:
 800de48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de4c:	b083      	sub	sp, #12
 800de4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800de50:	b340      	cbz	r0, 800dea4 <rclc_support_init_with_options+0x5c>
 800de52:	461d      	mov	r5, r3
 800de54:	b333      	cbz	r3, 800dea4 <rclc_support_init_with_options+0x5c>
 800de56:	b32e      	cbz	r6, 800dea4 <rclc_support_init_with_options+0x5c>
 800de58:	46e9      	mov	r9, sp
 800de5a:	4604      	mov	r4, r0
 800de5c:	4648      	mov	r0, r9
 800de5e:	460f      	mov	r7, r1
 800de60:	4690      	mov	r8, r2
 800de62:	f005 fca3 	bl	80137ac <rcl_get_zero_initialized_context>
 800de66:	e899 0003 	ldmia.w	r9, {r0, r1}
 800de6a:	462a      	mov	r2, r5
 800de6c:	e884 0003 	stmia.w	r4, {r0, r1}
 800de70:	4623      	mov	r3, r4
 800de72:	4641      	mov	r1, r8
 800de74:	4638      	mov	r0, r7
 800de76:	f005 fd09 	bl	801388c <rcl_init>
 800de7a:	4605      	mov	r5, r0
 800de7c:	b960      	cbnz	r0, 800de98 <rclc_support_init_with_options+0x50>
 800de7e:	60a6      	str	r6, [r4, #8]
 800de80:	4632      	mov	r2, r6
 800de82:	f104 010c 	add.w	r1, r4, #12
 800de86:	2003      	movs	r0, #3
 800de88:	f006 fa20 	bl	80142cc <rcl_clock_init>
 800de8c:	4605      	mov	r5, r0
 800de8e:	b918      	cbnz	r0, 800de98 <rclc_support_init_with_options+0x50>
 800de90:	4628      	mov	r0, r5
 800de92:	b003      	add	sp, #12
 800de94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de98:	f000 f946 	bl	800e128 <rcutils_reset_error>
 800de9c:	4628      	mov	r0, r5
 800de9e:	b003      	add	sp, #12
 800dea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dea4:	250b      	movs	r5, #11
 800dea6:	4628      	mov	r0, r5
 800dea8:	b003      	add	sp, #12
 800deaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800deae:	bf00      	nop

0800deb0 <rclc_node_init_default>:
 800deb0:	b3b8      	cbz	r0, 800df22 <rclc_node_init_default+0x72>
 800deb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800deb6:	460d      	mov	r5, r1
 800deb8:	b0a1      	sub	sp, #132	@ 0x84
 800deba:	b329      	cbz	r1, 800df08 <rclc_node_init_default+0x58>
 800debc:	4616      	mov	r6, r2
 800debe:	b31a      	cbz	r2, 800df08 <rclc_node_init_default+0x58>
 800dec0:	461f      	mov	r7, r3
 800dec2:	b30b      	cbz	r3, 800df08 <rclc_node_init_default+0x58>
 800dec4:	f10d 0810 	add.w	r8, sp, #16
 800dec8:	4604      	mov	r4, r0
 800deca:	4640      	mov	r0, r8
 800decc:	f005 fdee 	bl	8013aac <rcl_get_zero_initialized_node>
 800ded0:	e898 0003 	ldmia.w	r8, {r0, r1}
 800ded4:	f10d 0918 	add.w	r9, sp, #24
 800ded8:	e884 0003 	stmia.w	r4, {r0, r1}
 800dedc:	4648      	mov	r0, r9
 800dede:	f005 ff5d 	bl	8013d9c <rcl_node_get_default_options>
 800dee2:	4640      	mov	r0, r8
 800dee4:	f005 fde2 	bl	8013aac <rcl_get_zero_initialized_node>
 800dee8:	f8cd 9000 	str.w	r9, [sp]
 800deec:	e898 0003 	ldmia.w	r8, {r0, r1}
 800def0:	463b      	mov	r3, r7
 800def2:	e884 0003 	stmia.w	r4, {r0, r1}
 800def6:	4632      	mov	r2, r6
 800def8:	4629      	mov	r1, r5
 800defa:	4620      	mov	r0, r4
 800defc:	f005 fde0 	bl	8013ac0 <rcl_node_init>
 800df00:	b930      	cbnz	r0, 800df10 <rclc_node_init_default+0x60>
 800df02:	b021      	add	sp, #132	@ 0x84
 800df04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df08:	200b      	movs	r0, #11
 800df0a:	b021      	add	sp, #132	@ 0x84
 800df0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df10:	9003      	str	r0, [sp, #12]
 800df12:	f000 f909 	bl	800e128 <rcutils_reset_error>
 800df16:	f000 f907 	bl	800e128 <rcutils_reset_error>
 800df1a:	9803      	ldr	r0, [sp, #12]
 800df1c:	b021      	add	sp, #132	@ 0x84
 800df1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df22:	200b      	movs	r0, #11
 800df24:	4770      	bx	lr
 800df26:	bf00      	nop

0800df28 <rclc_publisher_init_best_effort>:
 800df28:	b368      	cbz	r0, 800df86 <rclc_publisher_init_best_effort+0x5e>
 800df2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df2e:	460d      	mov	r5, r1
 800df30:	b0a0      	sub	sp, #128	@ 0x80
 800df32:	b321      	cbz	r1, 800df7e <rclc_publisher_init_best_effort+0x56>
 800df34:	4616      	mov	r6, r2
 800df36:	b312      	cbz	r2, 800df7e <rclc_publisher_init_best_effort+0x56>
 800df38:	461f      	mov	r7, r3
 800df3a:	b303      	cbz	r3, 800df7e <rclc_publisher_init_best_effort+0x56>
 800df3c:	4604      	mov	r4, r0
 800df3e:	f7ff f823 	bl	800cf88 <rcl_get_zero_initialized_publisher>
 800df42:	f10d 0810 	add.w	r8, sp, #16
 800df46:	6020      	str	r0, [r4, #0]
 800df48:	4640      	mov	r0, r8
 800df4a:	f7ff f8b9 	bl	800d0c0 <rcl_publisher_get_default_options>
 800df4e:	490f      	ldr	r1, [pc, #60]	@ (800df8c <rclc_publisher_init_best_effort+0x64>)
 800df50:	2250      	movs	r2, #80	@ 0x50
 800df52:	4640      	mov	r0, r8
 800df54:	f00b fa7f 	bl	8019456 <memcpy>
 800df58:	f8cd 8000 	str.w	r8, [sp]
 800df5c:	463b      	mov	r3, r7
 800df5e:	4632      	mov	r2, r6
 800df60:	4629      	mov	r1, r5
 800df62:	4620      	mov	r0, r4
 800df64:	f7ff f816 	bl	800cf94 <rcl_publisher_init>
 800df68:	b910      	cbnz	r0, 800df70 <rclc_publisher_init_best_effort+0x48>
 800df6a:	b020      	add	sp, #128	@ 0x80
 800df6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df70:	9003      	str	r0, [sp, #12]
 800df72:	f000 f8d9 	bl	800e128 <rcutils_reset_error>
 800df76:	9803      	ldr	r0, [sp, #12]
 800df78:	b020      	add	sp, #128	@ 0x80
 800df7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df7e:	200b      	movs	r0, #11
 800df80:	b020      	add	sp, #128	@ 0x80
 800df82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df86:	200b      	movs	r0, #11
 800df88:	4770      	bx	lr
 800df8a:	bf00      	nop
 800df8c:	0801aa90 	.word	0x0801aa90

0800df90 <rclc_subscription_init_default>:
 800df90:	b368      	cbz	r0, 800dfee <rclc_subscription_init_default+0x5e>
 800df92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df96:	460d      	mov	r5, r1
 800df98:	b0a0      	sub	sp, #128	@ 0x80
 800df9a:	b321      	cbz	r1, 800dfe6 <rclc_subscription_init_default+0x56>
 800df9c:	4616      	mov	r6, r2
 800df9e:	b312      	cbz	r2, 800dfe6 <rclc_subscription_init_default+0x56>
 800dfa0:	461f      	mov	r7, r3
 800dfa2:	b303      	cbz	r3, 800dfe6 <rclc_subscription_init_default+0x56>
 800dfa4:	4604      	mov	r4, r0
 800dfa6:	f006 f835 	bl	8014014 <rcl_get_zero_initialized_subscription>
 800dfaa:	f10d 0810 	add.w	r8, sp, #16
 800dfae:	6020      	str	r0, [r4, #0]
 800dfb0:	4640      	mov	r0, r8
 800dfb2:	f006 f8dd 	bl	8014170 <rcl_subscription_get_default_options>
 800dfb6:	490f      	ldr	r1, [pc, #60]	@ (800dff4 <rclc_subscription_init_default+0x64>)
 800dfb8:	2250      	movs	r2, #80	@ 0x50
 800dfba:	4640      	mov	r0, r8
 800dfbc:	f00b fa4b 	bl	8019456 <memcpy>
 800dfc0:	f8cd 8000 	str.w	r8, [sp]
 800dfc4:	463b      	mov	r3, r7
 800dfc6:	4632      	mov	r2, r6
 800dfc8:	4629      	mov	r1, r5
 800dfca:	4620      	mov	r0, r4
 800dfcc:	f006 f828 	bl	8014020 <rcl_subscription_init>
 800dfd0:	b910      	cbnz	r0, 800dfd8 <rclc_subscription_init_default+0x48>
 800dfd2:	b020      	add	sp, #128	@ 0x80
 800dfd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfd8:	9003      	str	r0, [sp, #12]
 800dfda:	f000 f8a5 	bl	800e128 <rcutils_reset_error>
 800dfde:	9803      	ldr	r0, [sp, #12]
 800dfe0:	b020      	add	sp, #128	@ 0x80
 800dfe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfe6:	200b      	movs	r0, #11
 800dfe8:	b020      	add	sp, #128	@ 0x80
 800dfea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfee:	200b      	movs	r0, #11
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	0801aae0 	.word	0x0801aae0

0800dff8 <rclc_timer_init_default>:
 800dff8:	b360      	cbz	r0, 800e054 <rclc_timer_init_default+0x5c>
 800dffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dffe:	460e      	mov	r6, r1
 800e000:	b08a      	sub	sp, #40	@ 0x28
 800e002:	b319      	cbz	r1, 800e04c <rclc_timer_init_default+0x54>
 800e004:	4690      	mov	r8, r2
 800e006:	461f      	mov	r7, r3
 800e008:	4605      	mov	r5, r0
 800e00a:	f006 fb3d 	bl	8014688 <rcl_get_zero_initialized_timer>
 800e00e:	68b4      	ldr	r4, [r6, #8]
 800e010:	6028      	str	r0, [r5, #0]
 800e012:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e014:	f10d 0c0c 	add.w	ip, sp, #12
 800e018:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e01c:	6823      	ldr	r3, [r4, #0]
 800e01e:	f8cc 3000 	str.w	r3, [ip]
 800e022:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e024:	9302      	str	r3, [sp, #8]
 800e026:	e9cd 8700 	strd	r8, r7, [sp]
 800e02a:	4628      	mov	r0, r5
 800e02c:	4632      	mov	r2, r6
 800e02e:	f106 010c 	add.w	r1, r6, #12
 800e032:	f006 fb31 	bl	8014698 <rcl_timer_init>
 800e036:	b910      	cbnz	r0, 800e03e <rclc_timer_init_default+0x46>
 800e038:	b00a      	add	sp, #40	@ 0x28
 800e03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e03e:	9009      	str	r0, [sp, #36]	@ 0x24
 800e040:	f000 f872 	bl	800e128 <rcutils_reset_error>
 800e044:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e046:	b00a      	add	sp, #40	@ 0x28
 800e048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e04c:	200b      	movs	r0, #11
 800e04e:	b00a      	add	sp, #40	@ 0x28
 800e050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e054:	200b      	movs	r0, #11
 800e056:	4770      	bx	lr

0800e058 <__default_zero_allocate>:
 800e058:	f00a bd44 	b.w	8018ae4 <calloc>

0800e05c <__default_reallocate>:
 800e05c:	f00a bed0 	b.w	8018e00 <realloc>

0800e060 <__default_deallocate>:
 800e060:	f00a bdac 	b.w	8018bbc <free>

0800e064 <__default_allocate>:
 800e064:	f00a bda2 	b.w	8018bac <malloc>

0800e068 <rcutils_get_zero_initialized_allocator>:
 800e068:	b510      	push	{r4, lr}
 800e06a:	4c05      	ldr	r4, [pc, #20]	@ (800e080 <rcutils_get_zero_initialized_allocator+0x18>)
 800e06c:	4686      	mov	lr, r0
 800e06e:	4684      	mov	ip, r0
 800e070:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e072:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e076:	6823      	ldr	r3, [r4, #0]
 800e078:	f8cc 3000 	str.w	r3, [ip]
 800e07c:	4670      	mov	r0, lr
 800e07e:	bd10      	pop	{r4, pc}
 800e080:	0801ab30 	.word	0x0801ab30

0800e084 <rcutils_set_default_allocator>:
 800e084:	b1a8      	cbz	r0, 800e0b2 <rcutils_set_default_allocator+0x2e>
 800e086:	6802      	ldr	r2, [r0, #0]
 800e088:	b1a2      	cbz	r2, 800e0b4 <rcutils_set_default_allocator+0x30>
 800e08a:	6841      	ldr	r1, [r0, #4]
 800e08c:	b1a1      	cbz	r1, 800e0b8 <rcutils_set_default_allocator+0x34>
 800e08e:	b410      	push	{r4}
 800e090:	68c4      	ldr	r4, [r0, #12]
 800e092:	b164      	cbz	r4, 800e0ae <rcutils_set_default_allocator+0x2a>
 800e094:	6880      	ldr	r0, [r0, #8]
 800e096:	b138      	cbz	r0, 800e0a8 <rcutils_set_default_allocator+0x24>
 800e098:	4b08      	ldr	r3, [pc, #32]	@ (800e0bc <rcutils_set_default_allocator+0x38>)
 800e09a:	601a      	str	r2, [r3, #0]
 800e09c:	2200      	movs	r2, #0
 800e09e:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800e0a2:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800e0a6:	2001      	movs	r0, #1
 800e0a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0ac:	4770      	bx	lr
 800e0ae:	4620      	mov	r0, r4
 800e0b0:	e7fa      	b.n	800e0a8 <rcutils_set_default_allocator+0x24>
 800e0b2:	4770      	bx	lr
 800e0b4:	4610      	mov	r0, r2
 800e0b6:	4770      	bx	lr
 800e0b8:	4608      	mov	r0, r1
 800e0ba:	4770      	bx	lr
 800e0bc:	200000e8 	.word	0x200000e8

0800e0c0 <rcutils_get_default_allocator>:
 800e0c0:	b510      	push	{r4, lr}
 800e0c2:	4c05      	ldr	r4, [pc, #20]	@ (800e0d8 <rcutils_get_default_allocator+0x18>)
 800e0c4:	4686      	mov	lr, r0
 800e0c6:	4684      	mov	ip, r0
 800e0c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e0ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e0ce:	6823      	ldr	r3, [r4, #0]
 800e0d0:	f8cc 3000 	str.w	r3, [ip]
 800e0d4:	4670      	mov	r0, lr
 800e0d6:	bd10      	pop	{r4, pc}
 800e0d8:	200000e8 	.word	0x200000e8

0800e0dc <rcutils_allocator_is_valid>:
 800e0dc:	b158      	cbz	r0, 800e0f6 <rcutils_allocator_is_valid+0x1a>
 800e0de:	6803      	ldr	r3, [r0, #0]
 800e0e0:	b143      	cbz	r3, 800e0f4 <rcutils_allocator_is_valid+0x18>
 800e0e2:	6843      	ldr	r3, [r0, #4]
 800e0e4:	b133      	cbz	r3, 800e0f4 <rcutils_allocator_is_valid+0x18>
 800e0e6:	68c3      	ldr	r3, [r0, #12]
 800e0e8:	b123      	cbz	r3, 800e0f4 <rcutils_allocator_is_valid+0x18>
 800e0ea:	6880      	ldr	r0, [r0, #8]
 800e0ec:	3800      	subs	r0, #0
 800e0ee:	bf18      	it	ne
 800e0f0:	2001      	movne	r0, #1
 800e0f2:	4770      	bx	lr
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	4770      	bx	lr

0800e0f8 <rcutils_get_error_string>:
 800e0f8:	4b06      	ldr	r3, [pc, #24]	@ (800e114 <rcutils_get_error_string+0x1c>)
 800e0fa:	781b      	ldrb	r3, [r3, #0]
 800e0fc:	b13b      	cbz	r3, 800e10e <rcutils_get_error_string+0x16>
 800e0fe:	4b06      	ldr	r3, [pc, #24]	@ (800e118 <rcutils_get_error_string+0x20>)
 800e100:	781a      	ldrb	r2, [r3, #0]
 800e102:	b90a      	cbnz	r2, 800e108 <rcutils_get_error_string+0x10>
 800e104:	2201      	movs	r2, #1
 800e106:	701a      	strb	r2, [r3, #0]
 800e108:	4b04      	ldr	r3, [pc, #16]	@ (800e11c <rcutils_get_error_string+0x24>)
 800e10a:	7818      	ldrb	r0, [r3, #0]
 800e10c:	4770      	bx	lr
 800e10e:	4b04      	ldr	r3, [pc, #16]	@ (800e120 <rcutils_get_error_string+0x28>)
 800e110:	7818      	ldrb	r0, [r3, #0]
 800e112:	4770      	bx	lr
 800e114:	200063e8 	.word	0x200063e8
 800e118:	20006401 	.word	0x20006401
 800e11c:	20006400 	.word	0x20006400
 800e120:	0801a4b8 	.word	0x0801a4b8
 800e124:	00000000 	.word	0x00000000

0800e128 <rcutils_reset_error>:
 800e128:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800e148 <rcutils_reset_error+0x20>
 800e12c:	4a08      	ldr	r2, [pc, #32]	@ (800e150 <rcutils_reset_error+0x28>)
 800e12e:	4809      	ldr	r0, [pc, #36]	@ (800e154 <rcutils_reset_error+0x2c>)
 800e130:	4909      	ldr	r1, [pc, #36]	@ (800e158 <rcutils_reset_error+0x30>)
 800e132:	2300      	movs	r3, #0
 800e134:	8013      	strh	r3, [r2, #0]
 800e136:	ed82 7b02 	vstr	d7, [r2, #8]
 800e13a:	4a08      	ldr	r2, [pc, #32]	@ (800e15c <rcutils_reset_error+0x34>)
 800e13c:	7003      	strb	r3, [r0, #0]
 800e13e:	700b      	strb	r3, [r1, #0]
 800e140:	7013      	strb	r3, [r2, #0]
 800e142:	4770      	bx	lr
 800e144:	f3af 8000 	nop.w
	...
 800e150:	200063f0 	.word	0x200063f0
 800e154:	20006401 	.word	0x20006401
 800e158:	20006400 	.word	0x20006400
 800e15c:	200063e8 	.word	0x200063e8

0800e160 <rcutils_system_time_now>:
 800e160:	b308      	cbz	r0, 800e1a6 <rcutils_system_time_now+0x46>
 800e162:	b570      	push	{r4, r5, r6, lr}
 800e164:	b084      	sub	sp, #16
 800e166:	4604      	mov	r4, r0
 800e168:	4669      	mov	r1, sp
 800e16a:	2001      	movs	r0, #1
 800e16c:	f7f4 fc40 	bl	80029f0 <clock_gettime>
 800e170:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e174:	2d00      	cmp	r5, #0
 800e176:	db13      	blt.n	800e1a0 <rcutils_system_time_now+0x40>
 800e178:	9902      	ldr	r1, [sp, #8]
 800e17a:	2900      	cmp	r1, #0
 800e17c:	db0d      	blt.n	800e19a <rcutils_system_time_now+0x3a>
 800e17e:	4e0b      	ldr	r6, [pc, #44]	@ (800e1ac <rcutils_system_time_now+0x4c>)
 800e180:	fba3 3206 	umull	r3, r2, r3, r6
 800e184:	185b      	adds	r3, r3, r1
 800e186:	fb06 2205 	mla	r2, r6, r5, r2
 800e18a:	f04f 0000 	mov.w	r0, #0
 800e18e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e192:	e9c4 3200 	strd	r3, r2, [r4]
 800e196:	b004      	add	sp, #16
 800e198:	bd70      	pop	{r4, r5, r6, pc}
 800e19a:	ea53 0205 	orrs.w	r2, r3, r5
 800e19e:	d1ee      	bne.n	800e17e <rcutils_system_time_now+0x1e>
 800e1a0:	2002      	movs	r0, #2
 800e1a2:	b004      	add	sp, #16
 800e1a4:	bd70      	pop	{r4, r5, r6, pc}
 800e1a6:	200b      	movs	r0, #11
 800e1a8:	4770      	bx	lr
 800e1aa:	bf00      	nop
 800e1ac:	3b9aca00 	.word	0x3b9aca00

0800e1b0 <rcutils_steady_time_now>:
 800e1b0:	b308      	cbz	r0, 800e1f6 <rcutils_steady_time_now+0x46>
 800e1b2:	b570      	push	{r4, r5, r6, lr}
 800e1b4:	b084      	sub	sp, #16
 800e1b6:	4604      	mov	r4, r0
 800e1b8:	4669      	mov	r1, sp
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	f7f4 fc18 	bl	80029f0 <clock_gettime>
 800e1c0:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e1c4:	2d00      	cmp	r5, #0
 800e1c6:	db13      	blt.n	800e1f0 <rcutils_steady_time_now+0x40>
 800e1c8:	9902      	ldr	r1, [sp, #8]
 800e1ca:	2900      	cmp	r1, #0
 800e1cc:	db0d      	blt.n	800e1ea <rcutils_steady_time_now+0x3a>
 800e1ce:	4e0b      	ldr	r6, [pc, #44]	@ (800e1fc <rcutils_steady_time_now+0x4c>)
 800e1d0:	fba3 3206 	umull	r3, r2, r3, r6
 800e1d4:	185b      	adds	r3, r3, r1
 800e1d6:	fb06 2205 	mla	r2, r6, r5, r2
 800e1da:	f04f 0000 	mov.w	r0, #0
 800e1de:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e1e2:	e9c4 3200 	strd	r3, r2, [r4]
 800e1e6:	b004      	add	sp, #16
 800e1e8:	bd70      	pop	{r4, r5, r6, pc}
 800e1ea:	ea53 0205 	orrs.w	r2, r3, r5
 800e1ee:	d1ee      	bne.n	800e1ce <rcutils_steady_time_now+0x1e>
 800e1f0:	2002      	movs	r0, #2
 800e1f2:	b004      	add	sp, #16
 800e1f4:	bd70      	pop	{r4, r5, r6, pc}
 800e1f6:	200b      	movs	r0, #11
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	3b9aca00 	.word	0x3b9aca00

0800e200 <rmw_get_zero_initialized_init_options>:
 800e200:	b510      	push	{r4, lr}
 800e202:	2238      	movs	r2, #56	@ 0x38
 800e204:	4604      	mov	r4, r0
 800e206:	2100      	movs	r1, #0
 800e208:	f00b f85c 	bl	80192c4 <memset>
 800e20c:	f104 0010 	add.w	r0, r4, #16
 800e210:	f000 f80a 	bl	800e228 <rmw_get_default_security_options>
 800e214:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e218:	60e3      	str	r3, [r4, #12]
 800e21a:	4620      	mov	r0, r4
 800e21c:	bd10      	pop	{r4, pc}
 800e21e:	bf00      	nop

0800e220 <rmw_get_default_publisher_options>:
 800e220:	2200      	movs	r2, #0
 800e222:	6002      	str	r2, [r0, #0]
 800e224:	7102      	strb	r2, [r0, #4]
 800e226:	4770      	bx	lr

0800e228 <rmw_get_default_security_options>:
 800e228:	2200      	movs	r2, #0
 800e22a:	7002      	strb	r2, [r0, #0]
 800e22c:	6042      	str	r2, [r0, #4]
 800e22e:	4770      	bx	lr

0800e230 <rmw_uros_set_custom_transport>:
 800e230:	b470      	push	{r4, r5, r6}
 800e232:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800e236:	b162      	cbz	r2, 800e252 <rmw_uros_set_custom_transport+0x22>
 800e238:	b15b      	cbz	r3, 800e252 <rmw_uros_set_custom_transport+0x22>
 800e23a:	b155      	cbz	r5, 800e252 <rmw_uros_set_custom_transport+0x22>
 800e23c:	b14e      	cbz	r6, 800e252 <rmw_uros_set_custom_transport+0x22>
 800e23e:	4c06      	ldr	r4, [pc, #24]	@ (800e258 <rmw_uros_set_custom_transport+0x28>)
 800e240:	7020      	strb	r0, [r4, #0]
 800e242:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800e246:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e24a:	6166      	str	r6, [r4, #20]
 800e24c:	2000      	movs	r0, #0
 800e24e:	bc70      	pop	{r4, r5, r6}
 800e250:	4770      	bx	lr
 800e252:	200b      	movs	r0, #11
 800e254:	bc70      	pop	{r4, r5, r6}
 800e256:	4770      	bx	lr
 800e258:	20006404 	.word	0x20006404

0800e25c <rmw_uros_ping_agent>:
 800e25c:	b570      	push	{r4, r5, r6, lr}
 800e25e:	4b22      	ldr	r3, [pc, #136]	@ (800e2e8 <rmw_uros_ping_agent+0x8c>)
 800e260:	7b1a      	ldrb	r2, [r3, #12]
 800e262:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800e266:	4605      	mov	r5, r0
 800e268:	460e      	mov	r6, r1
 800e26a:	b10a      	cbz	r2, 800e270 <rmw_uros_ping_agent+0x14>
 800e26c:	681c      	ldr	r4, [r3, #0]
 800e26e:	b9bc      	cbnz	r4, 800e2a0 <rmw_uros_ping_agent+0x44>
 800e270:	4b1e      	ldr	r3, [pc, #120]	@ (800e2ec <rmw_uros_ping_agent+0x90>)
 800e272:	781a      	ldrb	r2, [r3, #0]
 800e274:	6918      	ldr	r0, [r3, #16]
 800e276:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 800e27a:	685a      	ldr	r2, [r3, #4]
 800e27c:	92a3      	str	r2, [sp, #652]	@ 0x28c
 800e27e:	2100      	movs	r1, #0
 800e280:	68da      	ldr	r2, [r3, #12]
 800e282:	909c      	str	r0, [sp, #624]	@ 0x270
 800e284:	6958      	ldr	r0, [r3, #20]
 800e286:	929b      	str	r2, [sp, #620]	@ 0x26c
 800e288:	689b      	ldr	r3, [r3, #8]
 800e28a:	909d      	str	r0, [sp, #628]	@ 0x274
 800e28c:	466a      	mov	r2, sp
 800e28e:	4608      	mov	r0, r1
 800e290:	939a      	str	r3, [sp, #616]	@ 0x268
 800e292:	f000 ff05 	bl	800f0a0 <rmw_uxrce_transport_init>
 800e296:	b198      	cbz	r0, 800e2c0 <rmw_uros_ping_agent+0x64>
 800e298:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e29c:	bd70      	pop	{r4, r5, r6, pc}
 800e29e:	b9f0      	cbnz	r0, 800e2de <rmw_uros_ping_agent+0x82>
 800e2a0:	68a0      	ldr	r0, [r4, #8]
 800e2a2:	4632      	mov	r2, r6
 800e2a4:	4629      	mov	r1, r5
 800e2a6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e2aa:	f001 fe21 	bl	800fef0 <uxr_ping_agent_session>
 800e2ae:	6864      	ldr	r4, [r4, #4]
 800e2b0:	2c00      	cmp	r4, #0
 800e2b2:	d1f4      	bne.n	800e29e <rmw_uros_ping_agent+0x42>
 800e2b4:	f080 0001 	eor.w	r0, r0, #1
 800e2b8:	b2c0      	uxtb	r0, r0
 800e2ba:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e2be:	bd70      	pop	{r4, r5, r6, pc}
 800e2c0:	4632      	mov	r2, r6
 800e2c2:	4629      	mov	r1, r5
 800e2c4:	a89e      	add	r0, sp, #632	@ 0x278
 800e2c6:	f001 fe5f 	bl	800ff88 <uxr_ping_agent_attempts>
 800e2ca:	4604      	mov	r4, r0
 800e2cc:	4668      	mov	r0, sp
 800e2ce:	f001 fddb 	bl	800fe88 <uxr_close_custom_transport>
 800e2d2:	f084 0001 	eor.w	r0, r4, #1
 800e2d6:	b2c0      	uxtb	r0, r0
 800e2d8:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e2dc:	bd70      	pop	{r4, r5, r6, pc}
 800e2de:	2000      	movs	r0, #0
 800e2e0:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e2e4:	bd70      	pop	{r4, r5, r6, pc}
 800e2e6:	bf00      	nop
 800e2e8:	2000ad5c 	.word	0x2000ad5c
 800e2ec:	20006404 	.word	0x20006404

0800e2f0 <rmw_init_options_init>:
 800e2f0:	b084      	sub	sp, #16
 800e2f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2f4:	b083      	sub	sp, #12
 800e2f6:	ad09      	add	r5, sp, #36	@ 0x24
 800e2f8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800e2fc:	b130      	cbz	r0, 800e30c <rmw_init_options_init+0x1c>
 800e2fe:	4604      	mov	r4, r0
 800e300:	4628      	mov	r0, r5
 800e302:	f7ff feeb 	bl	800e0dc <rcutils_allocator_is_valid>
 800e306:	b108      	cbz	r0, 800e30c <rmw_init_options_init+0x1c>
 800e308:	68a6      	ldr	r6, [r4, #8]
 800e30a:	b12e      	cbz	r6, 800e318 <rmw_init_options_init+0x28>
 800e30c:	200b      	movs	r0, #11
 800e30e:	b003      	add	sp, #12
 800e310:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e314:	b004      	add	sp, #16
 800e316:	4770      	bx	lr
 800e318:	2200      	movs	r2, #0
 800e31a:	2300      	movs	r3, #0
 800e31c:	e9c4 2300 	strd	r2, r3, [r4]
 800e320:	4b20      	ldr	r3, [pc, #128]	@ (800e3a4 <rmw_init_options_init+0xb4>)
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	60a3      	str	r3, [r4, #8]
 800e326:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e328:	f104 0c20 	add.w	ip, r4, #32
 800e32c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e330:	466f      	mov	r7, sp
 800e332:	682b      	ldr	r3, [r5, #0]
 800e334:	f8cc 3000 	str.w	r3, [ip]
 800e338:	4638      	mov	r0, r7
 800e33a:	61e6      	str	r6, [r4, #28]
 800e33c:	60e6      	str	r6, [r4, #12]
 800e33e:	f7ff ff73 	bl	800e228 <rmw_get_default_security_options>
 800e342:	e897 0003 	ldmia.w	r7, {r0, r1}
 800e346:	f104 0310 	add.w	r3, r4, #16
 800e34a:	e883 0003 	stmia.w	r3, {r0, r1}
 800e34e:	2203      	movs	r2, #3
 800e350:	4815      	ldr	r0, [pc, #84]	@ (800e3a8 <rmw_init_options_init+0xb8>)
 800e352:	4916      	ldr	r1, [pc, #88]	@ (800e3ac <rmw_init_options_init+0xbc>)
 800e354:	7626      	strb	r6, [r4, #24]
 800e356:	f000 ffdb 	bl	800f310 <rmw_uxrce_init_init_options_impl_memory>
 800e35a:	4813      	ldr	r0, [pc, #76]	@ (800e3a8 <rmw_init_options_init+0xb8>)
 800e35c:	f008 fcc4 	bl	8016ce8 <get_memory>
 800e360:	b1f0      	cbz	r0, 800e3a0 <rmw_init_options_init+0xb0>
 800e362:	4a13      	ldr	r2, [pc, #76]	@ (800e3b0 <rmw_init_options_init+0xc0>)
 800e364:	6883      	ldr	r3, [r0, #8]
 800e366:	6851      	ldr	r1, [r2, #4]
 800e368:	7810      	ldrb	r0, [r2, #0]
 800e36a:	6363      	str	r3, [r4, #52]	@ 0x34
 800e36c:	7418      	strb	r0, [r3, #16]
 800e36e:	6159      	str	r1, [r3, #20]
 800e370:	68d1      	ldr	r1, [r2, #12]
 800e372:	61d9      	str	r1, [r3, #28]
 800e374:	6911      	ldr	r1, [r2, #16]
 800e376:	6219      	str	r1, [r3, #32]
 800e378:	6951      	ldr	r1, [r2, #20]
 800e37a:	6892      	ldr	r2, [r2, #8]
 800e37c:	619a      	str	r2, [r3, #24]
 800e37e:	6259      	str	r1, [r3, #36]	@ 0x24
 800e380:	f003 ff26 	bl	80121d0 <uxr_nanos>
 800e384:	f00a fcd0 	bl	8018d28 <srand>
 800e388:	f00a fcfc 	bl	8018d84 <rand>
 800e38c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e38e:	6298      	str	r0, [r3, #40]	@ 0x28
 800e390:	2800      	cmp	r0, #0
 800e392:	d0f9      	beq.n	800e388 <rmw_init_options_init+0x98>
 800e394:	2000      	movs	r0, #0
 800e396:	b003      	add	sp, #12
 800e398:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e39c:	b004      	add	sp, #16
 800e39e:	4770      	bx	lr
 800e3a0:	2001      	movs	r0, #1
 800e3a2:	e7b4      	b.n	800e30e <rmw_init_options_init+0x1e>
 800e3a4:	0801af0c 	.word	0x0801af0c
 800e3a8:	2000ad1c 	.word	0x2000ad1c
 800e3ac:	200065b8 	.word	0x200065b8
 800e3b0:	20006404 	.word	0x20006404

0800e3b4 <rmw_init_options_copy>:
 800e3b4:	b570      	push	{r4, r5, r6, lr}
 800e3b6:	b088      	sub	sp, #32
 800e3b8:	b160      	cbz	r0, 800e3d4 <rmw_init_options_copy+0x20>
 800e3ba:	460d      	mov	r5, r1
 800e3bc:	b151      	cbz	r1, 800e3d4 <rmw_init_options_copy+0x20>
 800e3be:	4604      	mov	r4, r0
 800e3c0:	6880      	ldr	r0, [r0, #8]
 800e3c2:	b128      	cbz	r0, 800e3d0 <rmw_init_options_copy+0x1c>
 800e3c4:	4b33      	ldr	r3, [pc, #204]	@ (800e494 <rmw_init_options_copy+0xe0>)
 800e3c6:	6819      	ldr	r1, [r3, #0]
 800e3c8:	f7f1 ff2a 	bl	8000220 <strcmp>
 800e3cc:	2800      	cmp	r0, #0
 800e3ce:	d154      	bne.n	800e47a <rmw_init_options_copy+0xc6>
 800e3d0:	68ab      	ldr	r3, [r5, #8]
 800e3d2:	b11b      	cbz	r3, 800e3dc <rmw_init_options_copy+0x28>
 800e3d4:	240b      	movs	r4, #11
 800e3d6:	4620      	mov	r0, r4
 800e3d8:	b008      	add	sp, #32
 800e3da:	bd70      	pop	{r4, r5, r6, pc}
 800e3dc:	4623      	mov	r3, r4
 800e3de:	462a      	mov	r2, r5
 800e3e0:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800e3e4:	f8d3 c000 	ldr.w	ip, [r3]
 800e3e8:	6858      	ldr	r0, [r3, #4]
 800e3ea:	6899      	ldr	r1, [r3, #8]
 800e3ec:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800e3f0:	f8c2 e00c 	str.w	lr, [r2, #12]
 800e3f4:	3310      	adds	r3, #16
 800e3f6:	42b3      	cmp	r3, r6
 800e3f8:	f8c2 c000 	str.w	ip, [r2]
 800e3fc:	6050      	str	r0, [r2, #4]
 800e3fe:	6091      	str	r1, [r2, #8]
 800e400:	f102 0210 	add.w	r2, r2, #16
 800e404:	d1ee      	bne.n	800e3e4 <rmw_init_options_copy+0x30>
 800e406:	6819      	ldr	r1, [r3, #0]
 800e408:	685b      	ldr	r3, [r3, #4]
 800e40a:	6053      	str	r3, [r2, #4]
 800e40c:	6011      	str	r1, [r2, #0]
 800e40e:	f104 0e20 	add.w	lr, r4, #32
 800e412:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e416:	f10d 0c0c 	add.w	ip, sp, #12
 800e41a:	4666      	mov	r6, ip
 800e41c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e420:	f8de 3000 	ldr.w	r3, [lr]
 800e424:	f8cc 3000 	str.w	r3, [ip]
 800e428:	4630      	mov	r0, r6
 800e42a:	f7ff fe57 	bl	800e0dc <rcutils_allocator_is_valid>
 800e42e:	2800      	cmp	r0, #0
 800e430:	d0d0      	beq.n	800e3d4 <rmw_init_options_copy+0x20>
 800e432:	ab08      	add	r3, sp, #32
 800e434:	e913 0003 	ldmdb	r3, {r0, r1}
 800e438:	e88d 0003 	stmia.w	sp, {r0, r1}
 800e43c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800e440:	69e0      	ldr	r0, [r4, #28]
 800e442:	f008 f803 	bl	801644c <rcutils_strdup>
 800e446:	61e8      	str	r0, [r5, #28]
 800e448:	69e3      	ldr	r3, [r4, #28]
 800e44a:	b103      	cbz	r3, 800e44e <rmw_init_options_copy+0x9a>
 800e44c:	b1f8      	cbz	r0, 800e48e <rmw_init_options_copy+0xda>
 800e44e:	4812      	ldr	r0, [pc, #72]	@ (800e498 <rmw_init_options_copy+0xe4>)
 800e450:	f008 fc4a 	bl	8016ce8 <get_memory>
 800e454:	b1a8      	cbz	r0, 800e482 <rmw_init_options_copy+0xce>
 800e456:	6883      	ldr	r3, [r0, #8]
 800e458:	636b      	str	r3, [r5, #52]	@ 0x34
 800e45a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800e45c:	f102 0c10 	add.w	ip, r2, #16
 800e460:	f103 0510 	add.w	r5, r3, #16
 800e464:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e468:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e46a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800e46e:	2400      	movs	r4, #0
 800e470:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800e474:	4620      	mov	r0, r4
 800e476:	b008      	add	sp, #32
 800e478:	bd70      	pop	{r4, r5, r6, pc}
 800e47a:	240c      	movs	r4, #12
 800e47c:	4620      	mov	r0, r4
 800e47e:	b008      	add	sp, #32
 800e480:	bd70      	pop	{r4, r5, r6, pc}
 800e482:	9b04      	ldr	r3, [sp, #16]
 800e484:	9907      	ldr	r1, [sp, #28]
 800e486:	69e8      	ldr	r0, [r5, #28]
 800e488:	4798      	blx	r3
 800e48a:	2401      	movs	r4, #1
 800e48c:	e7a3      	b.n	800e3d6 <rmw_init_options_copy+0x22>
 800e48e:	240a      	movs	r4, #10
 800e490:	e7a1      	b.n	800e3d6 <rmw_init_options_copy+0x22>
 800e492:	bf00      	nop
 800e494:	0801af0c 	.word	0x0801af0c
 800e498:	2000ad1c 	.word	0x2000ad1c

0800e49c <rmw_init_options_fini>:
 800e49c:	2800      	cmp	r0, #0
 800e49e:	d041      	beq.n	800e524 <rmw_init_options_fini+0x88>
 800e4a0:	b510      	push	{r4, lr}
 800e4a2:	4604      	mov	r4, r0
 800e4a4:	b08e      	sub	sp, #56	@ 0x38
 800e4a6:	3020      	adds	r0, #32
 800e4a8:	f7ff fe18 	bl	800e0dc <rcutils_allocator_is_valid>
 800e4ac:	b380      	cbz	r0, 800e510 <rmw_init_options_fini+0x74>
 800e4ae:	68a0      	ldr	r0, [r4, #8]
 800e4b0:	b120      	cbz	r0, 800e4bc <rmw_init_options_fini+0x20>
 800e4b2:	4b1e      	ldr	r3, [pc, #120]	@ (800e52c <rmw_init_options_fini+0x90>)
 800e4b4:	6819      	ldr	r1, [r3, #0]
 800e4b6:	f7f1 feb3 	bl	8000220 <strcmp>
 800e4ba:	bb88      	cbnz	r0, 800e520 <rmw_init_options_fini+0x84>
 800e4bc:	4b1c      	ldr	r3, [pc, #112]	@ (800e530 <rmw_init_options_fini+0x94>)
 800e4be:	6819      	ldr	r1, [r3, #0]
 800e4c0:	b351      	cbz	r1, 800e518 <rmw_init_options_fini+0x7c>
 800e4c2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800e4c4:	e001      	b.n	800e4ca <rmw_init_options_fini+0x2e>
 800e4c6:	6849      	ldr	r1, [r1, #4]
 800e4c8:	b331      	cbz	r1, 800e518 <rmw_init_options_fini+0x7c>
 800e4ca:	688b      	ldr	r3, [r1, #8]
 800e4cc:	429a      	cmp	r2, r3
 800e4ce:	d1fa      	bne.n	800e4c6 <rmw_init_options_fini+0x2a>
 800e4d0:	4817      	ldr	r0, [pc, #92]	@ (800e530 <rmw_init_options_fini+0x94>)
 800e4d2:	f008 fc19 	bl	8016d08 <put_memory>
 800e4d6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e4d8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800e4da:	69e0      	ldr	r0, [r4, #28]
 800e4dc:	4798      	blx	r3
 800e4de:	4668      	mov	r0, sp
 800e4e0:	f7ff fe8e 	bl	800e200 <rmw_get_zero_initialized_init_options>
 800e4e4:	46ee      	mov	lr, sp
 800e4e6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e4ea:	46a4      	mov	ip, r4
 800e4ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e4f0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e4f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e4f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e4fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e500:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800e504:	e88c 0003 	stmia.w	ip, {r0, r1}
 800e508:	2300      	movs	r3, #0
 800e50a:	4618      	mov	r0, r3
 800e50c:	b00e      	add	sp, #56	@ 0x38
 800e50e:	bd10      	pop	{r4, pc}
 800e510:	230b      	movs	r3, #11
 800e512:	4618      	mov	r0, r3
 800e514:	b00e      	add	sp, #56	@ 0x38
 800e516:	bd10      	pop	{r4, pc}
 800e518:	2301      	movs	r3, #1
 800e51a:	4618      	mov	r0, r3
 800e51c:	b00e      	add	sp, #56	@ 0x38
 800e51e:	bd10      	pop	{r4, pc}
 800e520:	230c      	movs	r3, #12
 800e522:	e7f2      	b.n	800e50a <rmw_init_options_fini+0x6e>
 800e524:	230b      	movs	r3, #11
 800e526:	4618      	mov	r0, r3
 800e528:	4770      	bx	lr
 800e52a:	bf00      	nop
 800e52c:	0801af0c 	.word	0x0801af0c
 800e530:	2000ad1c 	.word	0x2000ad1c

0800e534 <rmw_init>:
 800e534:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e538:	b083      	sub	sp, #12
 800e53a:	2800      	cmp	r0, #0
 800e53c:	f000 80d3 	beq.w	800e6e6 <rmw_init+0x1b2>
 800e540:	460e      	mov	r6, r1
 800e542:	2900      	cmp	r1, #0
 800e544:	f000 80cf 	beq.w	800e6e6 <rmw_init+0x1b2>
 800e548:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e54a:	4605      	mov	r5, r0
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	f000 80ca 	beq.w	800e6e6 <rmw_init+0x1b2>
 800e552:	4b78      	ldr	r3, [pc, #480]	@ (800e734 <rmw_init+0x200>)
 800e554:	6880      	ldr	r0, [r0, #8]
 800e556:	681f      	ldr	r7, [r3, #0]
 800e558:	b128      	cbz	r0, 800e566 <rmw_init+0x32>
 800e55a:	4639      	mov	r1, r7
 800e55c:	f7f1 fe60 	bl	8000220 <strcmp>
 800e560:	2800      	cmp	r0, #0
 800e562:	f040 80ca 	bne.w	800e6fa <rmw_init+0x1c6>
 800e566:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e56a:	4c73      	ldr	r4, [pc, #460]	@ (800e738 <rmw_init+0x204>)
 800e56c:	4973      	ldr	r1, [pc, #460]	@ (800e73c <rmw_init+0x208>)
 800e56e:	4874      	ldr	r0, [pc, #464]	@ (800e740 <rmw_init+0x20c>)
 800e570:	60b7      	str	r7, [r6, #8]
 800e572:	e9c6 2300 	strd	r2, r3, [r6]
 800e576:	68eb      	ldr	r3, [r5, #12]
 800e578:	64b3      	str	r3, [r6, #72]	@ 0x48
 800e57a:	2201      	movs	r2, #1
 800e57c:	f000 fe68 	bl	800f250 <rmw_uxrce_init_session_memory>
 800e580:	4620      	mov	r0, r4
 800e582:	4970      	ldr	r1, [pc, #448]	@ (800e744 <rmw_init+0x210>)
 800e584:	2204      	movs	r2, #4
 800e586:	f000 fea3 	bl	800f2d0 <rmw_uxrce_init_static_input_buffer_memory>
 800e58a:	f04f 0800 	mov.w	r8, #0
 800e58e:	486c      	ldr	r0, [pc, #432]	@ (800e740 <rmw_init+0x20c>)
 800e590:	f884 800d 	strb.w	r8, [r4, #13]
 800e594:	f008 fba8 	bl	8016ce8 <get_memory>
 800e598:	2800      	cmp	r0, #0
 800e59a:	f000 80a9 	beq.w	800e6f0 <rmw_init+0x1bc>
 800e59e:	6884      	ldr	r4, [r0, #8]
 800e5a0:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800e5a2:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800e5a4:	f890 c010 	ldrb.w	ip, [r0, #16]
 800e5a8:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800e5ac:	9101      	str	r1, [sp, #4]
 800e5ae:	6a00      	ldr	r0, [r0, #32]
 800e5b0:	9000      	str	r0, [sp, #0]
 800e5b2:	f104 0910 	add.w	r9, r4, #16
 800e5b6:	4661      	mov	r1, ip
 800e5b8:	4648      	mov	r0, r9
 800e5ba:	f001 fc23 	bl	800fe04 <uxr_set_custom_transport_callbacks>
 800e5be:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800e5c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e5c6:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800e5ca:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800e5ce:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800e5d2:	495d      	ldr	r1, [pc, #372]	@ (800e748 <rmw_init+0x214>)
 800e5d4:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800e5d8:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800e5dc:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800e5e0:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800e5e4:	4859      	ldr	r0, [pc, #356]	@ (800e74c <rmw_init+0x218>)
 800e5e6:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800e5ea:	2201      	movs	r2, #1
 800e5ec:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800e5ee:	f000 fe0f 	bl	800f210 <rmw_uxrce_init_node_memory>
 800e5f2:	4957      	ldr	r1, [pc, #348]	@ (800e750 <rmw_init+0x21c>)
 800e5f4:	4857      	ldr	r0, [pc, #348]	@ (800e754 <rmw_init+0x220>)
 800e5f6:	2205      	movs	r2, #5
 800e5f8:	f000 fdea 	bl	800f1d0 <rmw_uxrce_init_subscription_memory>
 800e5fc:	4956      	ldr	r1, [pc, #344]	@ (800e758 <rmw_init+0x224>)
 800e5fe:	4857      	ldr	r0, [pc, #348]	@ (800e75c <rmw_init+0x228>)
 800e600:	220a      	movs	r2, #10
 800e602:	f000 fdc5 	bl	800f190 <rmw_uxrce_init_publisher_memory>
 800e606:	4956      	ldr	r1, [pc, #344]	@ (800e760 <rmw_init+0x22c>)
 800e608:	4856      	ldr	r0, [pc, #344]	@ (800e764 <rmw_init+0x230>)
 800e60a:	2201      	movs	r2, #1
 800e60c:	f000 fd80 	bl	800f110 <rmw_uxrce_init_service_memory>
 800e610:	4955      	ldr	r1, [pc, #340]	@ (800e768 <rmw_init+0x234>)
 800e612:	4856      	ldr	r0, [pc, #344]	@ (800e76c <rmw_init+0x238>)
 800e614:	2201      	movs	r2, #1
 800e616:	f000 fd9b 	bl	800f150 <rmw_uxrce_init_client_memory>
 800e61a:	4955      	ldr	r1, [pc, #340]	@ (800e770 <rmw_init+0x23c>)
 800e61c:	4855      	ldr	r0, [pc, #340]	@ (800e774 <rmw_init+0x240>)
 800e61e:	220f      	movs	r2, #15
 800e620:	f000 fe36 	bl	800f290 <rmw_uxrce_init_topic_memory>
 800e624:	4954      	ldr	r1, [pc, #336]	@ (800e778 <rmw_init+0x244>)
 800e626:	4855      	ldr	r0, [pc, #340]	@ (800e77c <rmw_init+0x248>)
 800e628:	2203      	movs	r2, #3
 800e62a:	f000 fe71 	bl	800f310 <rmw_uxrce_init_init_options_impl_memory>
 800e62e:	4954      	ldr	r1, [pc, #336]	@ (800e780 <rmw_init+0x24c>)
 800e630:	4854      	ldr	r0, [pc, #336]	@ (800e784 <rmw_init+0x250>)
 800e632:	2204      	movs	r2, #4
 800e634:	f000 fe8c 	bl	800f350 <rmw_uxrce_init_wait_set_memory>
 800e638:	4953      	ldr	r1, [pc, #332]	@ (800e788 <rmw_init+0x254>)
 800e63a:	4854      	ldr	r0, [pc, #336]	@ (800e78c <rmw_init+0x258>)
 800e63c:	2204      	movs	r2, #4
 800e63e:	f000 fea7 	bl	800f390 <rmw_uxrce_init_guard_condition_memory>
 800e642:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800e644:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800e646:	4642      	mov	r2, r8
 800e648:	f000 fd2a 	bl	800f0a0 <rmw_uxrce_transport_init>
 800e64c:	4607      	mov	r7, r0
 800e64e:	2800      	cmp	r0, #0
 800e650:	d158      	bne.n	800e704 <rmw_init+0x1d0>
 800e652:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800e654:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800e658:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e65a:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800e65e:	4628      	mov	r0, r5
 800e660:	f001 ff0a 	bl	8010478 <uxr_init_session>
 800e664:	494a      	ldr	r1, [pc, #296]	@ (800e790 <rmw_init+0x25c>)
 800e666:	4622      	mov	r2, r4
 800e668:	4628      	mov	r0, r5
 800e66a:	f001 ff29 	bl	80104c0 <uxr_set_topic_callback>
 800e66e:	4949      	ldr	r1, [pc, #292]	@ (800e794 <rmw_init+0x260>)
 800e670:	463a      	mov	r2, r7
 800e672:	4628      	mov	r0, r5
 800e674:	f001 ff20 	bl	80104b8 <uxr_set_status_callback>
 800e678:	4947      	ldr	r1, [pc, #284]	@ (800e798 <rmw_init+0x264>)
 800e67a:	463a      	mov	r2, r7
 800e67c:	4628      	mov	r0, r5
 800e67e:	f001 ff23 	bl	80104c8 <uxr_set_request_callback>
 800e682:	4946      	ldr	r1, [pc, #280]	@ (800e79c <rmw_init+0x268>)
 800e684:	463a      	mov	r2, r7
 800e686:	4628      	mov	r0, r5
 800e688:	f001 ff22 	bl	80104d0 <uxr_set_reply_callback>
 800e68c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800e690:	2304      	movs	r3, #4
 800e692:	0092      	lsls	r2, r2, #2
 800e694:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800e698:	4628      	mov	r0, r5
 800e69a:	f001 ff57 	bl	801054c <uxr_create_input_reliable_stream>
 800e69e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800e6a2:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800e6a6:	0092      	lsls	r2, r2, #2
 800e6a8:	2304      	movs	r3, #4
 800e6aa:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	f001 ff24 	bl	80104fc <uxr_create_output_reliable_stream>
 800e6b4:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800e6b8:	4628      	mov	r0, r5
 800e6ba:	f001 ff41 	bl	8010540 <uxr_create_input_best_effort_stream>
 800e6be:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800e6c2:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800e6c6:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800e6ca:	3114      	adds	r1, #20
 800e6cc:	4628      	mov	r0, r5
 800e6ce:	f001 ff03 	bl	80104d8 <uxr_create_output_best_effort_stream>
 800e6d2:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800e6d6:	4628      	mov	r0, r5
 800e6d8:	f002 fd0c 	bl	80110f4 <uxr_create_session>
 800e6dc:	b1f8      	cbz	r0, 800e71e <rmw_init+0x1ea>
 800e6de:	4638      	mov	r0, r7
 800e6e0:	b003      	add	sp, #12
 800e6e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6e6:	270b      	movs	r7, #11
 800e6e8:	4638      	mov	r0, r7
 800e6ea:	b003      	add	sp, #12
 800e6ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6f0:	2701      	movs	r7, #1
 800e6f2:	4638      	mov	r0, r7
 800e6f4:	b003      	add	sp, #12
 800e6f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6fa:	270c      	movs	r7, #12
 800e6fc:	4638      	mov	r0, r7
 800e6fe:	b003      	add	sp, #12
 800e700:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e704:	4648      	mov	r0, r9
 800e706:	f001 fbbf 	bl	800fe88 <uxr_close_custom_transport>
 800e70a:	480d      	ldr	r0, [pc, #52]	@ (800e740 <rmw_init+0x20c>)
 800e70c:	4621      	mov	r1, r4
 800e70e:	f008 fafb 	bl	8016d08 <put_memory>
 800e712:	4638      	mov	r0, r7
 800e714:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800e718:	b003      	add	sp, #12
 800e71a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e71e:	4648      	mov	r0, r9
 800e720:	f001 fbb2 	bl	800fe88 <uxr_close_custom_transport>
 800e724:	4806      	ldr	r0, [pc, #24]	@ (800e740 <rmw_init+0x20c>)
 800e726:	4621      	mov	r1, r4
 800e728:	f008 faee 	bl	8016d08 <put_memory>
 800e72c:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800e72e:	2701      	movs	r7, #1
 800e730:	e7d5      	b.n	800e6de <rmw_init+0x1aa>
 800e732:	bf00      	nop
 800e734:	0801af0c 	.word	0x0801af0c
 800e738:	2000ad6c 	.word	0x2000ad6c
 800e73c:	20007018 	.word	0x20007018
 800e740:	2000ad5c 	.word	0x2000ad5c
 800e744:	200085c0 	.word	0x200085c0
 800e748:	2000663c 	.word	0x2000663c
 800e74c:	2000ad2c 	.word	0x2000ad2c
 800e750:	2000a6c0 	.word	0x2000a6c0
 800e754:	2000ad7c 	.word	0x2000ad7c
 800e758:	200066e0 	.word	0x200066e0
 800e75c:	2000ad3c 	.word	0x2000ad3c
 800e760:	20006f50 	.word	0x20006f50
 800e764:	2000ad4c 	.word	0x2000ad4c
 800e768:	20006470 	.word	0x20006470
 800e76c:	2000645c 	.word	0x2000645c
 800e770:	2000aaf8 	.word	0x2000aaf8
 800e774:	2000ad8c 	.word	0x2000ad8c
 800e778:	200065b8 	.word	0x200065b8
 800e77c:	2000ad1c 	.word	0x2000ad1c
 800e780:	2000ac9c 	.word	0x2000ac9c
 800e784:	2000ad9c 	.word	0x2000ad9c
 800e788:	20006538 	.word	0x20006538
 800e78c:	2000ad0c 	.word	0x2000ad0c
 800e790:	08016b21 	.word	0x08016b21
 800e794:	08016b19 	.word	0x08016b19
 800e798:	08016bb9 	.word	0x08016bb9
 800e79c:	08016c55 	.word	0x08016c55

0800e7a0 <rmw_context_fini>:
 800e7a0:	4b17      	ldr	r3, [pc, #92]	@ (800e800 <rmw_context_fini+0x60>)
 800e7a2:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800e7a4:	b570      	push	{r4, r5, r6, lr}
 800e7a6:	681c      	ldr	r4, [r3, #0]
 800e7a8:	4605      	mov	r5, r0
 800e7aa:	b334      	cbz	r4, 800e7fa <rmw_context_fini+0x5a>
 800e7ac:	2600      	movs	r6, #0
 800e7ae:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800e7b2:	6902      	ldr	r2, [r0, #16]
 800e7b4:	428a      	cmp	r2, r1
 800e7b6:	d018      	beq.n	800e7ea <rmw_context_fini+0x4a>
 800e7b8:	2c00      	cmp	r4, #0
 800e7ba:	d1f8      	bne.n	800e7ae <rmw_context_fini+0xe>
 800e7bc:	b189      	cbz	r1, 800e7e2 <rmw_context_fini+0x42>
 800e7be:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800e7c2:	789b      	ldrb	r3, [r3, #2]
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800e7ca:	bf14      	ite	ne
 800e7cc:	210a      	movne	r1, #10
 800e7ce:	2100      	moveq	r1, #0
 800e7d0:	f002 fc68 	bl	80110a4 <uxr_delete_session_retries>
 800e7d4:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800e7d6:	f000 fdfb 	bl	800f3d0 <rmw_uxrce_fini_session_memory>
 800e7da:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800e7dc:	3010      	adds	r0, #16
 800e7de:	f001 fb53 	bl	800fe88 <uxr_close_custom_transport>
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800e7e6:	4630      	mov	r0, r6
 800e7e8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ea:	3018      	adds	r0, #24
 800e7ec:	f000 f89c 	bl	800e928 <rmw_destroy_node>
 800e7f0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800e7f2:	4606      	mov	r6, r0
 800e7f4:	2c00      	cmp	r4, #0
 800e7f6:	d1da      	bne.n	800e7ae <rmw_context_fini+0xe>
 800e7f8:	e7e0      	b.n	800e7bc <rmw_context_fini+0x1c>
 800e7fa:	4626      	mov	r6, r4
 800e7fc:	e7de      	b.n	800e7bc <rmw_context_fini+0x1c>
 800e7fe:	bf00      	nop
 800e800:	2000ad2c 	.word	0x2000ad2c

0800e804 <create_node>:
 800e804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e808:	b083      	sub	sp, #12
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d05f      	beq.n	800e8ce <create_node+0xca>
 800e80e:	4606      	mov	r6, r0
 800e810:	4835      	ldr	r0, [pc, #212]	@ (800e8e8 <create_node+0xe4>)
 800e812:	460f      	mov	r7, r1
 800e814:	4690      	mov	r8, r2
 800e816:	461d      	mov	r5, r3
 800e818:	f008 fa66 	bl	8016ce8 <get_memory>
 800e81c:	2800      	cmp	r0, #0
 800e81e:	d056      	beq.n	800e8ce <create_node+0xca>
 800e820:	6884      	ldr	r4, [r0, #8]
 800e822:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800e824:	6123      	str	r3, [r4, #16]
 800e826:	f008 fac7 	bl	8016db8 <rmw_get_implementation_identifier>
 800e82a:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800e82e:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800e832:	f8c4 9020 	str.w	r9, [r4, #32]
 800e836:	4630      	mov	r0, r6
 800e838:	f7f1 fcfc 	bl	8000234 <strlen>
 800e83c:	1c42      	adds	r2, r0, #1
 800e83e:	2a3c      	cmp	r2, #60	@ 0x3c
 800e840:	f104 0518 	add.w	r5, r4, #24
 800e844:	d840      	bhi.n	800e8c8 <create_node+0xc4>
 800e846:	4648      	mov	r0, r9
 800e848:	4631      	mov	r1, r6
 800e84a:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800e84e:	f00a fe02 	bl	8019456 <memcpy>
 800e852:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800e856:	4638      	mov	r0, r7
 800e858:	f7f1 fcec 	bl	8000234 <strlen>
 800e85c:	1c42      	adds	r2, r0, #1
 800e85e:	2a3c      	cmp	r2, #60	@ 0x3c
 800e860:	d832      	bhi.n	800e8c8 <create_node+0xc4>
 800e862:	4639      	mov	r1, r7
 800e864:	4648      	mov	r0, r9
 800e866:	f00a fdf6 	bl	8019456 <memcpy>
 800e86a:	6923      	ldr	r3, [r4, #16]
 800e86c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e870:	2101      	movs	r1, #1
 800e872:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800e876:	1842      	adds	r2, r0, r1
 800e878:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800e87c:	f001 fb08 	bl	800fe90 <uxr_object_id>
 800e880:	6160      	str	r0, [r4, #20]
 800e882:	783b      	ldrb	r3, [r7, #0]
 800e884:	2b2f      	cmp	r3, #47	@ 0x2f
 800e886:	d127      	bne.n	800e8d8 <create_node+0xd4>
 800e888:	787b      	ldrb	r3, [r7, #1]
 800e88a:	bb2b      	cbnz	r3, 800e8d8 <create_node+0xd4>
 800e88c:	4a17      	ldr	r2, [pc, #92]	@ (800e8ec <create_node+0xe8>)
 800e88e:	4818      	ldr	r0, [pc, #96]	@ (800e8f0 <create_node+0xec>)
 800e890:	4633      	mov	r3, r6
 800e892:	213c      	movs	r1, #60	@ 0x3c
 800e894:	f00a fc36 	bl	8019104 <sniprintf>
 800e898:	6920      	ldr	r0, [r4, #16]
 800e89a:	4915      	ldr	r1, [pc, #84]	@ (800e8f0 <create_node+0xec>)
 800e89c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800e8a0:	9100      	str	r1, [sp, #0]
 800e8a2:	2106      	movs	r1, #6
 800e8a4:	9101      	str	r1, [sp, #4]
 800e8a6:	6811      	ldr	r1, [r2, #0]
 800e8a8:	6962      	ldr	r2, [r4, #20]
 800e8aa:	fa1f f388 	uxth.w	r3, r8
 800e8ae:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e8b2:	f001 f875 	bl	800f9a0 <uxr_buffer_create_participant_bin>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	6920      	ldr	r0, [r4, #16]
 800e8ba:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e8be:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e8c2:	f000 fefb 	bl	800f6bc <run_xrce_session>
 800e8c6:	b918      	cbnz	r0, 800e8d0 <create_node+0xcc>
 800e8c8:	4628      	mov	r0, r5
 800e8ca:	f000 fd87 	bl	800f3dc <rmw_uxrce_fini_node_memory>
 800e8ce:	2500      	movs	r5, #0
 800e8d0:	4628      	mov	r0, r5
 800e8d2:	b003      	add	sp, #12
 800e8d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8d8:	4a06      	ldr	r2, [pc, #24]	@ (800e8f4 <create_node+0xf0>)
 800e8da:	9600      	str	r6, [sp, #0]
 800e8dc:	463b      	mov	r3, r7
 800e8de:	213c      	movs	r1, #60	@ 0x3c
 800e8e0:	4803      	ldr	r0, [pc, #12]	@ (800e8f0 <create_node+0xec>)
 800e8e2:	f00a fc0f 	bl	8019104 <sniprintf>
 800e8e6:	e7d7      	b.n	800e898 <create_node+0x94>
 800e8e8:	2000ad2c 	.word	0x2000ad2c
 800e8ec:	0801a4d4 	.word	0x0801a4d4
 800e8f0:	20006420 	.word	0x20006420
 800e8f4:	0801a4bc 	.word	0x0801a4bc

0800e8f8 <rmw_create_node>:
 800e8f8:	b199      	cbz	r1, 800e922 <rmw_create_node+0x2a>
 800e8fa:	780b      	ldrb	r3, [r1, #0]
 800e8fc:	468c      	mov	ip, r1
 800e8fe:	b183      	cbz	r3, 800e922 <rmw_create_node+0x2a>
 800e900:	b410      	push	{r4}
 800e902:	4614      	mov	r4, r2
 800e904:	b14a      	cbz	r2, 800e91a <rmw_create_node+0x22>
 800e906:	7813      	ldrb	r3, [r2, #0]
 800e908:	b13b      	cbz	r3, 800e91a <rmw_create_node+0x22>
 800e90a:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800e90c:	4603      	mov	r3, r0
 800e90e:	4621      	mov	r1, r4
 800e910:	4660      	mov	r0, ip
 800e912:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e916:	f7ff bf75 	b.w	800e804 <create_node>
 800e91a:	2000      	movs	r0, #0
 800e91c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e920:	4770      	bx	lr
 800e922:	2000      	movs	r0, #0
 800e924:	4770      	bx	lr
 800e926:	bf00      	nop

0800e928 <rmw_destroy_node>:
 800e928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e92a:	b328      	cbz	r0, 800e978 <rmw_destroy_node+0x50>
 800e92c:	4607      	mov	r7, r0
 800e92e:	6800      	ldr	r0, [r0, #0]
 800e930:	b120      	cbz	r0, 800e93c <rmw_destroy_node+0x14>
 800e932:	4b36      	ldr	r3, [pc, #216]	@ (800ea0c <rmw_destroy_node+0xe4>)
 800e934:	6819      	ldr	r1, [r3, #0]
 800e936:	f7f1 fc73 	bl	8000220 <strcmp>
 800e93a:	b9e8      	cbnz	r0, 800e978 <rmw_destroy_node+0x50>
 800e93c:	687d      	ldr	r5, [r7, #4]
 800e93e:	b1dd      	cbz	r5, 800e978 <rmw_destroy_node+0x50>
 800e940:	4b33      	ldr	r3, [pc, #204]	@ (800ea10 <rmw_destroy_node+0xe8>)
 800e942:	681c      	ldr	r4, [r3, #0]
 800e944:	2c00      	cmp	r4, #0
 800e946:	d05f      	beq.n	800ea08 <rmw_destroy_node+0xe0>
 800e948:	2600      	movs	r6, #0
 800e94a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e94e:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800e952:	429d      	cmp	r5, r3
 800e954:	d013      	beq.n	800e97e <rmw_destroy_node+0x56>
 800e956:	2c00      	cmp	r4, #0
 800e958:	d1f7      	bne.n	800e94a <rmw_destroy_node+0x22>
 800e95a:	4b2e      	ldr	r3, [pc, #184]	@ (800ea14 <rmw_destroy_node+0xec>)
 800e95c:	681c      	ldr	r4, [r3, #0]
 800e95e:	b1c4      	cbz	r4, 800e992 <rmw_destroy_node+0x6a>
 800e960:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e964:	6a0b      	ldr	r3, [r1, #32]
 800e966:	429d      	cmp	r5, r3
 800e968:	d1f9      	bne.n	800e95e <rmw_destroy_node+0x36>
 800e96a:	317c      	adds	r1, #124	@ 0x7c
 800e96c:	4638      	mov	r0, r7
 800e96e:	f000 fb37 	bl	800efe0 <rmw_destroy_subscription>
 800e972:	2801      	cmp	r0, #1
 800e974:	4606      	mov	r6, r0
 800e976:	d1f2      	bne.n	800e95e <rmw_destroy_node+0x36>
 800e978:	2601      	movs	r6, #1
 800e97a:	4630      	mov	r0, r6
 800e97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e97e:	3184      	adds	r1, #132	@ 0x84
 800e980:	4638      	mov	r0, r7
 800e982:	f000 f9a5 	bl	800ecd0 <rmw_destroy_publisher>
 800e986:	2801      	cmp	r0, #1
 800e988:	4606      	mov	r6, r0
 800e98a:	d0f5      	beq.n	800e978 <rmw_destroy_node+0x50>
 800e98c:	2c00      	cmp	r4, #0
 800e98e:	d1dc      	bne.n	800e94a <rmw_destroy_node+0x22>
 800e990:	e7e3      	b.n	800e95a <rmw_destroy_node+0x32>
 800e992:	4b21      	ldr	r3, [pc, #132]	@ (800ea18 <rmw_destroy_node+0xf0>)
 800e994:	681c      	ldr	r4, [r3, #0]
 800e996:	b16c      	cbz	r4, 800e9b4 <rmw_destroy_node+0x8c>
 800e998:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e99c:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e99e:	429d      	cmp	r5, r3
 800e9a0:	d1f9      	bne.n	800e996 <rmw_destroy_node+0x6e>
 800e9a2:	317c      	adds	r1, #124	@ 0x7c
 800e9a4:	4638      	mov	r0, r7
 800e9a6:	f000 f9e5 	bl	800ed74 <rmw_destroy_service>
 800e9aa:	2801      	cmp	r0, #1
 800e9ac:	4606      	mov	r6, r0
 800e9ae:	d0e3      	beq.n	800e978 <rmw_destroy_node+0x50>
 800e9b0:	2c00      	cmp	r4, #0
 800e9b2:	d1f1      	bne.n	800e998 <rmw_destroy_node+0x70>
 800e9b4:	4b19      	ldr	r3, [pc, #100]	@ (800ea1c <rmw_destroy_node+0xf4>)
 800e9b6:	681c      	ldr	r4, [r3, #0]
 800e9b8:	b16c      	cbz	r4, 800e9d6 <rmw_destroy_node+0xae>
 800e9ba:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e9be:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e9c0:	429d      	cmp	r5, r3
 800e9c2:	d1f9      	bne.n	800e9b8 <rmw_destroy_node+0x90>
 800e9c4:	317c      	adds	r1, #124	@ 0x7c
 800e9c6:	4638      	mov	r0, r7
 800e9c8:	f008 f9b2 	bl	8016d30 <rmw_destroy_client>
 800e9cc:	2801      	cmp	r0, #1
 800e9ce:	4606      	mov	r6, r0
 800e9d0:	d0d2      	beq.n	800e978 <rmw_destroy_node+0x50>
 800e9d2:	2c00      	cmp	r4, #0
 800e9d4:	d1f1      	bne.n	800e9ba <rmw_destroy_node+0x92>
 800e9d6:	6928      	ldr	r0, [r5, #16]
 800e9d8:	696a      	ldr	r2, [r5, #20]
 800e9da:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e9de:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e9e2:	6819      	ldr	r1, [r3, #0]
 800e9e4:	f000 ff90 	bl	800f908 <uxr_buffer_delete_entity>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	6928      	ldr	r0, [r5, #16]
 800e9ec:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e9f0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e9f4:	f000 fe62 	bl	800f6bc <run_xrce_session>
 800e9f8:	2800      	cmp	r0, #0
 800e9fa:	bf08      	it	eq
 800e9fc:	2602      	moveq	r6, #2
 800e9fe:	4638      	mov	r0, r7
 800ea00:	f000 fcec 	bl	800f3dc <rmw_uxrce_fini_node_memory>
 800ea04:	4630      	mov	r0, r6
 800ea06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea08:	4626      	mov	r6, r4
 800ea0a:	e7a6      	b.n	800e95a <rmw_destroy_node+0x32>
 800ea0c:	0801af0c 	.word	0x0801af0c
 800ea10:	2000ad3c 	.word	0x2000ad3c
 800ea14:	2000ad7c 	.word	0x2000ad7c
 800ea18:	2000ad4c 	.word	0x2000ad4c
 800ea1c:	2000645c 	.word	0x2000645c

0800ea20 <rmw_node_get_graph_guard_condition>:
 800ea20:	6843      	ldr	r3, [r0, #4]
 800ea22:	6918      	ldr	r0, [r3, #16]
 800ea24:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800ea28:	4770      	bx	lr
 800ea2a:	bf00      	nop

0800ea2c <flush_session>:
 800ea2c:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800ea2e:	f002 b973 	b.w	8010d18 <uxr_run_session_until_confirm_delivery>
 800ea32:	bf00      	nop

0800ea34 <rmw_publish>:
 800ea34:	2800      	cmp	r0, #0
 800ea36:	d053      	beq.n	800eae0 <rmw_publish+0xac>
 800ea38:	b570      	push	{r4, r5, r6, lr}
 800ea3a:	460d      	mov	r5, r1
 800ea3c:	b08e      	sub	sp, #56	@ 0x38
 800ea3e:	2900      	cmp	r1, #0
 800ea40:	d04b      	beq.n	800eada <rmw_publish+0xa6>
 800ea42:	4604      	mov	r4, r0
 800ea44:	6800      	ldr	r0, [r0, #0]
 800ea46:	f000 feb9 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800ea4a:	2800      	cmp	r0, #0
 800ea4c:	d045      	beq.n	800eada <rmw_publish+0xa6>
 800ea4e:	6866      	ldr	r6, [r4, #4]
 800ea50:	2e00      	cmp	r6, #0
 800ea52:	d042      	beq.n	800eada <rmw_publish+0xa6>
 800ea54:	69b4      	ldr	r4, [r6, #24]
 800ea56:	4628      	mov	r0, r5
 800ea58:	6923      	ldr	r3, [r4, #16]
 800ea5a:	4798      	blx	r3
 800ea5c:	69f3      	ldr	r3, [r6, #28]
 800ea5e:	9005      	str	r0, [sp, #20]
 800ea60:	b113      	cbz	r3, 800ea68 <rmw_publish+0x34>
 800ea62:	a805      	add	r0, sp, #20
 800ea64:	4798      	blx	r3
 800ea66:	9805      	ldr	r0, [sp, #20]
 800ea68:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ea6c:	691b      	ldr	r3, [r3, #16]
 800ea6e:	9000      	str	r0, [sp, #0]
 800ea70:	6972      	ldr	r2, [r6, #20]
 800ea72:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800ea74:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800ea78:	ab06      	add	r3, sp, #24
 800ea7a:	f003 fc49 	bl	8012310 <uxr_prepare_output_stream>
 800ea7e:	b1d8      	cbz	r0, 800eab8 <rmw_publish+0x84>
 800ea80:	68a3      	ldr	r3, [r4, #8]
 800ea82:	a906      	add	r1, sp, #24
 800ea84:	4628      	mov	r0, r5
 800ea86:	4798      	blx	r3
 800ea88:	6a33      	ldr	r3, [r6, #32]
 800ea8a:	4604      	mov	r4, r0
 800ea8c:	b10b      	cbz	r3, 800ea92 <rmw_publish+0x5e>
 800ea8e:	a806      	add	r0, sp, #24
 800ea90:	4798      	blx	r3
 800ea92:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800ea96:	2b01      	cmp	r3, #1
 800ea98:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800ea9c:	d022      	beq.n	800eae4 <rmw_publish+0xb0>
 800ea9e:	6918      	ldr	r0, [r3, #16]
 800eaa0:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800eaa2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eaa6:	f002 f937 	bl	8010d18 <uxr_run_session_until_confirm_delivery>
 800eaaa:	4020      	ands	r0, r4
 800eaac:	b2c4      	uxtb	r4, r0
 800eaae:	f084 0001 	eor.w	r0, r4, #1
 800eab2:	b2c0      	uxtb	r0, r0
 800eab4:	b00e      	add	sp, #56	@ 0x38
 800eab6:	bd70      	pop	{r4, r5, r6, pc}
 800eab8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800eabc:	6918      	ldr	r0, [r3, #16]
 800eabe:	9b05      	ldr	r3, [sp, #20]
 800eac0:	9300      	str	r3, [sp, #0]
 800eac2:	4b0b      	ldr	r3, [pc, #44]	@ (800eaf0 <rmw_publish+0xbc>)
 800eac4:	9301      	str	r3, [sp, #4]
 800eac6:	9602      	str	r6, [sp, #8]
 800eac8:	6972      	ldr	r2, [r6, #20]
 800eaca:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800eacc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ead0:	ab06      	add	r3, sp, #24
 800ead2:	f003 fc4d 	bl	8012370 <uxr_prepare_output_stream_fragmented>
 800ead6:	2800      	cmp	r0, #0
 800ead8:	d1d2      	bne.n	800ea80 <rmw_publish+0x4c>
 800eada:	2001      	movs	r0, #1
 800eadc:	b00e      	add	sp, #56	@ 0x38
 800eade:	bd70      	pop	{r4, r5, r6, pc}
 800eae0:	2001      	movs	r0, #1
 800eae2:	4770      	bx	lr
 800eae4:	6918      	ldr	r0, [r3, #16]
 800eae6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eaea:	f001 fd55 	bl	8010598 <uxr_flash_output_streams>
 800eaee:	e7de      	b.n	800eaae <rmw_publish+0x7a>
 800eaf0:	0800ea2d 	.word	0x0800ea2d

0800eaf4 <rmw_create_publisher>:
 800eaf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf8:	b087      	sub	sp, #28
 800eafa:	2800      	cmp	r0, #0
 800eafc:	f000 80cc 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb00:	460e      	mov	r6, r1
 800eb02:	2900      	cmp	r1, #0
 800eb04:	f000 80c8 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb08:	4604      	mov	r4, r0
 800eb0a:	6800      	ldr	r0, [r0, #0]
 800eb0c:	4615      	mov	r5, r2
 800eb0e:	4698      	mov	r8, r3
 800eb10:	f000 fe54 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800eb14:	2800      	cmp	r0, #0
 800eb16:	f000 80bf 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb1a:	2d00      	cmp	r5, #0
 800eb1c:	f000 80bc 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb20:	782b      	ldrb	r3, [r5, #0]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	f000 80b8 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb28:	f1b8 0f00 	cmp.w	r8, #0
 800eb2c:	f000 80b4 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb30:	485c      	ldr	r0, [pc, #368]	@ (800eca4 <rmw_create_publisher+0x1b0>)
 800eb32:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800eb36:	f008 f8d7 	bl	8016ce8 <get_memory>
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	f000 80ac 	beq.w	800ec98 <rmw_create_publisher+0x1a4>
 800eb40:	6884      	ldr	r4, [r0, #8]
 800eb42:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800eb46:	f008 f937 	bl	8016db8 <rmw_get_implementation_identifier>
 800eb4a:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800eb4e:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800eb52:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800eb56:	4628      	mov	r0, r5
 800eb58:	f7f1 fb6c 	bl	8000234 <strlen>
 800eb5c:	3001      	adds	r0, #1
 800eb5e:	283c      	cmp	r0, #60	@ 0x3c
 800eb60:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800eb64:	f200 8091 	bhi.w	800ec8a <rmw_create_publisher+0x196>
 800eb68:	4a4f      	ldr	r2, [pc, #316]	@ (800eca8 <rmw_create_publisher+0x1b4>)
 800eb6a:	462b      	mov	r3, r5
 800eb6c:	213c      	movs	r1, #60	@ 0x3c
 800eb6e:	4650      	mov	r0, sl
 800eb70:	f00a fac8 	bl	8019104 <sniprintf>
 800eb74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800eb78:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800eb7a:	4641      	mov	r1, r8
 800eb7c:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800eb80:	2250      	movs	r2, #80	@ 0x50
 800eb82:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800eb86:	f00a fc66 	bl	8019456 <memcpy>
 800eb8a:	f898 3008 	ldrb.w	r3, [r8, #8]
 800eb8e:	4947      	ldr	r1, [pc, #284]	@ (800ecac <rmw_create_publisher+0x1b8>)
 800eb90:	2b02      	cmp	r3, #2
 800eb92:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eb96:	bf0c      	ite	eq
 800eb98:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800eb9c:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800eba0:	67a3      	str	r3, [r4, #120]	@ 0x78
 800eba2:	2300      	movs	r3, #0
 800eba4:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800eba8:	4630      	mov	r0, r6
 800ebaa:	f000 fe15 	bl	800f7d8 <get_message_typesupport_handle>
 800ebae:	2800      	cmp	r0, #0
 800ebb0:	d06b      	beq.n	800ec8a <rmw_create_publisher+0x196>
 800ebb2:	6842      	ldr	r2, [r0, #4]
 800ebb4:	61a2      	str	r2, [r4, #24]
 800ebb6:	2a00      	cmp	r2, #0
 800ebb8:	d067      	beq.n	800ec8a <rmw_create_publisher+0x196>
 800ebba:	4629      	mov	r1, r5
 800ebbc:	4643      	mov	r3, r8
 800ebbe:	4648      	mov	r0, r9
 800ebc0:	f008 f900 	bl	8016dc4 <create_topic>
 800ebc4:	6260      	str	r0, [r4, #36]	@ 0x24
 800ebc6:	2800      	cmp	r0, #0
 800ebc8:	d063      	beq.n	800ec92 <rmw_create_publisher+0x19e>
 800ebca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ebce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ebd2:	2103      	movs	r1, #3
 800ebd4:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800ebd8:	1c42      	adds	r2, r0, #1
 800ebda:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800ebde:	f001 f957 	bl	800fe90 <uxr_object_id>
 800ebe2:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800ebe6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ebea:	6120      	str	r0, [r4, #16]
 800ebec:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800ebf0:	6910      	ldr	r0, [r2, #16]
 800ebf2:	2506      	movs	r5, #6
 800ebf4:	9500      	str	r5, [sp, #0]
 800ebf6:	6819      	ldr	r1, [r3, #0]
 800ebf8:	6922      	ldr	r2, [r4, #16]
 800ebfa:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800ebfe:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ec02:	f000 ff35 	bl	800fa70 <uxr_buffer_create_publisher_bin>
 800ec06:	4602      	mov	r2, r0
 800ec08:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ec0c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ec10:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ec14:	f000 fd52 	bl	800f6bc <run_xrce_session>
 800ec18:	b3b8      	cbz	r0, 800ec8a <rmw_create_publisher+0x196>
 800ec1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec22:	2105      	movs	r1, #5
 800ec24:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800ec28:	1c42      	adds	r2, r0, #1
 800ec2a:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800ec2e:	f001 f92f 	bl	800fe90 <uxr_object_id>
 800ec32:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800ec36:	6160      	str	r0, [r4, #20]
 800ec38:	691e      	ldr	r6, [r3, #16]
 800ec3a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec3e:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800ec42:	f10d 0a10 	add.w	sl, sp, #16
 800ec46:	4641      	mov	r1, r8
 800ec48:	4650      	mov	r0, sl
 800ec4a:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800ec4e:	f000 fd51 	bl	800f6f4 <convert_qos_profile>
 800ec52:	9503      	str	r5, [sp, #12]
 800ec54:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800ec58:	9001      	str	r0, [sp, #4]
 800ec5a:	f8ad 1008 	strh.w	r1, [sp, #8]
 800ec5e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ec62:	9300      	str	r3, [sp, #0]
 800ec64:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800ec68:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800ec6c:	f8d8 1000 	ldr.w	r1, [r8]
 800ec70:	4630      	mov	r0, r6
 800ec72:	f000 ff5d 	bl	800fb30 <uxr_buffer_create_datawriter_bin>
 800ec76:	4602      	mov	r2, r0
 800ec78:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ec7c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ec80:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ec84:	f000 fd1a 	bl	800f6bc <run_xrce_session>
 800ec88:	b938      	cbnz	r0, 800ec9a <rmw_create_publisher+0x1a6>
 800ec8a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ec8c:	b108      	cbz	r0, 800ec92 <rmw_create_publisher+0x19e>
 800ec8e:	f000 fc15 	bl	800f4bc <rmw_uxrce_fini_topic_memory>
 800ec92:	4638      	mov	r0, r7
 800ec94:	f000 fbba 	bl	800f40c <rmw_uxrce_fini_publisher_memory>
 800ec98:	2700      	movs	r7, #0
 800ec9a:	4638      	mov	r0, r7
 800ec9c:	b007      	add	sp, #28
 800ec9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca2:	bf00      	nop
 800eca4:	2000ad3c 	.word	0x2000ad3c
 800eca8:	0801a4d4 	.word	0x0801a4d4
 800ecac:	0801a444 	.word	0x0801a444

0800ecb0 <rmw_publisher_get_actual_qos>:
 800ecb0:	b150      	cbz	r0, 800ecc8 <rmw_publisher_get_actual_qos+0x18>
 800ecb2:	b508      	push	{r3, lr}
 800ecb4:	460b      	mov	r3, r1
 800ecb6:	b149      	cbz	r1, 800eccc <rmw_publisher_get_actual_qos+0x1c>
 800ecb8:	6841      	ldr	r1, [r0, #4]
 800ecba:	2250      	movs	r2, #80	@ 0x50
 800ecbc:	3128      	adds	r1, #40	@ 0x28
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	f00a fbc9 	bl	8019456 <memcpy>
 800ecc4:	2000      	movs	r0, #0
 800ecc6:	bd08      	pop	{r3, pc}
 800ecc8:	200b      	movs	r0, #11
 800ecca:	4770      	bx	lr
 800eccc:	200b      	movs	r0, #11
 800ecce:	bd08      	pop	{r3, pc}

0800ecd0 <rmw_destroy_publisher>:
 800ecd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecd2:	b128      	cbz	r0, 800ece0 <rmw_destroy_publisher+0x10>
 800ecd4:	4604      	mov	r4, r0
 800ecd6:	6800      	ldr	r0, [r0, #0]
 800ecd8:	460d      	mov	r5, r1
 800ecda:	f000 fd6f 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800ecde:	b910      	cbnz	r0, 800ece6 <rmw_destroy_publisher+0x16>
 800ece0:	2401      	movs	r4, #1
 800ece2:	4620      	mov	r0, r4
 800ece4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ece6:	6863      	ldr	r3, [r4, #4]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d0f9      	beq.n	800ece0 <rmw_destroy_publisher+0x10>
 800ecec:	2d00      	cmp	r5, #0
 800ecee:	d0f7      	beq.n	800ece0 <rmw_destroy_publisher+0x10>
 800ecf0:	6828      	ldr	r0, [r5, #0]
 800ecf2:	f000 fd63 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800ecf6:	2800      	cmp	r0, #0
 800ecf8:	d0f2      	beq.n	800ece0 <rmw_destroy_publisher+0x10>
 800ecfa:	686c      	ldr	r4, [r5, #4]
 800ecfc:	2c00      	cmp	r4, #0
 800ecfe:	d0ef      	beq.n	800ece0 <rmw_destroy_publisher+0x10>
 800ed00:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ed02:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800ed06:	f008 f8ad 	bl	8016e64 <destroy_topic>
 800ed0a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800ed0e:	6962      	ldr	r2, [r4, #20]
 800ed10:	6918      	ldr	r0, [r3, #16]
 800ed12:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800ed16:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ed1a:	6819      	ldr	r1, [r3, #0]
 800ed1c:	f000 fdf4 	bl	800f908 <uxr_buffer_delete_entity>
 800ed20:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800ed24:	6922      	ldr	r2, [r4, #16]
 800ed26:	691b      	ldr	r3, [r3, #16]
 800ed28:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800ed2c:	4604      	mov	r4, r0
 800ed2e:	6809      	ldr	r1, [r1, #0]
 800ed30:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800ed34:	f000 fde8 	bl	800f908 <uxr_buffer_delete_entity>
 800ed38:	693e      	ldr	r6, [r7, #16]
 800ed3a:	4622      	mov	r2, r4
 800ed3c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800ed40:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800ed44:	4604      	mov	r4, r0
 800ed46:	4630      	mov	r0, r6
 800ed48:	f000 fcb8 	bl	800f6bc <run_xrce_session>
 800ed4c:	693e      	ldr	r6, [r7, #16]
 800ed4e:	4622      	mov	r2, r4
 800ed50:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800ed54:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800ed58:	4604      	mov	r4, r0
 800ed5a:	4630      	mov	r0, r6
 800ed5c:	f000 fcae 	bl	800f6bc <run_xrce_session>
 800ed60:	b12c      	cbz	r4, 800ed6e <rmw_destroy_publisher+0x9e>
 800ed62:	b120      	cbz	r0, 800ed6e <rmw_destroy_publisher+0x9e>
 800ed64:	2400      	movs	r4, #0
 800ed66:	4628      	mov	r0, r5
 800ed68:	f000 fb50 	bl	800f40c <rmw_uxrce_fini_publisher_memory>
 800ed6c:	e7b9      	b.n	800ece2 <rmw_destroy_publisher+0x12>
 800ed6e:	2402      	movs	r4, #2
 800ed70:	e7f9      	b.n	800ed66 <rmw_destroy_publisher+0x96>
 800ed72:	bf00      	nop

0800ed74 <rmw_destroy_service>:
 800ed74:	b570      	push	{r4, r5, r6, lr}
 800ed76:	b128      	cbz	r0, 800ed84 <rmw_destroy_service+0x10>
 800ed78:	4604      	mov	r4, r0
 800ed7a:	6800      	ldr	r0, [r0, #0]
 800ed7c:	460d      	mov	r5, r1
 800ed7e:	f000 fd1d 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800ed82:	b910      	cbnz	r0, 800ed8a <rmw_destroy_service+0x16>
 800ed84:	2401      	movs	r4, #1
 800ed86:	4620      	mov	r0, r4
 800ed88:	bd70      	pop	{r4, r5, r6, pc}
 800ed8a:	6863      	ldr	r3, [r4, #4]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d0f9      	beq.n	800ed84 <rmw_destroy_service+0x10>
 800ed90:	2d00      	cmp	r5, #0
 800ed92:	d0f7      	beq.n	800ed84 <rmw_destroy_service+0x10>
 800ed94:	6828      	ldr	r0, [r5, #0]
 800ed96:	f000 fd11 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	d0f2      	beq.n	800ed84 <rmw_destroy_service+0x10>
 800ed9e:	686e      	ldr	r6, [r5, #4]
 800eda0:	2e00      	cmp	r6, #0
 800eda2:	d0ef      	beq.n	800ed84 <rmw_destroy_service+0x10>
 800eda4:	6864      	ldr	r4, [r4, #4]
 800eda6:	6932      	ldr	r2, [r6, #16]
 800eda8:	6920      	ldr	r0, [r4, #16]
 800edaa:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800edae:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800edb2:	6819      	ldr	r1, [r3, #0]
 800edb4:	f001 f9da 	bl	801016c <uxr_buffer_cancel_data>
 800edb8:	4602      	mov	r2, r0
 800edba:	6920      	ldr	r0, [r4, #16]
 800edbc:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800edc0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800edc4:	f000 fc7a 	bl	800f6bc <run_xrce_session>
 800edc8:	6920      	ldr	r0, [r4, #16]
 800edca:	6932      	ldr	r2, [r6, #16]
 800edcc:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800edd0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800edd4:	6819      	ldr	r1, [r3, #0]
 800edd6:	f000 fd97 	bl	800f908 <uxr_buffer_delete_entity>
 800edda:	4602      	mov	r2, r0
 800eddc:	6920      	ldr	r0, [r4, #16]
 800edde:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800ede2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800ede6:	f000 fc69 	bl	800f6bc <run_xrce_session>
 800edea:	2800      	cmp	r0, #0
 800edec:	4628      	mov	r0, r5
 800edee:	bf14      	ite	ne
 800edf0:	2400      	movne	r4, #0
 800edf2:	2402      	moveq	r4, #2
 800edf4:	f000 fb36 	bl	800f464 <rmw_uxrce_fini_service_memory>
 800edf8:	e7c5      	b.n	800ed86 <rmw_destroy_service+0x12>
 800edfa:	bf00      	nop

0800edfc <rmw_create_subscription>:
 800edfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee00:	b08d      	sub	sp, #52	@ 0x34
 800ee02:	2800      	cmp	r0, #0
 800ee04:	f000 80d1 	beq.w	800efaa <rmw_create_subscription+0x1ae>
 800ee08:	460e      	mov	r6, r1
 800ee0a:	2900      	cmp	r1, #0
 800ee0c:	f000 80cd 	beq.w	800efaa <rmw_create_subscription+0x1ae>
 800ee10:	4604      	mov	r4, r0
 800ee12:	6800      	ldr	r0, [r0, #0]
 800ee14:	4615      	mov	r5, r2
 800ee16:	4698      	mov	r8, r3
 800ee18:	f000 fcd0 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800ee1c:	2800      	cmp	r0, #0
 800ee1e:	f000 80c4 	beq.w	800efaa <rmw_create_subscription+0x1ae>
 800ee22:	2d00      	cmp	r5, #0
 800ee24:	f000 80c1 	beq.w	800efaa <rmw_create_subscription+0x1ae>
 800ee28:	782b      	ldrb	r3, [r5, #0]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	f000 80bd 	beq.w	800efaa <rmw_create_subscription+0x1ae>
 800ee30:	f1b8 0f00 	cmp.w	r8, #0
 800ee34:	f000 80b9 	beq.w	800efaa <rmw_create_subscription+0x1ae>
 800ee38:	485e      	ldr	r0, [pc, #376]	@ (800efb4 <rmw_create_subscription+0x1b8>)
 800ee3a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800ee3e:	f007 ff53 	bl	8016ce8 <get_memory>
 800ee42:	4604      	mov	r4, r0
 800ee44:	2800      	cmp	r0, #0
 800ee46:	f000 80b1 	beq.w	800efac <rmw_create_subscription+0x1b0>
 800ee4a:	6887      	ldr	r7, [r0, #8]
 800ee4c:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800ee50:	f007 ffb2 	bl	8016db8 <rmw_get_implementation_identifier>
 800ee54:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 800ee58:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800ee5a:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800ee5e:	4628      	mov	r0, r5
 800ee60:	f7f1 f9e8 	bl	8000234 <strlen>
 800ee64:	3001      	adds	r0, #1
 800ee66:	283c      	cmp	r0, #60	@ 0x3c
 800ee68:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800ee6c:	f200 8096 	bhi.w	800ef9c <rmw_create_subscription+0x1a0>
 800ee70:	4a51      	ldr	r2, [pc, #324]	@ (800efb8 <rmw_create_subscription+0x1bc>)
 800ee72:	462b      	mov	r3, r5
 800ee74:	213c      	movs	r1, #60	@ 0x3c
 800ee76:	4650      	mov	r0, sl
 800ee78:	f00a f944 	bl	8019104 <sniprintf>
 800ee7c:	4641      	mov	r1, r8
 800ee7e:	f8c7 9020 	str.w	r9, [r7, #32]
 800ee82:	2250      	movs	r2, #80	@ 0x50
 800ee84:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800ee88:	f00a fae5 	bl	8019456 <memcpy>
 800ee8c:	494b      	ldr	r1, [pc, #300]	@ (800efbc <rmw_create_subscription+0x1c0>)
 800ee8e:	4630      	mov	r0, r6
 800ee90:	f000 fca2 	bl	800f7d8 <get_message_typesupport_handle>
 800ee94:	2800      	cmp	r0, #0
 800ee96:	f000 8081 	beq.w	800ef9c <rmw_create_subscription+0x1a0>
 800ee9a:	6842      	ldr	r2, [r0, #4]
 800ee9c:	61ba      	str	r2, [r7, #24]
 800ee9e:	2a00      	cmp	r2, #0
 800eea0:	d07c      	beq.n	800ef9c <rmw_create_subscription+0x1a0>
 800eea2:	4629      	mov	r1, r5
 800eea4:	4643      	mov	r3, r8
 800eea6:	4648      	mov	r0, r9
 800eea8:	f007 ff8c 	bl	8016dc4 <create_topic>
 800eeac:	61f8      	str	r0, [r7, #28]
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	d078      	beq.n	800efa4 <rmw_create_subscription+0x1a8>
 800eeb2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eeb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eeba:	2104      	movs	r1, #4
 800eebc:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800eec0:	1c42      	adds	r2, r0, #1
 800eec2:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800eec6:	f000 ffe3 	bl	800fe90 <uxr_object_id>
 800eeca:	6138      	str	r0, [r7, #16]
 800eecc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800eed0:	2506      	movs	r5, #6
 800eed2:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800eed6:	9500      	str	r5, [sp, #0]
 800eed8:	6819      	ldr	r1, [r3, #0]
 800eeda:	693a      	ldr	r2, [r7, #16]
 800eedc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800eee0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eee4:	f000 fdf4 	bl	800fad0 <uxr_buffer_create_subscriber_bin>
 800eee8:	4602      	mov	r2, r0
 800eeea:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800eeee:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800eef2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800eef6:	f000 fbe1 	bl	800f6bc <run_xrce_session>
 800eefa:	2800      	cmp	r0, #0
 800eefc:	d04e      	beq.n	800ef9c <rmw_create_subscription+0x1a0>
 800eefe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef06:	4629      	mov	r1, r5
 800ef08:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800ef0c:	1c42      	adds	r2, r0, #1
 800ef0e:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800ef12:	f000 ffbd 	bl	800fe90 <uxr_object_id>
 800ef16:	ae08      	add	r6, sp, #32
 800ef18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ef1c:	69fb      	ldr	r3, [r7, #28]
 800ef1e:	6178      	str	r0, [r7, #20]
 800ef20:	4641      	mov	r1, r8
 800ef22:	4630      	mov	r0, r6
 800ef24:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800ef28:	9305      	str	r3, [sp, #20]
 800ef2a:	f000 fbe3 	bl	800f6f4 <convert_qos_profile>
 800ef2e:	9503      	str	r5, [sp, #12]
 800ef30:	e896 0003 	ldmia.w	r6, {r0, r1}
 800ef34:	9b05      	ldr	r3, [sp, #20]
 800ef36:	9001      	str	r0, [sp, #4]
 800ef38:	f8ad 1008 	strh.w	r1, [sp, #8]
 800ef3c:	691b      	ldr	r3, [r3, #16]
 800ef3e:	9300      	str	r3, [sp, #0]
 800ef40:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 800ef44:	f8db 1000 	ldr.w	r1, [fp]
 800ef48:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800ef4c:	f000 fe66 	bl	800fc1c <uxr_buffer_create_datareader_bin>
 800ef50:	4602      	mov	r2, r0
 800ef52:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ef56:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ef5a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ef5e:	f000 fbad 	bl	800f6bc <run_xrce_session>
 800ef62:	b1d8      	cbz	r0, 800ef9c <rmw_create_subscription+0x1a0>
 800ef64:	f898 3008 	ldrb.w	r3, [r8, #8]
 800ef68:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ef6c:	2b02      	cmp	r3, #2
 800ef6e:	bf0c      	ite	eq
 800ef70:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800ef74:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800ef78:	9307      	str	r3, [sp, #28]
 800ef7a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800ef7e:	2200      	movs	r2, #0
 800ef80:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800ef84:	ab0a      	add	r3, sp, #40	@ 0x28
 800ef86:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ef8a:	9300      	str	r3, [sp, #0]
 800ef8c:	697a      	ldr	r2, [r7, #20]
 800ef8e:	9b07      	ldr	r3, [sp, #28]
 800ef90:	6809      	ldr	r1, [r1, #0]
 800ef92:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef96:	f001 f8af 	bl	80100f8 <uxr_buffer_request_data>
 800ef9a:	e007      	b.n	800efac <rmw_create_subscription+0x1b0>
 800ef9c:	69f8      	ldr	r0, [r7, #28]
 800ef9e:	b108      	cbz	r0, 800efa4 <rmw_create_subscription+0x1a8>
 800efa0:	f000 fa8c 	bl	800f4bc <rmw_uxrce_fini_topic_memory>
 800efa4:	4620      	mov	r0, r4
 800efa6:	f000 fa47 	bl	800f438 <rmw_uxrce_fini_subscription_memory>
 800efaa:	2400      	movs	r4, #0
 800efac:	4620      	mov	r0, r4
 800efae:	b00d      	add	sp, #52	@ 0x34
 800efb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efb4:	2000ad7c 	.word	0x2000ad7c
 800efb8:	0801a4d4 	.word	0x0801a4d4
 800efbc:	0801a444 	.word	0x0801a444

0800efc0 <rmw_subscription_get_actual_qos>:
 800efc0:	b150      	cbz	r0, 800efd8 <rmw_subscription_get_actual_qos+0x18>
 800efc2:	b508      	push	{r3, lr}
 800efc4:	460b      	mov	r3, r1
 800efc6:	b149      	cbz	r1, 800efdc <rmw_subscription_get_actual_qos+0x1c>
 800efc8:	6841      	ldr	r1, [r0, #4]
 800efca:	2250      	movs	r2, #80	@ 0x50
 800efcc:	3128      	adds	r1, #40	@ 0x28
 800efce:	4618      	mov	r0, r3
 800efd0:	f00a fa41 	bl	8019456 <memcpy>
 800efd4:	2000      	movs	r0, #0
 800efd6:	bd08      	pop	{r3, pc}
 800efd8:	200b      	movs	r0, #11
 800efda:	4770      	bx	lr
 800efdc:	200b      	movs	r0, #11
 800efde:	bd08      	pop	{r3, pc}

0800efe0 <rmw_destroy_subscription>:
 800efe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efe2:	b128      	cbz	r0, 800eff0 <rmw_destroy_subscription+0x10>
 800efe4:	4604      	mov	r4, r0
 800efe6:	6800      	ldr	r0, [r0, #0]
 800efe8:	460d      	mov	r5, r1
 800efea:	f000 fbe7 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800efee:	b910      	cbnz	r0, 800eff6 <rmw_destroy_subscription+0x16>
 800eff0:	2401      	movs	r4, #1
 800eff2:	4620      	mov	r0, r4
 800eff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eff6:	6863      	ldr	r3, [r4, #4]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d0f9      	beq.n	800eff0 <rmw_destroy_subscription+0x10>
 800effc:	2d00      	cmp	r5, #0
 800effe:	d0f7      	beq.n	800eff0 <rmw_destroy_subscription+0x10>
 800f000:	6828      	ldr	r0, [r5, #0]
 800f002:	f000 fbdb 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 800f006:	2800      	cmp	r0, #0
 800f008:	d0f2      	beq.n	800eff0 <rmw_destroy_subscription+0x10>
 800f00a:	686c      	ldr	r4, [r5, #4]
 800f00c:	2c00      	cmp	r4, #0
 800f00e:	d0ef      	beq.n	800eff0 <rmw_destroy_subscription+0x10>
 800f010:	6a26      	ldr	r6, [r4, #32]
 800f012:	6962      	ldr	r2, [r4, #20]
 800f014:	6930      	ldr	r0, [r6, #16]
 800f016:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f01a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f01e:	6819      	ldr	r1, [r3, #0]
 800f020:	f001 f8a4 	bl	801016c <uxr_buffer_cancel_data>
 800f024:	4602      	mov	r2, r0
 800f026:	6930      	ldr	r0, [r6, #16]
 800f028:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f02c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f030:	f000 fb44 	bl	800f6bc <run_xrce_session>
 800f034:	69e0      	ldr	r0, [r4, #28]
 800f036:	f007 ff15 	bl	8016e64 <destroy_topic>
 800f03a:	6a23      	ldr	r3, [r4, #32]
 800f03c:	6962      	ldr	r2, [r4, #20]
 800f03e:	6918      	ldr	r0, [r3, #16]
 800f040:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f044:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f048:	6819      	ldr	r1, [r3, #0]
 800f04a:	f000 fc5d 	bl	800f908 <uxr_buffer_delete_entity>
 800f04e:	6a23      	ldr	r3, [r4, #32]
 800f050:	6922      	ldr	r2, [r4, #16]
 800f052:	691b      	ldr	r3, [r3, #16]
 800f054:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800f058:	4604      	mov	r4, r0
 800f05a:	6809      	ldr	r1, [r1, #0]
 800f05c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f060:	f000 fc52 	bl	800f908 <uxr_buffer_delete_entity>
 800f064:	6937      	ldr	r7, [r6, #16]
 800f066:	4622      	mov	r2, r4
 800f068:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800f06c:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800f070:	4604      	mov	r4, r0
 800f072:	4638      	mov	r0, r7
 800f074:	f000 fb22 	bl	800f6bc <run_xrce_session>
 800f078:	6936      	ldr	r6, [r6, #16]
 800f07a:	4622      	mov	r2, r4
 800f07c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f080:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f084:	4604      	mov	r4, r0
 800f086:	4630      	mov	r0, r6
 800f088:	f000 fb18 	bl	800f6bc <run_xrce_session>
 800f08c:	b12c      	cbz	r4, 800f09a <rmw_destroy_subscription+0xba>
 800f08e:	b120      	cbz	r0, 800f09a <rmw_destroy_subscription+0xba>
 800f090:	2400      	movs	r4, #0
 800f092:	4628      	mov	r0, r5
 800f094:	f000 f9d0 	bl	800f438 <rmw_uxrce_fini_subscription_memory>
 800f098:	e7ab      	b.n	800eff2 <rmw_destroy_subscription+0x12>
 800f09a:	2402      	movs	r4, #2
 800f09c:	e7f9      	b.n	800f092 <rmw_destroy_subscription+0xb2>
 800f09e:	bf00      	nop

0800f0a0 <rmw_uxrce_transport_init>:
 800f0a0:	b508      	push	{r3, lr}
 800f0a2:	b108      	cbz	r0, 800f0a8 <rmw_uxrce_transport_init+0x8>
 800f0a4:	f100 0210 	add.w	r2, r0, #16
 800f0a8:	b139      	cbz	r1, 800f0ba <rmw_uxrce_transport_init+0x1a>
 800f0aa:	6949      	ldr	r1, [r1, #20]
 800f0ac:	4610      	mov	r0, r2
 800f0ae:	f000 feb7 	bl	800fe20 <uxr_init_custom_transport>
 800f0b2:	f080 0001 	eor.w	r0, r0, #1
 800f0b6:	b2c0      	uxtb	r0, r0
 800f0b8:	bd08      	pop	{r3, pc}
 800f0ba:	4b04      	ldr	r3, [pc, #16]	@ (800f0cc <rmw_uxrce_transport_init+0x2c>)
 800f0bc:	4610      	mov	r0, r2
 800f0be:	6859      	ldr	r1, [r3, #4]
 800f0c0:	f000 feae 	bl	800fe20 <uxr_init_custom_transport>
 800f0c4:	f080 0001 	eor.w	r0, r0, #1
 800f0c8:	b2c0      	uxtb	r0, r0
 800f0ca:	bd08      	pop	{r3, pc}
 800f0cc:	20006404 	.word	0x20006404

0800f0d0 <rmw_uros_epoch_nanos>:
 800f0d0:	4b05      	ldr	r3, [pc, #20]	@ (800f0e8 <rmw_uros_epoch_nanos+0x18>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	b123      	cbz	r3, 800f0e0 <rmw_uros_epoch_nanos+0x10>
 800f0d6:	6898      	ldr	r0, [r3, #8]
 800f0d8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f0dc:	f001 ba52 	b.w	8010584 <uxr_epoch_nanos>
 800f0e0:	2000      	movs	r0, #0
 800f0e2:	2100      	movs	r1, #0
 800f0e4:	4770      	bx	lr
 800f0e6:	bf00      	nop
 800f0e8:	2000ad5c 	.word	0x2000ad5c

0800f0ec <rmw_uros_sync_session>:
 800f0ec:	b508      	push	{r3, lr}
 800f0ee:	4b07      	ldr	r3, [pc, #28]	@ (800f10c <rmw_uros_sync_session+0x20>)
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	b14b      	cbz	r3, 800f108 <rmw_uros_sync_session+0x1c>
 800f0f4:	4601      	mov	r1, r0
 800f0f6:	6898      	ldr	r0, [r3, #8]
 800f0f8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f0fc:	f001 fe84 	bl	8010e08 <uxr_sync_session>
 800f100:	f080 0001 	eor.w	r0, r0, #1
 800f104:	b2c0      	uxtb	r0, r0
 800f106:	bd08      	pop	{r3, pc}
 800f108:	2001      	movs	r0, #1
 800f10a:	bd08      	pop	{r3, pc}
 800f10c:	2000ad5c 	.word	0x2000ad5c

0800f110 <rmw_uxrce_init_service_memory>:
 800f110:	b1e2      	cbz	r2, 800f14c <rmw_uxrce_init_service_memory+0x3c>
 800f112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f116:	7b05      	ldrb	r5, [r0, #12]
 800f118:	4606      	mov	r6, r0
 800f11a:	b9ad      	cbnz	r5, 800f148 <rmw_uxrce_init_service_memory+0x38>
 800f11c:	23c8      	movs	r3, #200	@ 0xc8
 800f11e:	e9c0 5500 	strd	r5, r5, [r0]
 800f122:	6083      	str	r3, [r0, #8]
 800f124:	f240 1301 	movw	r3, #257	@ 0x101
 800f128:	4617      	mov	r7, r2
 800f12a:	8183      	strh	r3, [r0, #12]
 800f12c:	460c      	mov	r4, r1
 800f12e:	46a8      	mov	r8, r5
 800f130:	4621      	mov	r1, r4
 800f132:	4630      	mov	r0, r6
 800f134:	3501      	adds	r5, #1
 800f136:	f007 fde7 	bl	8016d08 <put_memory>
 800f13a:	42af      	cmp	r7, r5
 800f13c:	60a4      	str	r4, [r4, #8]
 800f13e:	f884 800c 	strb.w	r8, [r4, #12]
 800f142:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f146:	d1f3      	bne.n	800f130 <rmw_uxrce_init_service_memory+0x20>
 800f148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f14c:	4770      	bx	lr
 800f14e:	bf00      	nop

0800f150 <rmw_uxrce_init_client_memory>:
 800f150:	b1e2      	cbz	r2, 800f18c <rmw_uxrce_init_client_memory+0x3c>
 800f152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f156:	7b05      	ldrb	r5, [r0, #12]
 800f158:	4606      	mov	r6, r0
 800f15a:	b9ad      	cbnz	r5, 800f188 <rmw_uxrce_init_client_memory+0x38>
 800f15c:	23c8      	movs	r3, #200	@ 0xc8
 800f15e:	e9c0 5500 	strd	r5, r5, [r0]
 800f162:	6083      	str	r3, [r0, #8]
 800f164:	f240 1301 	movw	r3, #257	@ 0x101
 800f168:	4617      	mov	r7, r2
 800f16a:	8183      	strh	r3, [r0, #12]
 800f16c:	460c      	mov	r4, r1
 800f16e:	46a8      	mov	r8, r5
 800f170:	4621      	mov	r1, r4
 800f172:	4630      	mov	r0, r6
 800f174:	3501      	adds	r5, #1
 800f176:	f007 fdc7 	bl	8016d08 <put_memory>
 800f17a:	42af      	cmp	r7, r5
 800f17c:	60a4      	str	r4, [r4, #8]
 800f17e:	f884 800c 	strb.w	r8, [r4, #12]
 800f182:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f186:	d1f3      	bne.n	800f170 <rmw_uxrce_init_client_memory+0x20>
 800f188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f18c:	4770      	bx	lr
 800f18e:	bf00      	nop

0800f190 <rmw_uxrce_init_publisher_memory>:
 800f190:	b1e2      	cbz	r2, 800f1cc <rmw_uxrce_init_publisher_memory+0x3c>
 800f192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f196:	7b05      	ldrb	r5, [r0, #12]
 800f198:	4606      	mov	r6, r0
 800f19a:	b9ad      	cbnz	r5, 800f1c8 <rmw_uxrce_init_publisher_memory+0x38>
 800f19c:	23d8      	movs	r3, #216	@ 0xd8
 800f19e:	e9c0 5500 	strd	r5, r5, [r0]
 800f1a2:	6083      	str	r3, [r0, #8]
 800f1a4:	f240 1301 	movw	r3, #257	@ 0x101
 800f1a8:	4617      	mov	r7, r2
 800f1aa:	8183      	strh	r3, [r0, #12]
 800f1ac:	460c      	mov	r4, r1
 800f1ae:	46a8      	mov	r8, r5
 800f1b0:	4621      	mov	r1, r4
 800f1b2:	4630      	mov	r0, r6
 800f1b4:	3501      	adds	r5, #1
 800f1b6:	f007 fda7 	bl	8016d08 <put_memory>
 800f1ba:	42af      	cmp	r7, r5
 800f1bc:	60a4      	str	r4, [r4, #8]
 800f1be:	f884 800c 	strb.w	r8, [r4, #12]
 800f1c2:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f1c6:	d1f3      	bne.n	800f1b0 <rmw_uxrce_init_publisher_memory+0x20>
 800f1c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1cc:	4770      	bx	lr
 800f1ce:	bf00      	nop

0800f1d0 <rmw_uxrce_init_subscription_memory>:
 800f1d0:	b1e2      	cbz	r2, 800f20c <rmw_uxrce_init_subscription_memory+0x3c>
 800f1d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1d6:	7b05      	ldrb	r5, [r0, #12]
 800f1d8:	4606      	mov	r6, r0
 800f1da:	b9ad      	cbnz	r5, 800f208 <rmw_uxrce_init_subscription_memory+0x38>
 800f1dc:	23d8      	movs	r3, #216	@ 0xd8
 800f1de:	e9c0 5500 	strd	r5, r5, [r0]
 800f1e2:	6083      	str	r3, [r0, #8]
 800f1e4:	f240 1301 	movw	r3, #257	@ 0x101
 800f1e8:	4617      	mov	r7, r2
 800f1ea:	8183      	strh	r3, [r0, #12]
 800f1ec:	460c      	mov	r4, r1
 800f1ee:	46a8      	mov	r8, r5
 800f1f0:	4621      	mov	r1, r4
 800f1f2:	4630      	mov	r0, r6
 800f1f4:	3501      	adds	r5, #1
 800f1f6:	f007 fd87 	bl	8016d08 <put_memory>
 800f1fa:	42af      	cmp	r7, r5
 800f1fc:	60a4      	str	r4, [r4, #8]
 800f1fe:	f884 800c 	strb.w	r8, [r4, #12]
 800f202:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f206:	d1f3      	bne.n	800f1f0 <rmw_uxrce_init_subscription_memory+0x20>
 800f208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f20c:	4770      	bx	lr
 800f20e:	bf00      	nop

0800f210 <rmw_uxrce_init_node_memory>:
 800f210:	b1e2      	cbz	r2, 800f24c <rmw_uxrce_init_node_memory+0x3c>
 800f212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f216:	7b05      	ldrb	r5, [r0, #12]
 800f218:	4606      	mov	r6, r0
 800f21a:	b9ad      	cbnz	r5, 800f248 <rmw_uxrce_init_node_memory+0x38>
 800f21c:	23a4      	movs	r3, #164	@ 0xa4
 800f21e:	e9c0 5500 	strd	r5, r5, [r0]
 800f222:	6083      	str	r3, [r0, #8]
 800f224:	f240 1301 	movw	r3, #257	@ 0x101
 800f228:	4617      	mov	r7, r2
 800f22a:	8183      	strh	r3, [r0, #12]
 800f22c:	460c      	mov	r4, r1
 800f22e:	46a8      	mov	r8, r5
 800f230:	4621      	mov	r1, r4
 800f232:	4630      	mov	r0, r6
 800f234:	3501      	adds	r5, #1
 800f236:	f007 fd67 	bl	8016d08 <put_memory>
 800f23a:	42af      	cmp	r7, r5
 800f23c:	60a4      	str	r4, [r4, #8]
 800f23e:	f884 800c 	strb.w	r8, [r4, #12]
 800f242:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800f246:	d1f3      	bne.n	800f230 <rmw_uxrce_init_node_memory+0x20>
 800f248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f24c:	4770      	bx	lr
 800f24e:	bf00      	nop

0800f250 <rmw_uxrce_init_session_memory>:
 800f250:	b1ea      	cbz	r2, 800f28e <rmw_uxrce_init_session_memory+0x3e>
 800f252:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f256:	7b05      	ldrb	r5, [r0, #12]
 800f258:	4606      	mov	r6, r0
 800f25a:	b9b5      	cbnz	r5, 800f28a <rmw_uxrce_init_session_memory+0x3a>
 800f25c:	e9c0 5500 	strd	r5, r5, [r0]
 800f260:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800f264:	f240 1301 	movw	r3, #257	@ 0x101
 800f268:	4617      	mov	r7, r2
 800f26a:	f8c0 8008 	str.w	r8, [r0, #8]
 800f26e:	460c      	mov	r4, r1
 800f270:	8183      	strh	r3, [r0, #12]
 800f272:	46a9      	mov	r9, r5
 800f274:	4621      	mov	r1, r4
 800f276:	4630      	mov	r0, r6
 800f278:	3501      	adds	r5, #1
 800f27a:	f007 fd45 	bl	8016d08 <put_memory>
 800f27e:	42af      	cmp	r7, r5
 800f280:	60a4      	str	r4, [r4, #8]
 800f282:	f884 900c 	strb.w	r9, [r4, #12]
 800f286:	4444      	add	r4, r8
 800f288:	d1f4      	bne.n	800f274 <rmw_uxrce_init_session_memory+0x24>
 800f28a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f28e:	4770      	bx	lr

0800f290 <rmw_uxrce_init_topic_memory>:
 800f290:	b1e2      	cbz	r2, 800f2cc <rmw_uxrce_init_topic_memory+0x3c>
 800f292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f296:	7b05      	ldrb	r5, [r0, #12]
 800f298:	4606      	mov	r6, r0
 800f29a:	b9ad      	cbnz	r5, 800f2c8 <rmw_uxrce_init_topic_memory+0x38>
 800f29c:	231c      	movs	r3, #28
 800f29e:	e9c0 5500 	strd	r5, r5, [r0]
 800f2a2:	6083      	str	r3, [r0, #8]
 800f2a4:	f240 1301 	movw	r3, #257	@ 0x101
 800f2a8:	4617      	mov	r7, r2
 800f2aa:	8183      	strh	r3, [r0, #12]
 800f2ac:	460c      	mov	r4, r1
 800f2ae:	46a8      	mov	r8, r5
 800f2b0:	4621      	mov	r1, r4
 800f2b2:	4630      	mov	r0, r6
 800f2b4:	3501      	adds	r5, #1
 800f2b6:	f007 fd27 	bl	8016d08 <put_memory>
 800f2ba:	42af      	cmp	r7, r5
 800f2bc:	60a4      	str	r4, [r4, #8]
 800f2be:	f884 800c 	strb.w	r8, [r4, #12]
 800f2c2:	f104 041c 	add.w	r4, r4, #28
 800f2c6:	d1f3      	bne.n	800f2b0 <rmw_uxrce_init_topic_memory+0x20>
 800f2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2cc:	4770      	bx	lr
 800f2ce:	bf00      	nop

0800f2d0 <rmw_uxrce_init_static_input_buffer_memory>:
 800f2d0:	b1ea      	cbz	r2, 800f30e <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800f2d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2d6:	7b05      	ldrb	r5, [r0, #12]
 800f2d8:	4606      	mov	r6, r0
 800f2da:	b9b5      	cbnz	r5, 800f30a <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800f2dc:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800f2e0:	e9c0 5500 	strd	r5, r5, [r0]
 800f2e4:	6083      	str	r3, [r0, #8]
 800f2e6:	f240 1301 	movw	r3, #257	@ 0x101
 800f2ea:	4617      	mov	r7, r2
 800f2ec:	8183      	strh	r3, [r0, #12]
 800f2ee:	460c      	mov	r4, r1
 800f2f0:	46a8      	mov	r8, r5
 800f2f2:	4621      	mov	r1, r4
 800f2f4:	4630      	mov	r0, r6
 800f2f6:	3501      	adds	r5, #1
 800f2f8:	f007 fd06 	bl	8016d08 <put_memory>
 800f2fc:	42af      	cmp	r7, r5
 800f2fe:	60a4      	str	r4, [r4, #8]
 800f300:	f884 800c 	strb.w	r8, [r4, #12]
 800f304:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800f308:	d1f3      	bne.n	800f2f2 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800f30a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f30e:	4770      	bx	lr

0800f310 <rmw_uxrce_init_init_options_impl_memory>:
 800f310:	b1e2      	cbz	r2, 800f34c <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800f312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f316:	7b05      	ldrb	r5, [r0, #12]
 800f318:	4606      	mov	r6, r0
 800f31a:	b9ad      	cbnz	r5, 800f348 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800f31c:	232c      	movs	r3, #44	@ 0x2c
 800f31e:	e9c0 5500 	strd	r5, r5, [r0]
 800f322:	6083      	str	r3, [r0, #8]
 800f324:	f240 1301 	movw	r3, #257	@ 0x101
 800f328:	4617      	mov	r7, r2
 800f32a:	8183      	strh	r3, [r0, #12]
 800f32c:	460c      	mov	r4, r1
 800f32e:	46a8      	mov	r8, r5
 800f330:	4621      	mov	r1, r4
 800f332:	4630      	mov	r0, r6
 800f334:	3501      	adds	r5, #1
 800f336:	f007 fce7 	bl	8016d08 <put_memory>
 800f33a:	42af      	cmp	r7, r5
 800f33c:	60a4      	str	r4, [r4, #8]
 800f33e:	f884 800c 	strb.w	r8, [r4, #12]
 800f342:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800f346:	d1f3      	bne.n	800f330 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800f348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f34c:	4770      	bx	lr
 800f34e:	bf00      	nop

0800f350 <rmw_uxrce_init_wait_set_memory>:
 800f350:	b1e2      	cbz	r2, 800f38c <rmw_uxrce_init_wait_set_memory+0x3c>
 800f352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f356:	7b05      	ldrb	r5, [r0, #12]
 800f358:	4606      	mov	r6, r0
 800f35a:	b9ad      	cbnz	r5, 800f388 <rmw_uxrce_init_wait_set_memory+0x38>
 800f35c:	231c      	movs	r3, #28
 800f35e:	e9c0 5500 	strd	r5, r5, [r0]
 800f362:	6083      	str	r3, [r0, #8]
 800f364:	f240 1301 	movw	r3, #257	@ 0x101
 800f368:	4617      	mov	r7, r2
 800f36a:	8183      	strh	r3, [r0, #12]
 800f36c:	460c      	mov	r4, r1
 800f36e:	46a8      	mov	r8, r5
 800f370:	4621      	mov	r1, r4
 800f372:	4630      	mov	r0, r6
 800f374:	3501      	adds	r5, #1
 800f376:	f007 fcc7 	bl	8016d08 <put_memory>
 800f37a:	42af      	cmp	r7, r5
 800f37c:	60a4      	str	r4, [r4, #8]
 800f37e:	f884 800c 	strb.w	r8, [r4, #12]
 800f382:	f104 041c 	add.w	r4, r4, #28
 800f386:	d1f3      	bne.n	800f370 <rmw_uxrce_init_wait_set_memory+0x20>
 800f388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f38c:	4770      	bx	lr
 800f38e:	bf00      	nop

0800f390 <rmw_uxrce_init_guard_condition_memory>:
 800f390:	b1e2      	cbz	r2, 800f3cc <rmw_uxrce_init_guard_condition_memory+0x3c>
 800f392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f396:	7b05      	ldrb	r5, [r0, #12]
 800f398:	4606      	mov	r6, r0
 800f39a:	b9ad      	cbnz	r5, 800f3c8 <rmw_uxrce_init_guard_condition_memory+0x38>
 800f39c:	2320      	movs	r3, #32
 800f39e:	e9c0 5500 	strd	r5, r5, [r0]
 800f3a2:	6083      	str	r3, [r0, #8]
 800f3a4:	f240 1301 	movw	r3, #257	@ 0x101
 800f3a8:	4617      	mov	r7, r2
 800f3aa:	8183      	strh	r3, [r0, #12]
 800f3ac:	460c      	mov	r4, r1
 800f3ae:	46a8      	mov	r8, r5
 800f3b0:	4621      	mov	r1, r4
 800f3b2:	4630      	mov	r0, r6
 800f3b4:	3501      	adds	r5, #1
 800f3b6:	f007 fca7 	bl	8016d08 <put_memory>
 800f3ba:	42af      	cmp	r7, r5
 800f3bc:	60a4      	str	r4, [r4, #8]
 800f3be:	f884 800c 	strb.w	r8, [r4, #12]
 800f3c2:	f104 0420 	add.w	r4, r4, #32
 800f3c6:	d1f3      	bne.n	800f3b0 <rmw_uxrce_init_guard_condition_memory+0x20>
 800f3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3cc:	4770      	bx	lr
 800f3ce:	bf00      	nop

0800f3d0 <rmw_uxrce_fini_session_memory>:
 800f3d0:	4601      	mov	r1, r0
 800f3d2:	4801      	ldr	r0, [pc, #4]	@ (800f3d8 <rmw_uxrce_fini_session_memory+0x8>)
 800f3d4:	f007 bc98 	b.w	8016d08 <put_memory>
 800f3d8:	2000ad5c 	.word	0x2000ad5c

0800f3dc <rmw_uxrce_fini_node_memory>:
 800f3dc:	b538      	push	{r3, r4, r5, lr}
 800f3de:	4604      	mov	r4, r0
 800f3e0:	6800      	ldr	r0, [r0, #0]
 800f3e2:	b128      	cbz	r0, 800f3f0 <rmw_uxrce_fini_node_memory+0x14>
 800f3e4:	4b07      	ldr	r3, [pc, #28]	@ (800f404 <rmw_uxrce_fini_node_memory+0x28>)
 800f3e6:	6819      	ldr	r1, [r3, #0]
 800f3e8:	f7f0 ff1a 	bl	8000220 <strcmp>
 800f3ec:	b940      	cbnz	r0, 800f400 <rmw_uxrce_fini_node_memory+0x24>
 800f3ee:	6020      	str	r0, [r4, #0]
 800f3f0:	6861      	ldr	r1, [r4, #4]
 800f3f2:	b129      	cbz	r1, 800f400 <rmw_uxrce_fini_node_memory+0x24>
 800f3f4:	2500      	movs	r5, #0
 800f3f6:	4804      	ldr	r0, [pc, #16]	@ (800f408 <rmw_uxrce_fini_node_memory+0x2c>)
 800f3f8:	610d      	str	r5, [r1, #16]
 800f3fa:	f007 fc85 	bl	8016d08 <put_memory>
 800f3fe:	6065      	str	r5, [r4, #4]
 800f400:	bd38      	pop	{r3, r4, r5, pc}
 800f402:	bf00      	nop
 800f404:	0801af0c 	.word	0x0801af0c
 800f408:	2000ad2c 	.word	0x2000ad2c

0800f40c <rmw_uxrce_fini_publisher_memory>:
 800f40c:	b510      	push	{r4, lr}
 800f40e:	4604      	mov	r4, r0
 800f410:	6800      	ldr	r0, [r0, #0]
 800f412:	b128      	cbz	r0, 800f420 <rmw_uxrce_fini_publisher_memory+0x14>
 800f414:	4b06      	ldr	r3, [pc, #24]	@ (800f430 <rmw_uxrce_fini_publisher_memory+0x24>)
 800f416:	6819      	ldr	r1, [r3, #0]
 800f418:	f7f0 ff02 	bl	8000220 <strcmp>
 800f41c:	b938      	cbnz	r0, 800f42e <rmw_uxrce_fini_publisher_memory+0x22>
 800f41e:	6020      	str	r0, [r4, #0]
 800f420:	6861      	ldr	r1, [r4, #4]
 800f422:	b121      	cbz	r1, 800f42e <rmw_uxrce_fini_publisher_memory+0x22>
 800f424:	4803      	ldr	r0, [pc, #12]	@ (800f434 <rmw_uxrce_fini_publisher_memory+0x28>)
 800f426:	f007 fc6f 	bl	8016d08 <put_memory>
 800f42a:	2300      	movs	r3, #0
 800f42c:	6063      	str	r3, [r4, #4]
 800f42e:	bd10      	pop	{r4, pc}
 800f430:	0801af0c 	.word	0x0801af0c
 800f434:	2000ad3c 	.word	0x2000ad3c

0800f438 <rmw_uxrce_fini_subscription_memory>:
 800f438:	b510      	push	{r4, lr}
 800f43a:	4604      	mov	r4, r0
 800f43c:	6800      	ldr	r0, [r0, #0]
 800f43e:	b128      	cbz	r0, 800f44c <rmw_uxrce_fini_subscription_memory+0x14>
 800f440:	4b06      	ldr	r3, [pc, #24]	@ (800f45c <rmw_uxrce_fini_subscription_memory+0x24>)
 800f442:	6819      	ldr	r1, [r3, #0]
 800f444:	f7f0 feec 	bl	8000220 <strcmp>
 800f448:	b938      	cbnz	r0, 800f45a <rmw_uxrce_fini_subscription_memory+0x22>
 800f44a:	6020      	str	r0, [r4, #0]
 800f44c:	6861      	ldr	r1, [r4, #4]
 800f44e:	b121      	cbz	r1, 800f45a <rmw_uxrce_fini_subscription_memory+0x22>
 800f450:	4803      	ldr	r0, [pc, #12]	@ (800f460 <rmw_uxrce_fini_subscription_memory+0x28>)
 800f452:	f007 fc59 	bl	8016d08 <put_memory>
 800f456:	2300      	movs	r3, #0
 800f458:	6063      	str	r3, [r4, #4]
 800f45a:	bd10      	pop	{r4, pc}
 800f45c:	0801af0c 	.word	0x0801af0c
 800f460:	2000ad7c 	.word	0x2000ad7c

0800f464 <rmw_uxrce_fini_service_memory>:
 800f464:	b510      	push	{r4, lr}
 800f466:	4604      	mov	r4, r0
 800f468:	6800      	ldr	r0, [r0, #0]
 800f46a:	b128      	cbz	r0, 800f478 <rmw_uxrce_fini_service_memory+0x14>
 800f46c:	4b06      	ldr	r3, [pc, #24]	@ (800f488 <rmw_uxrce_fini_service_memory+0x24>)
 800f46e:	6819      	ldr	r1, [r3, #0]
 800f470:	f7f0 fed6 	bl	8000220 <strcmp>
 800f474:	b938      	cbnz	r0, 800f486 <rmw_uxrce_fini_service_memory+0x22>
 800f476:	6020      	str	r0, [r4, #0]
 800f478:	6861      	ldr	r1, [r4, #4]
 800f47a:	b121      	cbz	r1, 800f486 <rmw_uxrce_fini_service_memory+0x22>
 800f47c:	4803      	ldr	r0, [pc, #12]	@ (800f48c <rmw_uxrce_fini_service_memory+0x28>)
 800f47e:	f007 fc43 	bl	8016d08 <put_memory>
 800f482:	2300      	movs	r3, #0
 800f484:	6063      	str	r3, [r4, #4]
 800f486:	bd10      	pop	{r4, pc}
 800f488:	0801af0c 	.word	0x0801af0c
 800f48c:	2000ad4c 	.word	0x2000ad4c

0800f490 <rmw_uxrce_fini_client_memory>:
 800f490:	b510      	push	{r4, lr}
 800f492:	4604      	mov	r4, r0
 800f494:	6800      	ldr	r0, [r0, #0]
 800f496:	b128      	cbz	r0, 800f4a4 <rmw_uxrce_fini_client_memory+0x14>
 800f498:	4b06      	ldr	r3, [pc, #24]	@ (800f4b4 <rmw_uxrce_fini_client_memory+0x24>)
 800f49a:	6819      	ldr	r1, [r3, #0]
 800f49c:	f7f0 fec0 	bl	8000220 <strcmp>
 800f4a0:	b938      	cbnz	r0, 800f4b2 <rmw_uxrce_fini_client_memory+0x22>
 800f4a2:	6020      	str	r0, [r4, #0]
 800f4a4:	6861      	ldr	r1, [r4, #4]
 800f4a6:	b121      	cbz	r1, 800f4b2 <rmw_uxrce_fini_client_memory+0x22>
 800f4a8:	4803      	ldr	r0, [pc, #12]	@ (800f4b8 <rmw_uxrce_fini_client_memory+0x28>)
 800f4aa:	f007 fc2d 	bl	8016d08 <put_memory>
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	6063      	str	r3, [r4, #4]
 800f4b2:	bd10      	pop	{r4, pc}
 800f4b4:	0801af0c 	.word	0x0801af0c
 800f4b8:	2000645c 	.word	0x2000645c

0800f4bc <rmw_uxrce_fini_topic_memory>:
 800f4bc:	b510      	push	{r4, lr}
 800f4be:	4604      	mov	r4, r0
 800f4c0:	4621      	mov	r1, r4
 800f4c2:	4803      	ldr	r0, [pc, #12]	@ (800f4d0 <rmw_uxrce_fini_topic_memory+0x14>)
 800f4c4:	f007 fc20 	bl	8016d08 <put_memory>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	61a3      	str	r3, [r4, #24]
 800f4cc:	bd10      	pop	{r4, pc}
 800f4ce:	bf00      	nop
 800f4d0:	2000ad8c 	.word	0x2000ad8c

0800f4d4 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800f4d4:	b082      	sub	sp, #8
 800f4d6:	b530      	push	{r4, r5, lr}
 800f4d8:	4925      	ldr	r1, [pc, #148]	@ (800f570 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800f4da:	680d      	ldr	r5, [r1, #0]
 800f4dc:	ac03      	add	r4, sp, #12
 800f4de:	e884 000c 	stmia.w	r4, {r2, r3}
 800f4e2:	461c      	mov	r4, r3
 800f4e4:	2d00      	cmp	r5, #0
 800f4e6:	d041      	beq.n	800f56c <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800f4e8:	462b      	mov	r3, r5
 800f4ea:	2100      	movs	r1, #0
 800f4ec:	689a      	ldr	r2, [r3, #8]
 800f4ee:	685b      	ldr	r3, [r3, #4]
 800f4f0:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800f4f4:	4290      	cmp	r0, r2
 800f4f6:	bf08      	it	eq
 800f4f8:	3101      	addeq	r1, #1
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d1f6      	bne.n	800f4ec <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800f4fe:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f502:	2b02      	cmp	r3, #2
 800f504:	d029      	beq.n	800f55a <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f506:	d907      	bls.n	800f518 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f508:	2b03      	cmp	r3, #3
 800f50a:	d005      	beq.n	800f518 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f50c:	2100      	movs	r1, #0
 800f50e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f512:	4608      	mov	r0, r1
 800f514:	b002      	add	sp, #8
 800f516:	4770      	bx	lr
 800f518:	b314      	cbz	r4, 800f560 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f51a:	428c      	cmp	r4, r1
 800f51c:	d820      	bhi.n	800f560 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f51e:	2d00      	cmp	r5, #0
 800f520:	d0f4      	beq.n	800f50c <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800f522:	2100      	movs	r1, #0
 800f524:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800f528:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800f52c:	e002      	b.n	800f534 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800f52e:	686d      	ldr	r5, [r5, #4]
 800f530:	2d00      	cmp	r5, #0
 800f532:	d0ec      	beq.n	800f50e <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800f534:	68ab      	ldr	r3, [r5, #8]
 800f536:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800f53a:	4290      	cmp	r0, r2
 800f53c:	d1f7      	bne.n	800f52e <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f53e:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800f542:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800f546:	4562      	cmp	r2, ip
 800f548:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800f54c:	eb73 0e04 	sbcs.w	lr, r3, r4
 800f550:	daed      	bge.n	800f52e <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f552:	4694      	mov	ip, r2
 800f554:	461c      	mov	r4, r3
 800f556:	4629      	mov	r1, r5
 800f558:	e7e9      	b.n	800f52e <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f55a:	b10c      	cbz	r4, 800f560 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f55c:	428c      	cmp	r4, r1
 800f55e:	d9d5      	bls.n	800f50c <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800f560:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f564:	4802      	ldr	r0, [pc, #8]	@ (800f570 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800f566:	b002      	add	sp, #8
 800f568:	f007 bbbe 	b.w	8016ce8 <get_memory>
 800f56c:	4629      	mov	r1, r5
 800f56e:	e7c6      	b.n	800f4fe <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800f570:	2000ad6c 	.word	0x2000ad6c

0800f574 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800f574:	4b11      	ldr	r3, [pc, #68]	@ (800f5bc <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	b530      	push	{r4, r5, lr}
 800f57a:	b1e3      	cbz	r3, 800f5b6 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800f57c:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800f580:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800f584:	2400      	movs	r4, #0
 800f586:	e001      	b.n	800f58c <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800f588:	685b      	ldr	r3, [r3, #4]
 800f58a:	b193      	cbz	r3, 800f5b2 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800f58c:	689a      	ldr	r2, [r3, #8]
 800f58e:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800f592:	4288      	cmp	r0, r1
 800f594:	d1f8      	bne.n	800f588 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800f596:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800f59a:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800f59e:	4571      	cmp	r1, lr
 800f5a0:	eb72 050c 	sbcs.w	r5, r2, ip
 800f5a4:	daf0      	bge.n	800f588 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800f5a6:	461c      	mov	r4, r3
 800f5a8:	685b      	ldr	r3, [r3, #4]
 800f5aa:	468e      	mov	lr, r1
 800f5ac:	4694      	mov	ip, r2
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d1ec      	bne.n	800f58c <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800f5b2:	4620      	mov	r0, r4
 800f5b4:	bd30      	pop	{r4, r5, pc}
 800f5b6:	461c      	mov	r4, r3
 800f5b8:	4620      	mov	r0, r4
 800f5ba:	bd30      	pop	{r4, r5, pc}
 800f5bc:	2000ad6c 	.word	0x2000ad6c

0800f5c0 <rmw_uxrce_clean_expired_static_input_buffer>:
 800f5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5c4:	4b3c      	ldr	r3, [pc, #240]	@ (800f6b8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f5c6:	ed2d 8b06 	vpush	{d8-d10}
 800f5ca:	681f      	ldr	r7, [r3, #0]
 800f5cc:	b08d      	sub	sp, #52	@ 0x34
 800f5ce:	f7ff fd7f 	bl	800f0d0 <rmw_uros_epoch_nanos>
 800f5d2:	2f00      	cmp	r7, #0
 800f5d4:	d05d      	beq.n	800f692 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800f5d6:	46b8      	mov	r8, r7
 800f5d8:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800f6a0 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800f5dc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f5e0:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f5e4:	2b04      	cmp	r3, #4
 800f5e6:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800f6a8 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800f5ea:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800f6b0 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800f5ee:	4681      	mov	r9, r0
 800f5f0:	468a      	mov	sl, r1
 800f5f2:	ac04      	add	r4, sp, #16
 800f5f4:	d03f      	beq.n	800f676 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800f5f6:	2b05      	cmp	r3, #5
 800f5f8:	d044      	beq.n	800f684 <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800f5fa:	2b03      	cmp	r3, #3
 800f5fc:	d03b      	beq.n	800f676 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800f5fe:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f602:	ed8d ab06 	vstr	d10, [sp, #24]
 800f606:	ed8d 8b08 	vstr	d8, [sp, #32]
 800f60a:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800f60e:	ab08      	add	r3, sp, #32
 800f610:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f612:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f616:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f61a:	f007 f8b1 	bl	8016780 <rmw_time_equal>
 800f61e:	b118      	cbz	r0, 800f628 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800f620:	ed8d 9b04 	vstr	d9, [sp, #16]
 800f624:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f628:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f62c:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800f630:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800f634:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800f638:	f007 f8f6 	bl	8016828 <rmw_time_total_nsec>
 800f63c:	1830      	adds	r0, r6, r0
 800f63e:	eb47 0101 	adc.w	r1, r7, r1
 800f642:	4548      	cmp	r0, r9
 800f644:	eb71 030a 	sbcs.w	r3, r1, sl
 800f648:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800f64c:	db05      	blt.n	800f65a <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800f64e:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800f652:	4591      	cmp	r9, r2
 800f654:	eb7a 0303 	sbcs.w	r3, sl, r3
 800f658:	da03      	bge.n	800f662 <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800f65a:	4817      	ldr	r0, [pc, #92]	@ (800f6b8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f65c:	4641      	mov	r1, r8
 800f65e:	f007 fb53 	bl	8016d08 <put_memory>
 800f662:	f1bb 0f00 	cmp.w	fp, #0
 800f666:	d014      	beq.n	800f692 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800f668:	46d8      	mov	r8, fp
 800f66a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f66e:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f672:	2b04      	cmp	r3, #4
 800f674:	d1bf      	bne.n	800f5f6 <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800f676:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f67a:	3340      	adds	r3, #64	@ 0x40
 800f67c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f67e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f682:	e7c0      	b.n	800f606 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800f684:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f688:	3348      	adds	r3, #72	@ 0x48
 800f68a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f68c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f690:	e7b9      	b.n	800f606 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800f692:	b00d      	add	sp, #52	@ 0x34
 800f694:	ecbd 8b06 	vpop	{d8-d10}
 800f698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f69c:	f3af 8000 	nop.w
	...
 800f6a8:	00000001 	.word	0x00000001
 800f6ac:	00000000 	.word	0x00000000
 800f6b0:	0000001e 	.word	0x0000001e
 800f6b4:	00000000 	.word	0x00000000
 800f6b8:	2000ad6c 	.word	0x2000ad6c

0800f6bc <run_xrce_session>:
 800f6bc:	b510      	push	{r4, lr}
 800f6be:	788c      	ldrb	r4, [r1, #2]
 800f6c0:	b086      	sub	sp, #24
 800f6c2:	2c01      	cmp	r4, #1
 800f6c4:	f8ad 200e 	strh.w	r2, [sp, #14]
 800f6c8:	d00c      	beq.n	800f6e4 <run_xrce_session+0x28>
 800f6ca:	4619      	mov	r1, r3
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	9300      	str	r3, [sp, #0]
 800f6d0:	f10d 020e 	add.w	r2, sp, #14
 800f6d4:	f10d 0317 	add.w	r3, sp, #23
 800f6d8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f6dc:	f001 fb42 	bl	8010d64 <uxr_run_session_until_all_status>
 800f6e0:	b006      	add	sp, #24
 800f6e2:	bd10      	pop	{r4, pc}
 800f6e4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f6e8:	f000 ff56 	bl	8010598 <uxr_flash_output_streams>
 800f6ec:	4620      	mov	r0, r4
 800f6ee:	b006      	add	sp, #24
 800f6f0:	bd10      	pop	{r4, pc}
 800f6f2:	bf00      	nop

0800f6f4 <convert_qos_profile>:
 800f6f4:	7a4a      	ldrb	r2, [r1, #9]
 800f6f6:	f891 c008 	ldrb.w	ip, [r1, #8]
 800f6fa:	2a02      	cmp	r2, #2
 800f6fc:	bf18      	it	ne
 800f6fe:	2200      	movne	r2, #0
 800f700:	7002      	strb	r2, [r0, #0]
 800f702:	780a      	ldrb	r2, [r1, #0]
 800f704:	8889      	ldrh	r1, [r1, #4]
 800f706:	8081      	strh	r1, [r0, #4]
 800f708:	f1ac 0c02 	sub.w	ip, ip, #2
 800f70c:	f1a2 0202 	sub.w	r2, r2, #2
 800f710:	fabc fc8c 	clz	ip, ip
 800f714:	fab2 f282 	clz	r2, r2
 800f718:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800f71c:	0952      	lsrs	r2, r2, #5
 800f71e:	f880 c001 	strb.w	ip, [r0, #1]
 800f722:	7082      	strb	r2, [r0, #2]
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop

0800f728 <generate_type_name>:
 800f728:	b530      	push	{r4, r5, lr}
 800f72a:	2300      	movs	r3, #0
 800f72c:	700b      	strb	r3, [r1, #0]
 800f72e:	6803      	ldr	r3, [r0, #0]
 800f730:	b087      	sub	sp, #28
 800f732:	4614      	mov	r4, r2
 800f734:	b1d3      	cbz	r3, 800f76c <generate_type_name+0x44>
 800f736:	4a0f      	ldr	r2, [pc, #60]	@ (800f774 <generate_type_name+0x4c>)
 800f738:	4615      	mov	r5, r2
 800f73a:	9203      	str	r2, [sp, #12]
 800f73c:	9500      	str	r5, [sp, #0]
 800f73e:	6842      	ldr	r2, [r0, #4]
 800f740:	480d      	ldr	r0, [pc, #52]	@ (800f778 <generate_type_name+0x50>)
 800f742:	9001      	str	r0, [sp, #4]
 800f744:	4608      	mov	r0, r1
 800f746:	490d      	ldr	r1, [pc, #52]	@ (800f77c <generate_type_name+0x54>)
 800f748:	9204      	str	r2, [sp, #16]
 800f74a:	9105      	str	r1, [sp, #20]
 800f74c:	9102      	str	r1, [sp, #8]
 800f74e:	4a0c      	ldr	r2, [pc, #48]	@ (800f780 <generate_type_name+0x58>)
 800f750:	4621      	mov	r1, r4
 800f752:	f009 fcd7 	bl	8019104 <sniprintf>
 800f756:	2800      	cmp	r0, #0
 800f758:	db05      	blt.n	800f766 <generate_type_name+0x3e>
 800f75a:	4284      	cmp	r4, r0
 800f75c:	bfd4      	ite	le
 800f75e:	2000      	movle	r0, #0
 800f760:	2001      	movgt	r0, #1
 800f762:	b007      	add	sp, #28
 800f764:	bd30      	pop	{r4, r5, pc}
 800f766:	2000      	movs	r0, #0
 800f768:	b007      	add	sp, #28
 800f76a:	bd30      	pop	{r4, r5, pc}
 800f76c:	4b05      	ldr	r3, [pc, #20]	@ (800f784 <generate_type_name+0x5c>)
 800f76e:	4a01      	ldr	r2, [pc, #4]	@ (800f774 <generate_type_name+0x4c>)
 800f770:	461d      	mov	r5, r3
 800f772:	e7e2      	b.n	800f73a <generate_type_name+0x12>
 800f774:	0801a4c4 	.word	0x0801a4c4
 800f778:	0801a4dc 	.word	0x0801a4dc
 800f77c:	0801a4d8 	.word	0x0801a4d8
 800f780:	0801a4c8 	.word	0x0801a4c8
 800f784:	0801a74c 	.word	0x0801a74c

0800f788 <generate_topic_name>:
 800f788:	b510      	push	{r4, lr}
 800f78a:	b082      	sub	sp, #8
 800f78c:	4614      	mov	r4, r2
 800f78e:	9000      	str	r0, [sp, #0]
 800f790:	4b08      	ldr	r3, [pc, #32]	@ (800f7b4 <generate_topic_name+0x2c>)
 800f792:	4a09      	ldr	r2, [pc, #36]	@ (800f7b8 <generate_topic_name+0x30>)
 800f794:	4608      	mov	r0, r1
 800f796:	4621      	mov	r1, r4
 800f798:	f009 fcb4 	bl	8019104 <sniprintf>
 800f79c:	2800      	cmp	r0, #0
 800f79e:	db05      	blt.n	800f7ac <generate_topic_name+0x24>
 800f7a0:	4284      	cmp	r4, r0
 800f7a2:	bfd4      	ite	le
 800f7a4:	2000      	movle	r0, #0
 800f7a6:	2001      	movgt	r0, #1
 800f7a8:	b002      	add	sp, #8
 800f7aa:	bd10      	pop	{r4, pc}
 800f7ac:	2000      	movs	r0, #0
 800f7ae:	b002      	add	sp, #8
 800f7b0:	bd10      	pop	{r4, pc}
 800f7b2:	bf00      	nop
 800f7b4:	0801ab44 	.word	0x0801ab44
 800f7b8:	0801a4e0 	.word	0x0801a4e0

0800f7bc <is_uxrce_rmw_identifier_valid>:
 800f7bc:	b510      	push	{r4, lr}
 800f7be:	4604      	mov	r4, r0
 800f7c0:	b140      	cbz	r0, 800f7d4 <is_uxrce_rmw_identifier_valid+0x18>
 800f7c2:	f007 faf9 	bl	8016db8 <rmw_get_implementation_identifier>
 800f7c6:	4601      	mov	r1, r0
 800f7c8:	4620      	mov	r0, r4
 800f7ca:	f7f0 fd29 	bl	8000220 <strcmp>
 800f7ce:	fab0 f080 	clz	r0, r0
 800f7d2:	0940      	lsrs	r0, r0, #5
 800f7d4:	bd10      	pop	{r4, pc}
 800f7d6:	bf00      	nop

0800f7d8 <get_message_typesupport_handle>:
 800f7d8:	6883      	ldr	r3, [r0, #8]
 800f7da:	4718      	bx	r3

0800f7dc <get_message_typesupport_handle_function>:
 800f7dc:	b510      	push	{r4, lr}
 800f7de:	4604      	mov	r4, r0
 800f7e0:	6800      	ldr	r0, [r0, #0]
 800f7e2:	f7f0 fd1d 	bl	8000220 <strcmp>
 800f7e6:	2800      	cmp	r0, #0
 800f7e8:	bf0c      	ite	eq
 800f7ea:	4620      	moveq	r0, r4
 800f7ec:	2000      	movne	r0, #0
 800f7ee:	bd10      	pop	{r4, pc}

0800f7f0 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800f7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7f4:	6805      	ldr	r5, [r0, #0]
 800f7f6:	4604      	mov	r4, r0
 800f7f8:	4628      	mov	r0, r5
 800f7fa:	460e      	mov	r6, r1
 800f7fc:	f7f0 fd10 	bl	8000220 <strcmp>
 800f800:	b1c8      	cbz	r0, 800f836 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800f802:	4b11      	ldr	r3, [pc, #68]	@ (800f848 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	429d      	cmp	r5, r3
 800f808:	d112      	bne.n	800f830 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800f80a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800f80e:	f8d8 4000 	ldr.w	r4, [r8]
 800f812:	b16c      	cbz	r4, 800f830 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800f814:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f818:	2700      	movs	r7, #0
 800f81a:	3d04      	subs	r5, #4
 800f81c:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800f820:	4631      	mov	r1, r6
 800f822:	f7f0 fcfd 	bl	8000220 <strcmp>
 800f826:	00bb      	lsls	r3, r7, #2
 800f828:	b140      	cbz	r0, 800f83c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800f82a:	3701      	adds	r7, #1
 800f82c:	42bc      	cmp	r4, r7
 800f82e:	d1f5      	bne.n	800f81c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800f830:	2000      	movs	r0, #0
 800f832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f836:	4620      	mov	r0, r4
 800f838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f83c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f840:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f844:	58d3      	ldr	r3, [r2, r3]
 800f846:	4718      	bx	r3
 800f848:	200000fc 	.word	0x200000fc

0800f84c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f84c:	4b04      	ldr	r3, [pc, #16]	@ (800f860 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f84e:	681a      	ldr	r2, [r3, #0]
 800f850:	b10a      	cbz	r2, 800f856 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0xa>
 800f852:	4803      	ldr	r0, [pc, #12]	@ (800f860 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f854:	4770      	bx	lr
 800f856:	4a03      	ldr	r2, [pc, #12]	@ (800f864 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x18>)
 800f858:	4801      	ldr	r0, [pc, #4]	@ (800f860 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f85a:	6812      	ldr	r2, [r2, #0]
 800f85c:	601a      	str	r2, [r3, #0]
 800f85e:	4770      	bx	lr
 800f860:	2000010c 	.word	0x2000010c
 800f864:	200000fc 	.word	0x200000fc

0800f868 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f868:	4a02      	ldr	r2, [pc, #8]	@ (800f874 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0xc>)
 800f86a:	4b03      	ldr	r3, [pc, #12]	@ (800f878 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x10>)
 800f86c:	6812      	ldr	r2, [r2, #0]
 800f86e:	601a      	str	r2, [r3, #0]
 800f870:	4770      	bx	lr
 800f872:	bf00      	nop
 800f874:	200000fc 	.word	0x200000fc
 800f878:	2000010c 	.word	0x2000010c

0800f87c <std_msgs__msg__Float32__rosidl_typesupport_introspection_c__Float32_init_function>:
 800f87c:	f007 be50 	b.w	8017520 <std_msgs__msg__Float32__init>

0800f880 <std_msgs__msg__Float32__rosidl_typesupport_introspection_c__Float32_fini_function>:
 800f880:	f007 be52 	b.w	8017528 <std_msgs__msg__Float32__fini>

0800f884 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f884:	4b04      	ldr	r3, [pc, #16]	@ (800f898 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f886:	681a      	ldr	r2, [r3, #0]
 800f888:	b10a      	cbz	r2, 800f88e <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0xa>
 800f88a:	4803      	ldr	r0, [pc, #12]	@ (800f898 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f88c:	4770      	bx	lr
 800f88e:	4a03      	ldr	r2, [pc, #12]	@ (800f89c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x18>)
 800f890:	4801      	ldr	r0, [pc, #4]	@ (800f898 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f892:	6812      	ldr	r2, [r2, #0]
 800f894:	601a      	str	r2, [r3, #0]
 800f896:	4770      	bx	lr
 800f898:	20000154 	.word	0x20000154
 800f89c:	20000100 	.word	0x20000100

0800f8a0 <_Float32__max_serialized_size>:
 800f8a0:	b508      	push	{r3, lr}
 800f8a2:	2104      	movs	r1, #4
 800f8a4:	2000      	movs	r0, #0
 800f8a6:	f7fd f9fd 	bl	800cca4 <ucdr_alignment>
 800f8aa:	3004      	adds	r0, #4
 800f8ac:	bd08      	pop	{r3, pc}
 800f8ae:	bf00      	nop

0800f8b0 <_Float32__cdr_deserialize>:
 800f8b0:	b109      	cbz	r1, 800f8b6 <_Float32__cdr_deserialize+0x6>
 800f8b2:	f7fc bf79 	b.w	800c7a8 <ucdr_deserialize_float>
 800f8b6:	4608      	mov	r0, r1
 800f8b8:	4770      	bx	lr
 800f8ba:	bf00      	nop

0800f8bc <get_serialized_size_std_msgs__msg__Float32>:
 800f8bc:	b138      	cbz	r0, 800f8ce <get_serialized_size_std_msgs__msg__Float32+0x12>
 800f8be:	b508      	push	{r3, lr}
 800f8c0:	460b      	mov	r3, r1
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	2104      	movs	r1, #4
 800f8c6:	f7fd f9ed 	bl	800cca4 <ucdr_alignment>
 800f8ca:	3004      	adds	r0, #4
 800f8cc:	bd08      	pop	{r3, pc}
 800f8ce:	4770      	bx	lr

0800f8d0 <_Float32__cdr_serialize>:
 800f8d0:	b120      	cbz	r0, 800f8dc <_Float32__cdr_serialize+0xc>
 800f8d2:	ed90 0a00 	vldr	s0, [r0]
 800f8d6:	4608      	mov	r0, r1
 800f8d8:	f7fc bece 	b.w	800c678 <ucdr_serialize_float>
 800f8dc:	4770      	bx	lr
 800f8de:	bf00      	nop

0800f8e0 <_Float32__get_serialized_size>:
 800f8e0:	b130      	cbz	r0, 800f8f0 <_Float32__get_serialized_size+0x10>
 800f8e2:	b508      	push	{r3, lr}
 800f8e4:	2104      	movs	r1, #4
 800f8e6:	2000      	movs	r0, #0
 800f8e8:	f7fd f9dc 	bl	800cca4 <ucdr_alignment>
 800f8ec:	3004      	adds	r0, #4
 800f8ee:	bd08      	pop	{r3, pc}
 800f8f0:	4770      	bx	lr
 800f8f2:	bf00      	nop

0800f8f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f8f4:	4800      	ldr	r0, [pc, #0]	@ (800f8f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float32+0x4>)
 800f8f6:	4770      	bx	lr
 800f8f8:	20000160 	.word	0x20000160

0800f8fc <amt212ev_interfaces__msg__AmtRead__init>:
 800f8fc:	3800      	subs	r0, #0
 800f8fe:	bf18      	it	ne
 800f900:	2001      	movne	r0, #1
 800f902:	4770      	bx	lr

0800f904 <amt212ev_interfaces__msg__AmtRead__fini>:
 800f904:	4770      	bx	lr
 800f906:	bf00      	nop

0800f908 <uxr_buffer_delete_entity>:
 800f908:	b510      	push	{r4, lr}
 800f90a:	2300      	movs	r3, #0
 800f90c:	b08e      	sub	sp, #56	@ 0x38
 800f90e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f912:	2303      	movs	r3, #3
 800f914:	9300      	str	r3, [sp, #0]
 800f916:	2204      	movs	r2, #4
 800f918:	ab06      	add	r3, sp, #24
 800f91a:	4604      	mov	r4, r0
 800f91c:	9103      	str	r1, [sp, #12]
 800f91e:	f001 fcc7 	bl	80112b0 <uxr_prepare_stream_to_write_submessage>
 800f922:	b918      	cbnz	r0, 800f92c <uxr_buffer_delete_entity+0x24>
 800f924:	4604      	mov	r4, r0
 800f926:	4620      	mov	r0, r4
 800f928:	b00e      	add	sp, #56	@ 0x38
 800f92a:	bd10      	pop	{r4, pc}
 800f92c:	9902      	ldr	r1, [sp, #8]
 800f92e:	aa05      	add	r2, sp, #20
 800f930:	4620      	mov	r0, r4
 800f932:	f001 fdf3 	bl	801151c <uxr_init_base_object_request>
 800f936:	a905      	add	r1, sp, #20
 800f938:	4604      	mov	r4, r0
 800f93a:	a806      	add	r0, sp, #24
 800f93c:	f003 fcea 	bl	8013314 <uxr_serialize_DELETE_Payload>
 800f940:	4620      	mov	r0, r4
 800f942:	b00e      	add	sp, #56	@ 0x38
 800f944:	bd10      	pop	{r4, pc}
 800f946:	bf00      	nop

0800f948 <uxr_common_create_entity>:
 800f948:	b510      	push	{r4, lr}
 800f94a:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800f94e:	b08c      	sub	sp, #48	@ 0x30
 800f950:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800f954:	f1bc 0f01 	cmp.w	ip, #1
 800f958:	bf0c      	ite	eq
 800f95a:	f003 0201 	andeq.w	r2, r3, #1
 800f95e:	2200      	movne	r2, #0
 800f960:	330e      	adds	r3, #14
 800f962:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800f966:	9101      	str	r1, [sp, #4]
 800f968:	441a      	add	r2, r3
 800f96a:	2301      	movs	r3, #1
 800f96c:	9300      	str	r3, [sp, #0]
 800f96e:	9903      	ldr	r1, [sp, #12]
 800f970:	ab04      	add	r3, sp, #16
 800f972:	b292      	uxth	r2, r2
 800f974:	4604      	mov	r4, r0
 800f976:	f001 fc9b 	bl	80112b0 <uxr_prepare_stream_to_write_submessage>
 800f97a:	b918      	cbnz	r0, 800f984 <uxr_common_create_entity+0x3c>
 800f97c:	4604      	mov	r4, r0
 800f97e:	4620      	mov	r0, r4
 800f980:	b00c      	add	sp, #48	@ 0x30
 800f982:	bd10      	pop	{r4, pc}
 800f984:	9902      	ldr	r1, [sp, #8]
 800f986:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f988:	4620      	mov	r0, r4
 800f98a:	f001 fdc7 	bl	801151c <uxr_init_base_object_request>
 800f98e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f990:	4604      	mov	r4, r0
 800f992:	a804      	add	r0, sp, #16
 800f994:	f003 fc06 	bl	80131a4 <uxr_serialize_CREATE_Payload>
 800f998:	4620      	mov	r0, r4
 800f99a:	b00c      	add	sp, #48	@ 0x30
 800f99c:	bd10      	pop	{r4, pc}
 800f99e:	bf00      	nop

0800f9a0 <uxr_buffer_create_participant_bin>:
 800f9a0:	b570      	push	{r4, r5, r6, lr}
 800f9a2:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800f9a6:	ac11      	add	r4, sp, #68	@ 0x44
 800f9a8:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800f9ac:	2303      	movs	r3, #3
 800f9ae:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800f9b2:	7223      	strb	r3, [r4, #8]
 800f9b4:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800f9b6:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800f9ba:	2201      	movs	r2, #1
 800f9bc:	2100      	movs	r1, #0
 800f9be:	4605      	mov	r5, r0
 800f9c0:	7122      	strb	r2, [r4, #4]
 800f9c2:	f88d 1014 	strb.w	r1, [sp, #20]
 800f9c6:	b1cb      	cbz	r3, 800f9fc <uxr_buffer_create_participant_bin+0x5c>
 800f9c8:	f88d 201c 	strb.w	r2, [sp, #28]
 800f9cc:	9308      	str	r3, [sp, #32]
 800f9ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f9d2:	a915      	add	r1, sp, #84	@ 0x54
 800f9d4:	a809      	add	r0, sp, #36	@ 0x24
 800f9d6:	f7fd f961 	bl	800cc9c <ucdr_init_buffer>
 800f9da:	a905      	add	r1, sp, #20
 800f9dc:	a809      	add	r0, sp, #36	@ 0x24
 800f9de:	f002 ffc3 	bl	8012968 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800f9e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f9e4:	9600      	str	r6, [sp, #0]
 800f9e6:	9401      	str	r4, [sp, #4]
 800f9e8:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f9ec:	60e3      	str	r3, [r4, #12]
 800f9ee:	4628      	mov	r0, r5
 800f9f0:	b29b      	uxth	r3, r3
 800f9f2:	f7ff ffa9 	bl	800f948 <uxr_common_create_entity>
 800f9f6:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800f9fa:	bd70      	pop	{r4, r5, r6, pc}
 800f9fc:	f88d 301c 	strb.w	r3, [sp, #28]
 800fa00:	e7e5      	b.n	800f9ce <uxr_buffer_create_participant_bin+0x2e>
 800fa02:	bf00      	nop

0800fa04 <uxr_buffer_create_topic_bin>:
 800fa04:	b570      	push	{r4, r5, r6, lr}
 800fa06:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800fa0a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fa0e:	9105      	str	r1, [sp, #20]
 800fa10:	4605      	mov	r5, r0
 800fa12:	a997      	add	r1, sp, #604	@ 0x25c
 800fa14:	4618      	mov	r0, r3
 800fa16:	2302      	movs	r3, #2
 800fa18:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800fa1c:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800fa20:	f000 fa58 	bl	800fed4 <uxr_object_id_to_raw>
 800fa24:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800fa26:	9306      	str	r3, [sp, #24]
 800fa28:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800fa2a:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa2c:	2303      	movs	r3, #3
 800fa2e:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800fa32:	2301      	movs	r3, #1
 800fa34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fa38:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800fa3c:	a917      	add	r1, sp, #92	@ 0x5c
 800fa3e:	2300      	movs	r3, #0
 800fa40:	a80b      	add	r0, sp, #44	@ 0x2c
 800fa42:	f88d 301c 	strb.w	r3, [sp, #28]
 800fa46:	f7fd f929 	bl	800cc9c <ucdr_init_buffer>
 800fa4a:	a906      	add	r1, sp, #24
 800fa4c:	a80b      	add	r0, sp, #44	@ 0x2c
 800fa4e:	f002 ffad 	bl	80129ac <uxr_serialize_OBJK_Topic_Binary>
 800fa52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa54:	9316      	str	r3, [sp, #88]	@ 0x58
 800fa56:	ac13      	add	r4, sp, #76	@ 0x4c
 800fa58:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fa5c:	9600      	str	r6, [sp, #0]
 800fa5e:	9401      	str	r4, [sp, #4]
 800fa60:	b29b      	uxth	r3, r3
 800fa62:	4628      	mov	r0, r5
 800fa64:	f7ff ff70 	bl	800f948 <uxr_common_create_entity>
 800fa68:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800fa6c:	bd70      	pop	{r4, r5, r6, pc}
 800fa6e:	bf00      	nop

0800fa70 <uxr_buffer_create_publisher_bin>:
 800fa70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa72:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 800fa76:	4605      	mov	r5, r0
 800fa78:	9105      	str	r1, [sp, #20]
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	2603      	movs	r6, #3
 800fa7e:	a992      	add	r1, sp, #584	@ 0x248
 800fa80:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fa84:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 800fa88:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 800fa8c:	f000 fa22 	bl	800fed4 <uxr_object_id_to_raw>
 800fa90:	2300      	movs	r3, #0
 800fa92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fa96:	a912      	add	r1, sp, #72	@ 0x48
 800fa98:	a806      	add	r0, sp, #24
 800fa9a:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800fa9e:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800faa2:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 800faa6:	f7fd f8f9 	bl	800cc9c <ucdr_init_buffer>
 800faaa:	a993      	add	r1, sp, #588	@ 0x24c
 800faac:	a806      	add	r0, sp, #24
 800faae:	f003 f831 	bl	8012b14 <uxr_serialize_OBJK_Publisher_Binary>
 800fab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fab4:	9311      	str	r3, [sp, #68]	@ 0x44
 800fab6:	ac0e      	add	r4, sp, #56	@ 0x38
 800fab8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fabc:	9700      	str	r7, [sp, #0]
 800fabe:	9401      	str	r4, [sp, #4]
 800fac0:	b29b      	uxth	r3, r3
 800fac2:	4628      	mov	r0, r5
 800fac4:	f7ff ff40 	bl	800f948 <uxr_common_create_entity>
 800fac8:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800facc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800face:	bf00      	nop

0800fad0 <uxr_buffer_create_subscriber_bin>:
 800fad0:	b570      	push	{r4, r5, r6, lr}
 800fad2:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800fad6:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fada:	9105      	str	r1, [sp, #20]
 800fadc:	4605      	mov	r5, r0
 800fade:	a992      	add	r1, sp, #584	@ 0x248
 800fae0:	4618      	mov	r0, r3
 800fae2:	2304      	movs	r3, #4
 800fae4:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800fae8:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800faec:	f000 f9f2 	bl	800fed4 <uxr_object_id_to_raw>
 800faf0:	2300      	movs	r3, #0
 800faf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800faf6:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800fafa:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800fafe:	a912      	add	r1, sp, #72	@ 0x48
 800fb00:	2303      	movs	r3, #3
 800fb02:	a806      	add	r0, sp, #24
 800fb04:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800fb08:	f7fd f8c8 	bl	800cc9c <ucdr_init_buffer>
 800fb0c:	a993      	add	r1, sp, #588	@ 0x24c
 800fb0e:	a806      	add	r0, sp, #24
 800fb10:	f003 f8b0 	bl	8012c74 <uxr_serialize_OBJK_Subscriber_Binary>
 800fb14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb16:	9311      	str	r3, [sp, #68]	@ 0x44
 800fb18:	ac0e      	add	r4, sp, #56	@ 0x38
 800fb1a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fb1e:	9600      	str	r6, [sp, #0]
 800fb20:	9401      	str	r4, [sp, #4]
 800fb22:	b29b      	uxth	r3, r3
 800fb24:	4628      	mov	r0, r5
 800fb26:	f7ff ff0f 	bl	800f948 <uxr_common_create_entity>
 800fb2a:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800fb2e:	bd70      	pop	{r4, r5, r6, pc}

0800fb30 <uxr_buffer_create_datawriter_bin>:
 800fb30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb34:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800fb38:	ac1d      	add	r4, sp, #116	@ 0x74
 800fb3a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fb3e:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 800fb42:	9105      	str	r1, [sp, #20]
 800fb44:	4606      	mov	r6, r0
 800fb46:	a9a1      	add	r1, sp, #644	@ 0x284
 800fb48:	4618      	mov	r0, r3
 800fb4a:	2305      	movs	r3, #5
 800fb4c:	7123      	strb	r3, [r4, #4]
 800fb4e:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 800fb52:	2703      	movs	r7, #3
 800fb54:	f000 f9be 	bl	800fed4 <uxr_object_id_to_raw>
 800fb58:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800fb5a:	7227      	strb	r7, [r4, #8]
 800fb5c:	a90e      	add	r1, sp, #56	@ 0x38
 800fb5e:	f000 f9b9 	bl	800fed4 <uxr_object_id_to_raw>
 800fb62:	2300      	movs	r3, #0
 800fb64:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 800fb68:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 800fb6c:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 800fb70:	3d00      	subs	r5, #0
 800fb72:	bf18      	it	ne
 800fb74:	2501      	movne	r5, #1
 800fb76:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800fb7a:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800fb7e:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800fb82:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fb86:	2301      	movs	r3, #1
 800fb88:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800fb8c:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 800fb90:	bb8a      	cbnz	r2, 800fbf6 <uxr_buffer_create_datawriter_bin+0xc6>
 800fb92:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fb96:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800fb9a:	f04f 0c13 	mov.w	ip, #19
 800fb9e:	250b      	movs	r5, #11
 800fba0:	2221      	movs	r2, #33	@ 0x21
 800fba2:	2111      	movs	r1, #17
 800fba4:	2009      	movs	r0, #9
 800fba6:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 800fbaa:	b923      	cbnz	r3, 800fbb6 <uxr_buffer_create_datawriter_bin+0x86>
 800fbac:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 800fbb0:	4672      	mov	r2, lr
 800fbb2:	4661      	mov	r1, ip
 800fbb4:	4628      	mov	r0, r5
 800fbb6:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 800fbba:	2b01      	cmp	r3, #1
 800fbbc:	d025      	beq.n	800fc0a <uxr_buffer_create_datawriter_bin+0xda>
 800fbbe:	2b03      	cmp	r3, #3
 800fbc0:	d029      	beq.n	800fc16 <uxr_buffer_create_datawriter_bin+0xe6>
 800fbc2:	b32b      	cbz	r3, 800fc10 <uxr_buffer_create_datawriter_bin+0xe0>
 800fbc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fbc8:	a921      	add	r1, sp, #132	@ 0x84
 800fbca:	a806      	add	r0, sp, #24
 800fbcc:	f7fd f866 	bl	800cc9c <ucdr_init_buffer>
 800fbd0:	a90e      	add	r1, sp, #56	@ 0x38
 800fbd2:	a806      	add	r0, sp, #24
 800fbd4:	f003 f900 	bl	8012dd8 <uxr_serialize_OBJK_DataWriter_Binary>
 800fbd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbda:	f8cd 8000 	str.w	r8, [sp]
 800fbde:	9401      	str	r4, [sp, #4]
 800fbe0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fbe4:	60e3      	str	r3, [r4, #12]
 800fbe6:	4630      	mov	r0, r6
 800fbe8:	b29b      	uxth	r3, r3
 800fbea:	f7ff fead 	bl	800f948 <uxr_common_create_entity>
 800fbee:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800fbf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbf6:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 800fbfa:	f04f 0c12 	mov.w	ip, #18
 800fbfe:	250a      	movs	r5, #10
 800fc00:	2220      	movs	r2, #32
 800fc02:	2110      	movs	r1, #16
 800fc04:	2008      	movs	r0, #8
 800fc06:	2702      	movs	r7, #2
 800fc08:	e7cd      	b.n	800fba6 <uxr_buffer_create_datawriter_bin+0x76>
 800fc0a:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 800fc0e:	e7d9      	b.n	800fbc4 <uxr_buffer_create_datawriter_bin+0x94>
 800fc10:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 800fc14:	e7d6      	b.n	800fbc4 <uxr_buffer_create_datawriter_bin+0x94>
 800fc16:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 800fc1a:	e7d3      	b.n	800fbc4 <uxr_buffer_create_datawriter_bin+0x94>

0800fc1c <uxr_buffer_create_datareader_bin>:
 800fc1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc20:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800fc24:	ac1f      	add	r4, sp, #124	@ 0x7c
 800fc26:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fc2a:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 800fc2e:	9105      	str	r1, [sp, #20]
 800fc30:	4606      	mov	r6, r0
 800fc32:	a9a3      	add	r1, sp, #652	@ 0x28c
 800fc34:	4618      	mov	r0, r3
 800fc36:	2306      	movs	r3, #6
 800fc38:	7123      	strb	r3, [r4, #4]
 800fc3a:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 800fc3e:	2703      	movs	r7, #3
 800fc40:	f000 f948 	bl	800fed4 <uxr_object_id_to_raw>
 800fc44:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800fc46:	7227      	strb	r7, [r4, #8]
 800fc48:	a90e      	add	r1, sp, #56	@ 0x38
 800fc4a:	f000 f943 	bl	800fed4 <uxr_object_id_to_raw>
 800fc4e:	2300      	movs	r3, #0
 800fc50:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 800fc54:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 800fc58:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 800fc5c:	3d00      	subs	r5, #0
 800fc5e:	bf18      	it	ne
 800fc60:	2501      	movne	r5, #1
 800fc62:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 800fc66:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800fc6a:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800fc6e:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800fc72:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fc76:	2301      	movs	r3, #1
 800fc78:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800fc7c:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 800fc80:	bb8a      	cbnz	r2, 800fce6 <uxr_buffer_create_datareader_bin+0xca>
 800fc82:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fc86:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800fc8a:	f04f 0c13 	mov.w	ip, #19
 800fc8e:	250b      	movs	r5, #11
 800fc90:	2221      	movs	r2, #33	@ 0x21
 800fc92:	2111      	movs	r1, #17
 800fc94:	2009      	movs	r0, #9
 800fc96:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 800fc9a:	b923      	cbnz	r3, 800fca6 <uxr_buffer_create_datareader_bin+0x8a>
 800fc9c:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 800fca0:	4672      	mov	r2, lr
 800fca2:	4661      	mov	r1, ip
 800fca4:	4628      	mov	r0, r5
 800fca6:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 800fcaa:	2b01      	cmp	r3, #1
 800fcac:	d025      	beq.n	800fcfa <uxr_buffer_create_datareader_bin+0xde>
 800fcae:	2b03      	cmp	r3, #3
 800fcb0:	d029      	beq.n	800fd06 <uxr_buffer_create_datareader_bin+0xea>
 800fcb2:	b32b      	cbz	r3, 800fd00 <uxr_buffer_create_datareader_bin+0xe4>
 800fcb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fcb8:	a923      	add	r1, sp, #140	@ 0x8c
 800fcba:	a806      	add	r0, sp, #24
 800fcbc:	f7fc ffee 	bl	800cc9c <ucdr_init_buffer>
 800fcc0:	a90e      	add	r1, sp, #56	@ 0x38
 800fcc2:	a806      	add	r0, sp, #24
 800fcc4:	f003 f84c 	bl	8012d60 <uxr_serialize_OBJK_DataReader_Binary>
 800fcc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fcca:	f8cd 8000 	str.w	r8, [sp]
 800fcce:	9401      	str	r4, [sp, #4]
 800fcd0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fcd4:	60e3      	str	r3, [r4, #12]
 800fcd6:	4630      	mov	r0, r6
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	f7ff fe35 	bl	800f948 <uxr_common_create_entity>
 800fcde:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800fce2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fce6:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 800fcea:	f04f 0c12 	mov.w	ip, #18
 800fcee:	250a      	movs	r5, #10
 800fcf0:	2220      	movs	r2, #32
 800fcf2:	2110      	movs	r1, #16
 800fcf4:	2008      	movs	r0, #8
 800fcf6:	2702      	movs	r7, #2
 800fcf8:	e7cd      	b.n	800fc96 <uxr_buffer_create_datareader_bin+0x7a>
 800fcfa:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 800fcfe:	e7d9      	b.n	800fcb4 <uxr_buffer_create_datareader_bin+0x98>
 800fd00:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 800fd04:	e7d6      	b.n	800fcb4 <uxr_buffer_create_datareader_bin+0x98>
 800fd06:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 800fd0a:	e7d3      	b.n	800fcb4 <uxr_buffer_create_datareader_bin+0x98>

0800fd0c <get_custom_error>:
 800fd0c:	4b01      	ldr	r3, [pc, #4]	@ (800fd14 <get_custom_error+0x8>)
 800fd0e:	7818      	ldrb	r0, [r3, #0]
 800fd10:	4770      	bx	lr
 800fd12:	bf00      	nop
 800fd14:	2000adac 	.word	0x2000adac

0800fd18 <recv_custom_msg>:
 800fd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd1c:	4693      	mov	fp, r2
 800fd1e:	b089      	sub	sp, #36	@ 0x24
 800fd20:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 800fd24:	9305      	str	r3, [sp, #20]
 800fd26:	468a      	mov	sl, r1
 800fd28:	2100      	movs	r1, #0
 800fd2a:	4604      	mov	r4, r0
 800fd2c:	f88d 101e 	strb.w	r1, [sp, #30]
 800fd30:	b322      	cbz	r2, 800fd7c <recv_custom_msg+0x64>
 800fd32:	f200 2902 	addw	r9, r0, #514	@ 0x202
 800fd36:	f10d 081f 	add.w	r8, sp, #31
 800fd3a:	af05      	add	r7, sp, #20
 800fd3c:	f10d 061e 	add.w	r6, sp, #30
 800fd40:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800fd44:	e002      	b.n	800fd4c <recv_custom_msg+0x34>
 800fd46:	9b05      	ldr	r3, [sp, #20]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	dd0f      	ble.n	800fd6c <recv_custom_msg+0x54>
 800fd4c:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 800fd50:	4623      	mov	r3, r4
 800fd52:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800fd56:	e9cd 5600 	strd	r5, r6, [sp]
 800fd5a:	4622      	mov	r2, r4
 800fd5c:	4648      	mov	r0, r9
 800fd5e:	f001 fe0b 	bl	8011978 <uxr_read_framed_msg>
 800fd62:	2800      	cmp	r0, #0
 800fd64:	d0ef      	beq.n	800fd46 <recv_custom_msg+0x2e>
 800fd66:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800fd6a:	b1b3      	cbz	r3, 800fd9a <recv_custom_msg+0x82>
 800fd6c:	4b0f      	ldr	r3, [pc, #60]	@ (800fdac <recv_custom_msg+0x94>)
 800fd6e:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800fd72:	701a      	strb	r2, [r3, #0]
 800fd74:	2000      	movs	r0, #0
 800fd76:	b009      	add	sp, #36	@ 0x24
 800fd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd7c:	f10d 021f 	add.w	r2, sp, #31
 800fd80:	9200      	str	r2, [sp, #0]
 800fd82:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 800fd86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd8a:	4601      	mov	r1, r0
 800fd8c:	47a8      	blx	r5
 800fd8e:	2800      	cmp	r0, #0
 800fd90:	d0ec      	beq.n	800fd6c <recv_custom_msg+0x54>
 800fd92:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d1e8      	bne.n	800fd6c <recv_custom_msg+0x54>
 800fd9a:	f8cb 0000 	str.w	r0, [fp]
 800fd9e:	2001      	movs	r0, #1
 800fda0:	f8ca 4000 	str.w	r4, [sl]
 800fda4:	b009      	add	sp, #36	@ 0x24
 800fda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdaa:	bf00      	nop
 800fdac:	2000adac 	.word	0x2000adac

0800fdb0 <send_custom_msg>:
 800fdb0:	b530      	push	{r4, r5, lr}
 800fdb2:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 800fdb6:	b087      	sub	sp, #28
 800fdb8:	4615      	mov	r5, r2
 800fdba:	b974      	cbnz	r4, 800fdda <send_custom_msg+0x2a>
 800fdbc:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 800fdc0:	f10d 0317 	add.w	r3, sp, #23
 800fdc4:	47a0      	blx	r4
 800fdc6:	b108      	cbz	r0, 800fdcc <send_custom_msg+0x1c>
 800fdc8:	42a8      	cmp	r0, r5
 800fdca:	d015      	beq.n	800fdf8 <send_custom_msg+0x48>
 800fdcc:	4b0c      	ldr	r3, [pc, #48]	@ (800fe00 <send_custom_msg+0x50>)
 800fdce:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800fdd2:	701a      	strb	r2, [r3, #0]
 800fdd4:	2000      	movs	r0, #0
 800fdd6:	b007      	add	sp, #28
 800fdd8:	bd30      	pop	{r4, r5, pc}
 800fdda:	460b      	mov	r3, r1
 800fddc:	2200      	movs	r2, #0
 800fdde:	f10d 0117 	add.w	r1, sp, #23
 800fde2:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800fde6:	4602      	mov	r2, r0
 800fde8:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 800fdec:	9500      	str	r5, [sp, #0]
 800fdee:	f200 2002 	addw	r0, r0, #514	@ 0x202
 800fdf2:	f001 fbc9 	bl	8011588 <uxr_write_framed_msg>
 800fdf6:	e7e6      	b.n	800fdc6 <send_custom_msg+0x16>
 800fdf8:	2001      	movs	r0, #1
 800fdfa:	b007      	add	sp, #28
 800fdfc:	bd30      	pop	{r4, r5, pc}
 800fdfe:	bf00      	nop
 800fe00:	2000adac 	.word	0x2000adac

0800fe04 <uxr_set_custom_transport_callbacks>:
 800fe04:	b410      	push	{r4}
 800fe06:	9c01      	ldr	r4, [sp, #4]
 800fe08:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 800fe0c:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 800fe10:	9b02      	ldr	r3, [sp, #8]
 800fe12:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 800fe16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe1a:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 800fe1e:	4770      	bx	lr

0800fe20 <uxr_init_custom_transport>:
 800fe20:	b538      	push	{r3, r4, r5, lr}
 800fe22:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 800fe26:	b303      	cbz	r3, 800fe6a <uxr_init_custom_transport+0x4a>
 800fe28:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 800fe2c:	4604      	mov	r4, r0
 800fe2e:	b1e2      	cbz	r2, 800fe6a <uxr_init_custom_transport+0x4a>
 800fe30:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 800fe34:	b1ca      	cbz	r2, 800fe6a <uxr_init_custom_transport+0x4a>
 800fe36:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 800fe3a:	b1b2      	cbz	r2, 800fe6a <uxr_init_custom_transport+0x4a>
 800fe3c:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 800fe40:	4798      	blx	r3
 800fe42:	4605      	mov	r5, r0
 800fe44:	b188      	cbz	r0, 800fe6a <uxr_init_custom_transport+0x4a>
 800fe46:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 800fe4a:	b98b      	cbnz	r3, 800fe70 <uxr_init_custom_transport+0x50>
 800fe4c:	490b      	ldr	r1, [pc, #44]	@ (800fe7c <uxr_init_custom_transport+0x5c>)
 800fe4e:	4b0c      	ldr	r3, [pc, #48]	@ (800fe80 <uxr_init_custom_transport+0x60>)
 800fe50:	4a0c      	ldr	r2, [pc, #48]	@ (800fe84 <uxr_init_custom_transport+0x64>)
 800fe52:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 800fe56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe5a:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 800fe5e:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 800fe62:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 800fe66:	4628      	mov	r0, r5
 800fe68:	bd38      	pop	{r3, r4, r5, pc}
 800fe6a:	2500      	movs	r5, #0
 800fe6c:	4628      	mov	r0, r5
 800fe6e:	bd38      	pop	{r3, r4, r5, pc}
 800fe70:	2100      	movs	r1, #0
 800fe72:	f204 2002 	addw	r0, r4, #514	@ 0x202
 800fe76:	f001 fb81 	bl	801157c <uxr_init_framing_io>
 800fe7a:	e7e7      	b.n	800fe4c <uxr_init_custom_transport+0x2c>
 800fe7c:	0800fdb1 	.word	0x0800fdb1
 800fe80:	0800fd19 	.word	0x0800fd19
 800fe84:	0800fd0d 	.word	0x0800fd0d

0800fe88 <uxr_close_custom_transport>:
 800fe88:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 800fe8c:	4718      	bx	r3
 800fe8e:	bf00      	nop

0800fe90 <uxr_object_id>:
 800fe90:	b082      	sub	sp, #8
 800fe92:	2300      	movs	r3, #0
 800fe94:	f88d 1006 	strb.w	r1, [sp, #6]
 800fe98:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800fe9c:	f360 030f 	bfi	r3, r0, #0, #16
 800fea0:	f362 431f 	bfi	r3, r2, #16, #16
 800fea4:	4618      	mov	r0, r3
 800fea6:	b002      	add	sp, #8
 800fea8:	4770      	bx	lr
 800feaa:	bf00      	nop

0800feac <uxr_object_id_from_raw>:
 800feac:	7843      	ldrb	r3, [r0, #1]
 800feae:	7801      	ldrb	r1, [r0, #0]
 800feb0:	b082      	sub	sp, #8
 800feb2:	f003 020f 	and.w	r2, r3, #15
 800feb6:	f88d 2006 	strb.w	r2, [sp, #6]
 800feba:	091b      	lsrs	r3, r3, #4
 800febc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800fec0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800fec4:	2000      	movs	r0, #0
 800fec6:	f363 000f 	bfi	r0, r3, #0, #16
 800feca:	f362 401f 	bfi	r0, r2, #16, #16
 800fece:	b002      	add	sp, #8
 800fed0:	4770      	bx	lr
 800fed2:	bf00      	nop

0800fed4 <uxr_object_id_to_raw>:
 800fed4:	4602      	mov	r2, r0
 800fed6:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800feda:	b082      	sub	sp, #8
 800fedc:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 800fee0:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 800fee4:	f881 c000 	strb.w	ip, [r1]
 800fee8:	7048      	strb	r0, [r1, #1]
 800feea:	b002      	add	sp, #8
 800feec:	4770      	bx	lr
 800feee:	bf00      	nop

0800fef0 <uxr_ping_agent_session>:
 800fef0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fef4:	4617      	mov	r7, r2
 800fef6:	b091      	sub	sp, #68	@ 0x44
 800fef8:	2210      	movs	r2, #16
 800fefa:	4606      	mov	r6, r0
 800fefc:	4688      	mov	r8, r1
 800fefe:	a808      	add	r0, sp, #32
 800ff00:	eb0d 0102 	add.w	r1, sp, r2
 800ff04:	f7fc feca 	bl	800cc9c <ucdr_init_buffer>
 800ff08:	4b1e      	ldr	r3, [pc, #120]	@ (800ff84 <uxr_ping_agent_session+0x94>)
 800ff0a:	2500      	movs	r5, #0
 800ff0c:	881b      	ldrh	r3, [r3, #0]
 800ff0e:	f8ad 300a 	strh.w	r3, [sp, #10]
 800ff12:	9500      	str	r5, [sp, #0]
 800ff14:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800ff18:	2402      	movs	r4, #2
 800ff1a:	7831      	ldrb	r1, [r6, #0]
 800ff1c:	f8ad 3008 	strh.w	r3, [sp, #8]
 800ff20:	462a      	mov	r2, r5
 800ff22:	a808      	add	r0, sp, #32
 800ff24:	462b      	mov	r3, r5
 800ff26:	9403      	str	r4, [sp, #12]
 800ff28:	f002 faec 	bl	8012504 <uxr_serialize_message_header>
 800ff2c:	4621      	mov	r1, r4
 800ff2e:	462b      	mov	r3, r5
 800ff30:	2208      	movs	r2, #8
 800ff32:	a808      	add	r0, sp, #32
 800ff34:	f002 f8ec 	bl	8012110 <uxr_buffer_submessage_header>
 800ff38:	a902      	add	r1, sp, #8
 800ff3a:	4604      	mov	r4, r0
 800ff3c:	a808      	add	r0, sp, #32
 800ff3e:	f003 f9c1 	bl	80132c4 <uxr_serialize_GET_INFO_Payload>
 800ff42:	b104      	cbz	r4, 800ff46 <uxr_ping_agent_session+0x56>
 800ff44:	b918      	cbnz	r0, 800ff4e <uxr_ping_agent_session+0x5e>
 800ff46:	2000      	movs	r0, #0
 800ff48:	b011      	add	sp, #68	@ 0x44
 800ff4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff4e:	a808      	add	r0, sp, #32
 800ff50:	f7fc fed0 	bl	800ccf4 <ucdr_buffer_length>
 800ff54:	4681      	mov	r9, r0
 800ff56:	e00d      	b.n	800ff74 <uxr_ping_agent_session+0x84>
 800ff58:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800ff5a:	e9d3 0400 	ldrd	r0, r4, [r3]
 800ff5e:	47a0      	blx	r4
 800ff60:	4641      	mov	r1, r8
 800ff62:	4604      	mov	r4, r0
 800ff64:	4630      	mov	r0, r6
 800ff66:	f000 ffa3 	bl	8010eb0 <uxr_run_session_until_pong>
 800ff6a:	ea04 0c00 	and.w	ip, r4, r0
 800ff6e:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 800ff72:	d1e9      	bne.n	800ff48 <uxr_ping_agent_session+0x58>
 800ff74:	42af      	cmp	r7, r5
 800ff76:	464a      	mov	r2, r9
 800ff78:	a904      	add	r1, sp, #16
 800ff7a:	f105 0501 	add.w	r5, r5, #1
 800ff7e:	d1eb      	bne.n	800ff58 <uxr_ping_agent_session+0x68>
 800ff80:	e7e1      	b.n	800ff46 <uxr_ping_agent_session+0x56>
 800ff82:	bf00      	nop
 800ff84:	0801a2b4 	.word	0x0801a2b4

0800ff88 <uxr_ping_agent_attempts>:
 800ff88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff8c:	ed2d 8b02 	vpush	{d8}
 800ff90:	b0d1      	sub	sp, #324	@ 0x144
 800ff92:	4606      	mov	r6, r0
 800ff94:	4688      	mov	r8, r1
 800ff96:	a80e      	add	r0, sp, #56	@ 0x38
 800ff98:	a90a      	add	r1, sp, #40	@ 0x28
 800ff9a:	4615      	mov	r5, r2
 800ff9c:	2210      	movs	r2, #16
 800ff9e:	f7fc fe7d 	bl	800cc9c <ucdr_init_buffer>
 800ffa2:	4b54      	ldr	r3, [pc, #336]	@ (80100f4 <uxr_ping_agent_attempts+0x16c>)
 800ffa4:	881b      	ldrh	r3, [r3, #0]
 800ffa6:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 800ffaa:	2300      	movs	r3, #0
 800ffac:	2402      	movs	r4, #2
 800ffae:	461a      	mov	r2, r3
 800ffb0:	9300      	str	r3, [sp, #0]
 800ffb2:	2180      	movs	r1, #128	@ 0x80
 800ffb4:	a80e      	add	r0, sp, #56	@ 0x38
 800ffb6:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 800ffba:	941f      	str	r4, [sp, #124]	@ 0x7c
 800ffbc:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 800ffc0:	f002 faa0 	bl	8012504 <uxr_serialize_message_header>
 800ffc4:	4621      	mov	r1, r4
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	2208      	movs	r2, #8
 800ffca:	a80e      	add	r0, sp, #56	@ 0x38
 800ffcc:	f002 f8a0 	bl	8012110 <uxr_buffer_submessage_header>
 800ffd0:	a91e      	add	r1, sp, #120	@ 0x78
 800ffd2:	4604      	mov	r4, r0
 800ffd4:	a80e      	add	r0, sp, #56	@ 0x38
 800ffd6:	f003 f975 	bl	80132c4 <uxr_serialize_GET_INFO_Payload>
 800ffda:	b104      	cbz	r4, 800ffde <uxr_ping_agent_attempts+0x56>
 800ffdc:	b938      	cbnz	r0, 800ffee <uxr_ping_agent_attempts+0x66>
 800ffde:	f04f 0b00 	mov.w	fp, #0
 800ffe2:	4658      	mov	r0, fp
 800ffe4:	b051      	add	sp, #324	@ 0x144
 800ffe6:	ecbd 8b02 	vpop	{d8}
 800ffea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffee:	a80e      	add	r0, sp, #56	@ 0x38
 800fff0:	f7fc fe80 	bl	800ccf4 <ucdr_buffer_length>
 800fff4:	1c6b      	adds	r3, r5, #1
 800fff6:	ee08 0a10 	vmov	s16, r0
 800fffa:	9303      	str	r3, [sp, #12]
 800fffc:	f04f 0901 	mov.w	r9, #1
 8010000:	9b03      	ldr	r3, [sp, #12]
 8010002:	454b      	cmp	r3, r9
 8010004:	d0eb      	beq.n	800ffde <uxr_ping_agent_attempts+0x56>
 8010006:	e9d6 0300 	ldrd	r0, r3, [r6]
 801000a:	ee18 2a10 	vmov	r2, s16
 801000e:	a90a      	add	r1, sp, #40	@ 0x28
 8010010:	4798      	blx	r3
 8010012:	f002 f8c3 	bl	801219c <uxr_millis>
 8010016:	4645      	mov	r5, r8
 8010018:	4604      	mov	r4, r0
 801001a:	f04f 0a00 	mov.w	sl, #0
 801001e:	68b7      	ldr	r7, [r6, #8]
 8010020:	6830      	ldr	r0, [r6, #0]
 8010022:	f8cd a018 	str.w	sl, [sp, #24]
 8010026:	4643      	mov	r3, r8
 8010028:	aa07      	add	r2, sp, #28
 801002a:	a906      	add	r1, sp, #24
 801002c:	47b8      	blx	r7
 801002e:	4607      	mov	r7, r0
 8010030:	b958      	cbnz	r0, 801004a <uxr_ping_agent_attempts+0xc2>
 8010032:	f002 f8b3 	bl	801219c <uxr_millis>
 8010036:	1b00      	subs	r0, r0, r4
 8010038:	1a2d      	subs	r5, r5, r0
 801003a:	f002 f8af 	bl	801219c <uxr_millis>
 801003e:	2d00      	cmp	r5, #0
 8010040:	4604      	mov	r4, r0
 8010042:	dcec      	bgt.n	801001e <uxr_ping_agent_attempts+0x96>
 8010044:	f109 0901 	add.w	r9, r9, #1
 8010048:	e7da      	b.n	8010000 <uxr_ping_agent_attempts+0x78>
 801004a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801004e:	a816      	add	r0, sp, #88	@ 0x58
 8010050:	f7fc fe24 	bl	800cc9c <ucdr_init_buffer>
 8010054:	ab05      	add	r3, sp, #20
 8010056:	f10d 0211 	add.w	r2, sp, #17
 801005a:	a916      	add	r1, sp, #88	@ 0x58
 801005c:	a808      	add	r0, sp, #32
 801005e:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8010062:	f001 fa11 	bl	8011488 <uxr_read_session_header>
 8010066:	22c8      	movs	r2, #200	@ 0xc8
 8010068:	2100      	movs	r1, #0
 801006a:	a81e      	add	r0, sp, #120	@ 0x78
 801006c:	f009 f92a 	bl	80192c4 <memset>
 8010070:	a816      	add	r0, sp, #88	@ 0x58
 8010072:	f7fc fe43 	bl	800ccfc <ucdr_buffer_remaining>
 8010076:	2804      	cmp	r0, #4
 8010078:	d814      	bhi.n	80100a4 <uxr_ping_agent_attempts+0x11c>
 801007a:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 801007e:	f002 f88d 	bl	801219c <uxr_millis>
 8010082:	1b00      	subs	r0, r0, r4
 8010084:	1a2d      	subs	r5, r5, r0
 8010086:	f002 f889 	bl	801219c <uxr_millis>
 801008a:	2d00      	cmp	r5, #0
 801008c:	4604      	mov	r4, r0
 801008e:	dd2a      	ble.n	80100e6 <uxr_ping_agent_attempts+0x15e>
 8010090:	f1bb 0f00 	cmp.w	fp, #0
 8010094:	d0c3      	beq.n	801001e <uxr_ping_agent_attempts+0x96>
 8010096:	46bb      	mov	fp, r7
 8010098:	4658      	mov	r0, fp
 801009a:	b051      	add	sp, #324	@ 0x144
 801009c:	ecbd 8b02 	vpop	{d8}
 80100a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100a4:	f10d 0316 	add.w	r3, sp, #22
 80100a8:	f10d 0213 	add.w	r2, sp, #19
 80100ac:	f10d 0112 	add.w	r1, sp, #18
 80100b0:	a816      	add	r0, sp, #88	@ 0x58
 80100b2:	f88d a012 	strb.w	sl, [sp, #18]
 80100b6:	f8ad a016 	strh.w	sl, [sp, #22]
 80100ba:	f88d a013 	strb.w	sl, [sp, #19]
 80100be:	f002 fa73 	bl	80125a8 <uxr_deserialize_submessage_header>
 80100c2:	a816      	add	r0, sp, #88	@ 0x58
 80100c4:	f7fc fe1a 	bl	800ccfc <ucdr_buffer_remaining>
 80100c8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 80100cc:	4298      	cmp	r0, r3
 80100ce:	d3d4      	bcc.n	801007a <uxr_ping_agent_attempts+0xf2>
 80100d0:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80100d4:	2b06      	cmp	r3, #6
 80100d6:	d1d0      	bne.n	801007a <uxr_ping_agent_attempts+0xf2>
 80100d8:	a916      	add	r1, sp, #88	@ 0x58
 80100da:	a81e      	add	r0, sp, #120	@ 0x78
 80100dc:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 80100e0:	f000 fad0 	bl	8010684 <read_submessage_info>
 80100e4:	e7c9      	b.n	801007a <uxr_ping_agent_attempts+0xf2>
 80100e6:	f1bb 0f00 	cmp.w	fp, #0
 80100ea:	d1d4      	bne.n	8010096 <uxr_ping_agent_attempts+0x10e>
 80100ec:	f109 0901 	add.w	r9, r9, #1
 80100f0:	e786      	b.n	8010000 <uxr_ping_agent_attempts+0x78>
 80100f2:	bf00      	nop
 80100f4:	0801a2b4 	.word	0x0801a2b4

080100f8 <uxr_buffer_request_data>:
 80100f8:	b530      	push	{r4, r5, lr}
 80100fa:	b095      	sub	sp, #84	@ 0x54
 80100fc:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010100:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8010102:	9303      	str	r3, [sp, #12]
 8010104:	2200      	movs	r2, #0
 8010106:	2d00      	cmp	r5, #0
 8010108:	bf14      	ite	ne
 801010a:	2101      	movne	r1, #1
 801010c:	4611      	moveq	r1, r2
 801010e:	4604      	mov	r4, r0
 8010110:	f88d 301c 	strb.w	r3, [sp, #28]
 8010114:	f88d 201d 	strb.w	r2, [sp, #29]
 8010118:	f88d 201e 	strb.w	r2, [sp, #30]
 801011c:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8010120:	d021      	beq.n	8010166 <uxr_buffer_request_data+0x6e>
 8010122:	682a      	ldr	r2, [r5, #0]
 8010124:	686b      	ldr	r3, [r5, #4]
 8010126:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 801012a:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801012e:	2210      	movs	r2, #16
 8010130:	2308      	movs	r3, #8
 8010132:	2100      	movs	r1, #0
 8010134:	e9cd 3100 	strd	r3, r1, [sp]
 8010138:	4620      	mov	r0, r4
 801013a:	9905      	ldr	r1, [sp, #20]
 801013c:	ab0c      	add	r3, sp, #48	@ 0x30
 801013e:	f001 f8b7 	bl	80112b0 <uxr_prepare_stream_to_write_submessage>
 8010142:	b918      	cbnz	r0, 801014c <uxr_buffer_request_data+0x54>
 8010144:	4604      	mov	r4, r0
 8010146:	4620      	mov	r0, r4
 8010148:	b015      	add	sp, #84	@ 0x54
 801014a:	bd30      	pop	{r4, r5, pc}
 801014c:	9904      	ldr	r1, [sp, #16]
 801014e:	aa06      	add	r2, sp, #24
 8010150:	4620      	mov	r0, r4
 8010152:	f001 f9e3 	bl	801151c <uxr_init_base_object_request>
 8010156:	a906      	add	r1, sp, #24
 8010158:	4604      	mov	r4, r0
 801015a:	a80c      	add	r0, sp, #48	@ 0x30
 801015c:	f003 f984 	bl	8013468 <uxr_serialize_READ_DATA_Payload>
 8010160:	4620      	mov	r0, r4
 8010162:	b015      	add	sp, #84	@ 0x54
 8010164:	bd30      	pop	{r4, r5, pc}
 8010166:	2208      	movs	r2, #8
 8010168:	e7e2      	b.n	8010130 <uxr_buffer_request_data+0x38>
 801016a:	bf00      	nop

0801016c <uxr_buffer_cancel_data>:
 801016c:	b510      	push	{r4, lr}
 801016e:	b094      	sub	sp, #80	@ 0x50
 8010170:	2300      	movs	r3, #0
 8010172:	9202      	str	r2, [sp, #8]
 8010174:	9205      	str	r2, [sp, #20]
 8010176:	9301      	str	r3, [sp, #4]
 8010178:	2201      	movs	r2, #1
 801017a:	f8ad 301c 	strh.w	r3, [sp, #28]
 801017e:	f88d 301e 	strb.w	r3, [sp, #30]
 8010182:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8010186:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801018a:	2308      	movs	r3, #8
 801018c:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8010190:	9300      	str	r3, [sp, #0]
 8010192:	2210      	movs	r2, #16
 8010194:	ab0c      	add	r3, sp, #48	@ 0x30
 8010196:	4604      	mov	r4, r0
 8010198:	9103      	str	r1, [sp, #12]
 801019a:	f001 f889 	bl	80112b0 <uxr_prepare_stream_to_write_submessage>
 801019e:	b918      	cbnz	r0, 80101a8 <uxr_buffer_cancel_data+0x3c>
 80101a0:	4604      	mov	r4, r0
 80101a2:	4620      	mov	r0, r4
 80101a4:	b014      	add	sp, #80	@ 0x50
 80101a6:	bd10      	pop	{r4, pc}
 80101a8:	9905      	ldr	r1, [sp, #20]
 80101aa:	aa06      	add	r2, sp, #24
 80101ac:	4620      	mov	r0, r4
 80101ae:	f001 f9b5 	bl	801151c <uxr_init_base_object_request>
 80101b2:	a906      	add	r1, sp, #24
 80101b4:	4604      	mov	r4, r0
 80101b6:	a80c      	add	r0, sp, #48	@ 0x30
 80101b8:	f003 f956 	bl	8013468 <uxr_serialize_READ_DATA_Payload>
 80101bc:	4620      	mov	r0, r4
 80101be:	b014      	add	sp, #80	@ 0x50
 80101c0:	bd10      	pop	{r4, pc}
 80101c2:	bf00      	nop

080101c4 <read_submessage_format>:
 80101c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80101c8:	b095      	sub	sp, #84	@ 0x54
 80101ca:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80101ce:	b113      	cbz	r3, 80101d6 <read_submessage_format+0x12>
 80101d0:	b015      	add	sp, #84	@ 0x54
 80101d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80101d6:	460c      	mov	r4, r1
 80101d8:	4615      	mov	r5, r2
 80101da:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80101de:	4607      	mov	r7, r0
 80101e0:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80101e2:	9004      	str	r0, [sp, #16]
 80101e4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80101e6:	9005      	str	r0, [sp, #20]
 80101e8:	1a52      	subs	r2, r2, r1
 80101ea:	a80c      	add	r0, sp, #48	@ 0x30
 80101ec:	4699      	mov	r9, r3
 80101ee:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 80101f2:	f7fc fd53 	bl	800cc9c <ucdr_init_buffer>
 80101f6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80101fa:	a80c      	add	r0, sp, #48	@ 0x30
 80101fc:	f7fc fd22 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 8010200:	69e2      	ldr	r2, [r4, #28]
 8010202:	b19a      	cbz	r2, 801022c <read_submessage_format+0x68>
 8010204:	f1b8 0f07 	cmp.w	r8, #7
 8010208:	f882 9014 	strb.w	r9, [r2, #20]
 801020c:	d040      	beq.n	8010290 <read_submessage_format+0xcc>
 801020e:	f1b8 0f08 	cmp.w	r8, #8
 8010212:	d02e      	beq.n	8010272 <read_submessage_format+0xae>
 8010214:	f1b8 0f06 	cmp.w	r8, #6
 8010218:	d011      	beq.n	801023e <read_submessage_format+0x7a>
 801021a:	2301      	movs	r3, #1
 801021c:	7513      	strb	r3, [r2, #20]
 801021e:	4629      	mov	r1, r5
 8010220:	4620      	mov	r0, r4
 8010222:	f7fc fd8b 	bl	800cd3c <ucdr_advance_buffer>
 8010226:	b015      	add	sp, #84	@ 0x54
 8010228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801022c:	f1b8 0f07 	cmp.w	r8, #7
 8010230:	d02e      	beq.n	8010290 <read_submessage_format+0xcc>
 8010232:	f1b8 0f08 	cmp.w	r8, #8
 8010236:	d01c      	beq.n	8010272 <read_submessage_format+0xae>
 8010238:	f1b8 0f06 	cmp.w	r8, #6
 801023c:	d1ef      	bne.n	801021e <read_submessage_format+0x5a>
 801023e:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 8010242:	f1b8 0f00 	cmp.w	r8, #0
 8010246:	d011      	beq.n	801026c <read_submessage_format+0xa8>
 8010248:	ab0c      	add	r3, sp, #48	@ 0x30
 801024a:	e9cd 3500 	strd	r3, r5, [sp]
 801024e:	2306      	movs	r3, #6
 8010250:	f88d 3016 	strb.w	r3, [sp, #22]
 8010254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010258:	9302      	str	r3, [sp, #8]
 801025a:	4632      	mov	r2, r6
 801025c:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8010260:	4638      	mov	r0, r7
 8010262:	47c0      	blx	r8
 8010264:	2301      	movs	r3, #1
 8010266:	69e2      	ldr	r2, [r4, #28]
 8010268:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801026c:	2a00      	cmp	r2, #0
 801026e:	d1d4      	bne.n	801021a <read_submessage_format+0x56>
 8010270:	e7d5      	b.n	801021e <read_submessage_format+0x5a>
 8010272:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010276:	2b00      	cmp	r3, #0
 8010278:	d0f8      	beq.n	801026c <read_submessage_format+0xa8>
 801027a:	a906      	add	r1, sp, #24
 801027c:	a80c      	add	r0, sp, #48	@ 0x30
 801027e:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010282:	f003 f9c5 	bl	8013610 <uxr_deserialize_SampleIdentity>
 8010286:	b9a0      	cbnz	r0, 80102b2 <read_submessage_format+0xee>
 8010288:	69e2      	ldr	r2, [r4, #28]
 801028a:	2a00      	cmp	r2, #0
 801028c:	d1c5      	bne.n	801021a <read_submessage_format+0x56>
 801028e:	e7c6      	b.n	801021e <read_submessage_format+0x5a>
 8010290:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010294:	b13b      	cbz	r3, 80102a6 <read_submessage_format+0xe2>
 8010296:	a906      	add	r1, sp, #24
 8010298:	a80c      	add	r0, sp, #48	@ 0x30
 801029a:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801029e:	f002 fe69 	bl	8012f74 <uxr_deserialize_BaseObjectRequest>
 80102a2:	bb60      	cbnz	r0, 80102fe <read_submessage_format+0x13a>
 80102a4:	69e2      	ldr	r2, [r4, #28]
 80102a6:	68a3      	ldr	r3, [r4, #8]
 80102a8:	442b      	add	r3, r5
 80102aa:	60a3      	str	r3, [r4, #8]
 80102ac:	2a00      	cmp	r2, #0
 80102ae:	d1b4      	bne.n	801021a <read_submessage_format+0x56>
 80102b0:	e7b5      	b.n	801021e <read_submessage_format+0x5a>
 80102b2:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80102b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80102b8:	1a52      	subs	r2, r2, r1
 80102ba:	eba8 0803 	sub.w	r8, r8, r3
 80102be:	a80c      	add	r0, sp, #48	@ 0x30
 80102c0:	f7fc fcec 	bl	800cc9c <ucdr_init_buffer>
 80102c4:	44a8      	add	r8, r5
 80102c6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80102ca:	a80c      	add	r0, sp, #48	@ 0x30
 80102cc:	f7fc fcba 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 80102d0:	fa1f f888 	uxth.w	r8, r8
 80102d4:	ab0c      	add	r3, sp, #48	@ 0x30
 80102d6:	9300      	str	r3, [sp, #0]
 80102d8:	f8cd 8004 	str.w	r8, [sp, #4]
 80102dc:	2108      	movs	r1, #8
 80102de:	f88d 1016 	strb.w	r1, [sp, #22]
 80102e2:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80102e6:	9102      	str	r1, [sp, #8]
 80102e8:	ab06      	add	r3, sp, #24
 80102ea:	4632      	mov	r2, r6
 80102ec:	9905      	ldr	r1, [sp, #20]
 80102ee:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 80102f2:	4638      	mov	r0, r7
 80102f4:	47b0      	blx	r6
 80102f6:	2301      	movs	r3, #1
 80102f8:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 80102fc:	e7c4      	b.n	8010288 <read_submessage_format+0xc4>
 80102fe:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010302:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010304:	1a52      	subs	r2, r2, r1
 8010306:	a80c      	add	r0, sp, #48	@ 0x30
 8010308:	eba8 0803 	sub.w	r8, r8, r3
 801030c:	f7fc fcc6 	bl	800cc9c <ucdr_init_buffer>
 8010310:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010314:	a80c      	add	r0, sp, #48	@ 0x30
 8010316:	f7fc fc95 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 801031a:	ab0c      	add	r3, sp, #48	@ 0x30
 801031c:	9300      	str	r3, [sp, #0]
 801031e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8010322:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010326:	44a8      	add	r8, r5
 8010328:	fa1f f888 	uxth.w	r8, r8
 801032c:	f8cd 8004 	str.w	r8, [sp, #4]
 8010330:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8010334:	2107      	movs	r1, #7
 8010336:	f88d 1016 	strb.w	r1, [sp, #22]
 801033a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 801033e:	9102      	str	r1, [sp, #8]
 8010340:	4632      	mov	r2, r6
 8010342:	b29b      	uxth	r3, r3
 8010344:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8010348:	9905      	ldr	r1, [sp, #20]
 801034a:	4638      	mov	r0, r7
 801034c:	47b0      	blx	r6
 801034e:	2301      	movs	r3, #1
 8010350:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010354:	e7a6      	b.n	80102a4 <read_submessage_format+0xe0>
 8010356:	bf00      	nop

08010358 <on_get_fragmentation_info>:
 8010358:	b500      	push	{lr}
 801035a:	b08b      	sub	sp, #44	@ 0x2c
 801035c:	4601      	mov	r1, r0
 801035e:	2204      	movs	r2, #4
 8010360:	a802      	add	r0, sp, #8
 8010362:	f7fc fc9b 	bl	800cc9c <ucdr_init_buffer>
 8010366:	f10d 0305 	add.w	r3, sp, #5
 801036a:	f10d 0206 	add.w	r2, sp, #6
 801036e:	a901      	add	r1, sp, #4
 8010370:	a802      	add	r0, sp, #8
 8010372:	f001 fee7 	bl	8012144 <uxr_read_submessage_header>
 8010376:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801037a:	2b0d      	cmp	r3, #13
 801037c:	d003      	beq.n	8010386 <on_get_fragmentation_info+0x2e>
 801037e:	2000      	movs	r0, #0
 8010380:	b00b      	add	sp, #44	@ 0x2c
 8010382:	f85d fb04 	ldr.w	pc, [sp], #4
 8010386:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801038a:	f013 0f02 	tst.w	r3, #2
 801038e:	bf14      	ite	ne
 8010390:	2002      	movne	r0, #2
 8010392:	2001      	moveq	r0, #1
 8010394:	b00b      	add	sp, #44	@ 0x2c
 8010396:	f85d fb04 	ldr.w	pc, [sp], #4
 801039a:	bf00      	nop

0801039c <read_submessage_get_info>:
 801039c:	b570      	push	{r4, r5, r6, lr}
 801039e:	2500      	movs	r5, #0
 80103a0:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80103a4:	4604      	mov	r4, r0
 80103a6:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80103aa:	460e      	mov	r6, r1
 80103ac:	a810      	add	r0, sp, #64	@ 0x40
 80103ae:	4629      	mov	r1, r5
 80103b0:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80103b4:	f008 ff86 	bl	80192c4 <memset>
 80103b8:	a903      	add	r1, sp, #12
 80103ba:	4630      	mov	r0, r6
 80103bc:	f002 ff96 	bl	80132ec <uxr_deserialize_GET_INFO_Payload>
 80103c0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80103c4:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80103c8:	4620      	mov	r0, r4
 80103ca:	f001 f89f 	bl	801150c <uxr_session_header_offset>
 80103ce:	462b      	mov	r3, r5
 80103d0:	9000      	str	r0, [sp, #0]
 80103d2:	220c      	movs	r2, #12
 80103d4:	a905      	add	r1, sp, #20
 80103d6:	a808      	add	r0, sp, #32
 80103d8:	f7fc fc4e 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 80103dc:	a910      	add	r1, sp, #64	@ 0x40
 80103de:	a808      	add	r0, sp, #32
 80103e0:	f002 fff6 	bl	80133d0 <uxr_serialize_INFO_Payload>
 80103e4:	9b08      	ldr	r3, [sp, #32]
 80103e6:	462a      	mov	r2, r5
 80103e8:	4629      	mov	r1, r5
 80103ea:	4620      	mov	r0, r4
 80103ec:	f001 f838 	bl	8011460 <uxr_stamp_session_header>
 80103f0:	a808      	add	r0, sp, #32
 80103f2:	f7fc fc7f 	bl	800ccf4 <ucdr_buffer_length>
 80103f6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80103f8:	4602      	mov	r2, r0
 80103fa:	a905      	add	r1, sp, #20
 80103fc:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010400:	47a0      	blx	r4
 8010402:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8010406:	bd70      	pop	{r4, r5, r6, pc}

08010408 <write_submessage_acknack.isra.0>:
 8010408:	b570      	push	{r4, r5, r6, lr}
 801040a:	b092      	sub	sp, #72	@ 0x48
 801040c:	4605      	mov	r5, r0
 801040e:	460e      	mov	r6, r1
 8010410:	4614      	mov	r4, r2
 8010412:	f001 f87b 	bl	801150c <uxr_session_header_offset>
 8010416:	a905      	add	r1, sp, #20
 8010418:	9000      	str	r0, [sp, #0]
 801041a:	2300      	movs	r3, #0
 801041c:	a80a      	add	r0, sp, #40	@ 0x28
 801041e:	2211      	movs	r2, #17
 8010420:	f7fc fc2a 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8010424:	2218      	movs	r2, #24
 8010426:	fb02 5404 	mla	r4, r2, r4, r5
 801042a:	2300      	movs	r3, #0
 801042c:	2205      	movs	r2, #5
 801042e:	3450      	adds	r4, #80	@ 0x50
 8010430:	210a      	movs	r1, #10
 8010432:	a80a      	add	r0, sp, #40	@ 0x28
 8010434:	f001 fe6c 	bl	8012110 <uxr_buffer_submessage_header>
 8010438:	a903      	add	r1, sp, #12
 801043a:	4620      	mov	r0, r4
 801043c:	f007 fbb4 	bl	8017ba8 <uxr_compute_acknack>
 8010440:	ba40      	rev16	r0, r0
 8010442:	f8ad 000e 	strh.w	r0, [sp, #14]
 8010446:	a903      	add	r1, sp, #12
 8010448:	a80a      	add	r0, sp, #40	@ 0x28
 801044a:	f88d 6010 	strb.w	r6, [sp, #16]
 801044e:	f003 f82f 	bl	80134b0 <uxr_serialize_ACKNACK_Payload>
 8010452:	2200      	movs	r2, #0
 8010454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010456:	4611      	mov	r1, r2
 8010458:	4628      	mov	r0, r5
 801045a:	f001 f801 	bl	8011460 <uxr_stamp_session_header>
 801045e:	a80a      	add	r0, sp, #40	@ 0x28
 8010460:	f7fc fc48 	bl	800ccf4 <ucdr_buffer_length>
 8010464:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8010466:	4602      	mov	r2, r0
 8010468:	a905      	add	r1, sp, #20
 801046a:	e9d3 0400 	ldrd	r0, r4, [r3]
 801046e:	47a0      	blx	r4
 8010470:	b012      	add	sp, #72	@ 0x48
 8010472:	bd70      	pop	{r4, r5, r6, pc}
 8010474:	0000      	movs	r0, r0
	...

08010478 <uxr_init_session>:
 8010478:	b510      	push	{r4, lr}
 801047a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80104b0 <uxr_init_session+0x38>
 801047e:	2300      	movs	r3, #0
 8010480:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8010484:	4604      	mov	r4, r0
 8010486:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 801048a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 801048e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8010492:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8010496:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 801049a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 801049e:	2181      	movs	r1, #129	@ 0x81
 80104a0:	f000 ff4a 	bl	8011338 <uxr_init_session_info>
 80104a4:	f104 0008 	add.w	r0, r4, #8
 80104a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104ac:	f001 bd4c 	b.w	8011f48 <uxr_init_stream_storage>
	...

080104b8 <uxr_set_status_callback>:
 80104b8:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80104bc:	4770      	bx	lr
 80104be:	bf00      	nop

080104c0 <uxr_set_topic_callback>:
 80104c0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80104c4:	4770      	bx	lr
 80104c6:	bf00      	nop

080104c8 <uxr_set_request_callback>:
 80104c8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80104cc:	4770      	bx	lr
 80104ce:	bf00      	nop

080104d0 <uxr_set_reply_callback>:
 80104d0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80104d4:	4770      	bx	lr
 80104d6:	bf00      	nop

080104d8 <uxr_create_output_best_effort_stream>:
 80104d8:	b510      	push	{r4, lr}
 80104da:	b084      	sub	sp, #16
 80104dc:	e9cd 2100 	strd	r2, r1, [sp]
 80104e0:	4604      	mov	r4, r0
 80104e2:	f001 f813 	bl	801150c <uxr_session_header_offset>
 80104e6:	e9dd 2100 	ldrd	r2, r1, [sp]
 80104ea:	4603      	mov	r3, r0
 80104ec:	f104 0008 	add.w	r0, r4, #8
 80104f0:	b004      	add	sp, #16
 80104f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104f6:	f001 bd71 	b.w	8011fdc <uxr_add_output_best_effort_buffer>
 80104fa:	bf00      	nop

080104fc <uxr_create_output_reliable_stream>:
 80104fc:	b510      	push	{r4, lr}
 80104fe:	b088      	sub	sp, #32
 8010500:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010504:	4604      	mov	r4, r0
 8010506:	9303      	str	r3, [sp, #12]
 8010508:	f001 f800 	bl	801150c <uxr_session_header_offset>
 801050c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8010510:	9000      	str	r0, [sp, #0]
 8010512:	9905      	ldr	r1, [sp, #20]
 8010514:	f104 0008 	add.w	r0, r4, #8
 8010518:	f001 fd74 	bl	8012004 <uxr_add_output_reliable_buffer>
 801051c:	2200      	movs	r2, #0
 801051e:	b2c3      	uxtb	r3, r0
 8010520:	f363 0207 	bfi	r2, r3, #0, #8
 8010524:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010528:	f363 220f 	bfi	r2, r3, #8, #8
 801052c:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010530:	f363 4217 	bfi	r2, r3, #16, #8
 8010534:	0e03      	lsrs	r3, r0, #24
 8010536:	f363 621f 	bfi	r2, r3, #24, #8
 801053a:	4610      	mov	r0, r2
 801053c:	b008      	add	sp, #32
 801053e:	bd10      	pop	{r4, pc}

08010540 <uxr_create_input_best_effort_stream>:
 8010540:	b082      	sub	sp, #8
 8010542:	3008      	adds	r0, #8
 8010544:	b002      	add	sp, #8
 8010546:	f001 bd77 	b.w	8012038 <uxr_add_input_best_effort_buffer>
 801054a:	bf00      	nop

0801054c <uxr_create_input_reliable_stream>:
 801054c:	b510      	push	{r4, lr}
 801054e:	b084      	sub	sp, #16
 8010550:	4c0b      	ldr	r4, [pc, #44]	@ (8010580 <uxr_create_input_reliable_stream+0x34>)
 8010552:	9400      	str	r4, [sp, #0]
 8010554:	3008      	adds	r0, #8
 8010556:	f001 fd85 	bl	8012064 <uxr_add_input_reliable_buffer>
 801055a:	2200      	movs	r2, #0
 801055c:	b2c3      	uxtb	r3, r0
 801055e:	f363 0207 	bfi	r2, r3, #0, #8
 8010562:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010566:	f363 220f 	bfi	r2, r3, #8, #8
 801056a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 801056e:	f363 4217 	bfi	r2, r3, #16, #8
 8010572:	0e03      	lsrs	r3, r0, #24
 8010574:	f363 621f 	bfi	r2, r3, #24, #8
 8010578:	4610      	mov	r0, r2
 801057a:	b004      	add	sp, #16
 801057c:	bd10      	pop	{r4, pc}
 801057e:	bf00      	nop
 8010580:	08010359 	.word	0x08010359

08010584 <uxr_epoch_nanos>:
 8010584:	b510      	push	{r4, lr}
 8010586:	4604      	mov	r4, r0
 8010588:	f001 fe22 	bl	80121d0 <uxr_nanos>
 801058c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010590:	1ac0      	subs	r0, r0, r3
 8010592:	eb61 0102 	sbc.w	r1, r1, r2
 8010596:	bd10      	pop	{r4, pc}

08010598 <uxr_flash_output_streams>:
 8010598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801059c:	7e03      	ldrb	r3, [r0, #24]
 801059e:	b084      	sub	sp, #16
 80105a0:	4604      	mov	r4, r0
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d035      	beq.n	8010612 <uxr_flash_output_streams+0x7a>
 80105a6:	f04f 0900 	mov.w	r9, #0
 80105aa:	4648      	mov	r0, r9
 80105ac:	f10d 0802 	add.w	r8, sp, #2
 80105b0:	af03      	add	r7, sp, #12
 80105b2:	ae02      	add	r6, sp, #8
 80105b4:	e006      	b.n	80105c4 <uxr_flash_output_streams+0x2c>
 80105b6:	7e23      	ldrb	r3, [r4, #24]
 80105b8:	f109 0901 	add.w	r9, r9, #1
 80105bc:	fa5f f089 	uxtb.w	r0, r9
 80105c0:	4283      	cmp	r3, r0
 80105c2:	d926      	bls.n	8010612 <uxr_flash_output_streams+0x7a>
 80105c4:	2201      	movs	r2, #1
 80105c6:	4611      	mov	r1, r2
 80105c8:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80105cc:	f001 fc68 	bl	8011ea0 <uxr_stream_id>
 80105d0:	3508      	adds	r5, #8
 80105d2:	4684      	mov	ip, r0
 80105d4:	4643      	mov	r3, r8
 80105d6:	463a      	mov	r2, r7
 80105d8:	4631      	mov	r1, r6
 80105da:	4628      	mov	r0, r5
 80105dc:	f8cd c004 	str.w	ip, [sp, #4]
 80105e0:	f007 fb68 	bl	8017cb4 <uxr_prepare_best_effort_buffer_to_send>
 80105e4:	2800      	cmp	r0, #0
 80105e6:	d0e6      	beq.n	80105b6 <uxr_flash_output_streams+0x1e>
 80105e8:	9b02      	ldr	r3, [sp, #8]
 80105ea:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80105ee:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80105f2:	4620      	mov	r0, r4
 80105f4:	f000 ff34 	bl	8011460 <uxr_stamp_session_header>
 80105f8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80105fa:	9a03      	ldr	r2, [sp, #12]
 80105fc:	685d      	ldr	r5, [r3, #4]
 80105fe:	6818      	ldr	r0, [r3, #0]
 8010600:	9902      	ldr	r1, [sp, #8]
 8010602:	47a8      	blx	r5
 8010604:	f109 0901 	add.w	r9, r9, #1
 8010608:	7e23      	ldrb	r3, [r4, #24]
 801060a:	fa5f f089 	uxtb.w	r0, r9
 801060e:	4283      	cmp	r3, r0
 8010610:	d8d8      	bhi.n	80105c4 <uxr_flash_output_streams+0x2c>
 8010612:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010616:	b38b      	cbz	r3, 801067c <uxr_flash_output_streams+0xe4>
 8010618:	f04f 0900 	mov.w	r9, #0
 801061c:	f10d 0802 	add.w	r8, sp, #2
 8010620:	af03      	add	r7, sp, #12
 8010622:	ae02      	add	r6, sp, #8
 8010624:	4648      	mov	r0, r9
 8010626:	2201      	movs	r2, #1
 8010628:	2102      	movs	r1, #2
 801062a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 801062e:	f001 fc37 	bl	8011ea0 <uxr_stream_id>
 8010632:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8010636:	3520      	adds	r5, #32
 8010638:	9001      	str	r0, [sp, #4]
 801063a:	e00d      	b.n	8010658 <uxr_flash_output_streams+0xc0>
 801063c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010640:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010644:	9b02      	ldr	r3, [sp, #8]
 8010646:	f000 ff0b 	bl	8011460 <uxr_stamp_session_header>
 801064a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801064c:	9a03      	ldr	r2, [sp, #12]
 801064e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8010652:	9902      	ldr	r1, [sp, #8]
 8010654:	6818      	ldr	r0, [r3, #0]
 8010656:	47d0      	blx	sl
 8010658:	4643      	mov	r3, r8
 801065a:	463a      	mov	r2, r7
 801065c:	4631      	mov	r1, r6
 801065e:	4628      	mov	r0, r5
 8010660:	f007 fd46 	bl	80180f0 <uxr_prepare_next_reliable_buffer_to_send>
 8010664:	4603      	mov	r3, r0
 8010666:	4620      	mov	r0, r4
 8010668:	2b00      	cmp	r3, #0
 801066a:	d1e7      	bne.n	801063c <uxr_flash_output_streams+0xa4>
 801066c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010670:	f109 0901 	add.w	r9, r9, #1
 8010674:	fa5f f089 	uxtb.w	r0, r9
 8010678:	4283      	cmp	r3, r0
 801067a:	d8d4      	bhi.n	8010626 <uxr_flash_output_streams+0x8e>
 801067c:	b004      	add	sp, #16
 801067e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010682:	bf00      	nop

08010684 <read_submessage_info>:
 8010684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010688:	460d      	mov	r5, r1
 801068a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801068e:	4669      	mov	r1, sp
 8010690:	4607      	mov	r7, r0
 8010692:	4628      	mov	r0, r5
 8010694:	f002 fd24 	bl	80130e0 <uxr_deserialize_BaseObjectReply>
 8010698:	a902      	add	r1, sp, #8
 801069a:	4604      	mov	r4, r0
 801069c:	4628      	mov	r0, r5
 801069e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80106a2:	f7fb f879 	bl	800b798 <ucdr_deserialize_bool>
 80106a6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80106aa:	4004      	ands	r4, r0
 80106ac:	b2e4      	uxtb	r4, r4
 80106ae:	b95b      	cbnz	r3, 80106c8 <read_submessage_info+0x44>
 80106b0:	a987      	add	r1, sp, #540	@ 0x21c
 80106b2:	4628      	mov	r0, r5
 80106b4:	f7fb f870 	bl	800b798 <ucdr_deserialize_bool>
 80106b8:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80106bc:	4606      	mov	r6, r0
 80106be:	b94b      	cbnz	r3, 80106d4 <read_submessage_info+0x50>
 80106c0:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80106c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106c8:	a903      	add	r1, sp, #12
 80106ca:	4628      	mov	r0, r5
 80106cc:	f002 fbb0 	bl	8012e30 <uxr_deserialize_ObjectVariant>
 80106d0:	4004      	ands	r4, r0
 80106d2:	e7ed      	b.n	80106b0 <read_submessage_info+0x2c>
 80106d4:	a988      	add	r1, sp, #544	@ 0x220
 80106d6:	4628      	mov	r0, r5
 80106d8:	f7fb f88c 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80106dc:	4234      	tst	r4, r6
 80106de:	d0ef      	beq.n	80106c0 <read_submessage_info+0x3c>
 80106e0:	2800      	cmp	r0, #0
 80106e2:	d0ed      	beq.n	80106c0 <read_submessage_info+0x3c>
 80106e4:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80106e8:	2b0d      	cmp	r3, #13
 80106ea:	d1e9      	bne.n	80106c0 <read_submessage_info+0x3c>
 80106ec:	a98a      	add	r1, sp, #552	@ 0x228
 80106ee:	4628      	mov	r0, r5
 80106f0:	f7fb fe26 	bl	800c340 <ucdr_deserialize_int16_t>
 80106f4:	b140      	cbz	r0, 8010708 <read_submessage_info+0x84>
 80106f6:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	dd07      	ble.n	801070e <read_submessage_info+0x8a>
 80106fe:	f1b8 0f00 	cmp.w	r8, #0
 8010702:	bf14      	ite	ne
 8010704:	2001      	movne	r0, #1
 8010706:	2002      	moveq	r0, #2
 8010708:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 801070c:	e7d8      	b.n	80106c0 <read_submessage_info+0x3c>
 801070e:	2000      	movs	r0, #0
 8010710:	e7fa      	b.n	8010708 <read_submessage_info+0x84>
 8010712:	bf00      	nop

08010714 <read_submessage_list>:
 8010714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010718:	b097      	sub	sp, #92	@ 0x5c
 801071a:	4ec1      	ldr	r6, [pc, #772]	@ (8010a20 <read_submessage_list+0x30c>)
 801071c:	9209      	str	r2, [sp, #36]	@ 0x24
 801071e:	4604      	mov	r4, r0
 8010720:	460d      	mov	r5, r1
 8010722:	f04f 0801 	mov.w	r8, #1
 8010726:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 801072a:	aa0c      	add	r2, sp, #48	@ 0x30
 801072c:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8010730:	4628      	mov	r0, r5
 8010732:	f001 fd07 	bl	8012144 <uxr_read_submessage_header>
 8010736:	2800      	cmp	r0, #0
 8010738:	f000 813e 	beq.w	80109b8 <read_submessage_list+0x2a4>
 801073c:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8010740:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8010744:	3b02      	subs	r3, #2
 8010746:	2b0d      	cmp	r3, #13
 8010748:	d8ed      	bhi.n	8010726 <read_submessage_list+0x12>
 801074a:	a101      	add	r1, pc, #4	@ (adr r1, 8010750 <read_submessage_list+0x3c>)
 801074c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010750:	080109af 	.word	0x080109af
 8010754:	08010727 	.word	0x08010727
 8010758:	0801099f 	.word	0x0801099f
 801075c:	0801093d 	.word	0x0801093d
 8010760:	08010933 	.word	0x08010933
 8010764:	08010727 	.word	0x08010727
 8010768:	08010727 	.word	0x08010727
 801076c:	08010893 	.word	0x08010893
 8010770:	08010823 	.word	0x08010823
 8010774:	080107e3 	.word	0x080107e3
 8010778:	08010727 	.word	0x08010727
 801077c:	08010727 	.word	0x08010727
 8010780:	08010727 	.word	0x08010727
 8010784:	08010789 	.word	0x08010789
 8010788:	a910      	add	r1, sp, #64	@ 0x40
 801078a:	4628      	mov	r0, r5
 801078c:	f002 feee 	bl	801356c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8010790:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8010794:	f1b9 0f00 	cmp.w	r9, #0
 8010798:	f000 8116 	beq.w	80109c8 <read_submessage_list+0x2b4>
 801079c:	f001 fd18 	bl	80121d0 <uxr_nanos>
 80107a0:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80107a2:	4602      	mov	r2, r0
 80107a4:	460b      	mov	r3, r1
 80107a6:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80107a8:	2100      	movs	r1, #0
 80107aa:	468c      	mov	ip, r1
 80107ac:	fbc0 7c06 	smlal	r7, ip, r0, r6
 80107b0:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 80107b4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80107b6:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80107b8:	468c      	mov	ip, r1
 80107ba:	fbc0 7c06 	smlal	r7, ip, r0, r6
 80107be:	46e2      	mov	sl, ip
 80107c0:	46bc      	mov	ip, r7
 80107c2:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80107c6:	fbc0 7106 	smlal	r7, r1, r0, r6
 80107ca:	e9cd ca02 	strd	ip, sl, [sp, #8]
 80107ce:	e9cd 7100 	strd	r7, r1, [sp]
 80107d2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80107d6:	9106      	str	r1, [sp, #24]
 80107d8:	4620      	mov	r0, r4
 80107da:	47c8      	blx	r9
 80107dc:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 80107e0:	e7a1      	b.n	8010726 <read_submessage_list+0x12>
 80107e2:	a910      	add	r1, sp, #64	@ 0x40
 80107e4:	4628      	mov	r0, r5
 80107e6:	f002 fea1 	bl	801352c <uxr_deserialize_HEARTBEAT_Payload>
 80107ea:	2100      	movs	r1, #0
 80107ec:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80107f0:	f001 fb80 	bl	8011ef4 <uxr_stream_id_from_raw>
 80107f4:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80107f8:	900f      	str	r0, [sp, #60]	@ 0x3c
 80107fa:	4639      	mov	r1, r7
 80107fc:	f104 0008 	add.w	r0, r4, #8
 8010800:	f001 fc66 	bl	80120d0 <uxr_get_input_reliable_stream>
 8010804:	2800      	cmp	r0, #0
 8010806:	d08e      	beq.n	8010726 <read_submessage_list+0x12>
 8010808:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 801080c:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8010810:	f007 f9be 	bl	8017b90 <uxr_process_heartbeat>
 8010814:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8010818:	463a      	mov	r2, r7
 801081a:	4620      	mov	r0, r4
 801081c:	f7ff fdf4 	bl	8010408 <write_submessage_acknack.isra.0>
 8010820:	e781      	b.n	8010726 <read_submessage_list+0x12>
 8010822:	a910      	add	r1, sp, #64	@ 0x40
 8010824:	4628      	mov	r0, r5
 8010826:	f002 fe59 	bl	80134dc <uxr_deserialize_ACKNACK_Payload>
 801082a:	2100      	movs	r1, #0
 801082c:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010830:	f001 fb60 	bl	8011ef4 <uxr_stream_id_from_raw>
 8010834:	900d      	str	r0, [sp, #52]	@ 0x34
 8010836:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801083a:	f104 0008 	add.w	r0, r4, #8
 801083e:	f001 fc33 	bl	80120a8 <uxr_get_output_reliable_stream>
 8010842:	4607      	mov	r7, r0
 8010844:	2800      	cmp	r0, #0
 8010846:	f43f af6e 	beq.w	8010726 <read_submessage_list+0x12>
 801084a:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 801084e:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8010852:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8010856:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 801085a:	b289      	uxth	r1, r1
 801085c:	f007 fcf2 	bl	8018244 <uxr_process_acknack>
 8010860:	4638      	mov	r0, r7
 8010862:	f007 fcaf 	bl	80181c4 <uxr_begin_output_nack_buffer_it>
 8010866:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801086a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801086e:	e006      	b.n	801087e <read_submessage_list+0x16a>
 8010870:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010872:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010874:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8010878:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801087a:	6818      	ldr	r0, [r3, #0]
 801087c:	47c8      	blx	r9
 801087e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8010882:	aa0f      	add	r2, sp, #60	@ 0x3c
 8010884:	4651      	mov	r1, sl
 8010886:	4638      	mov	r0, r7
 8010888:	f007 fc9e 	bl	80181c8 <uxr_next_reliable_nack_buffer_to_send>
 801088c:	2800      	cmp	r0, #0
 801088e:	d1ef      	bne.n	8010870 <read_submessage_list+0x15c>
 8010890:	e749      	b.n	8010726 <read_submessage_list+0x12>
 8010892:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8010896:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 801089a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801089e:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 80108a2:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 80108a6:	4651      	mov	r1, sl
 80108a8:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80108ac:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 80108b0:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 80108b4:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 80108b8:	4628      	mov	r0, r5
 80108ba:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 80108be:	f002 fb59 	bl	8012f74 <uxr_deserialize_BaseObjectRequest>
 80108c2:	4650      	mov	r0, sl
 80108c4:	a90f      	add	r1, sp, #60	@ 0x3c
 80108c6:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 80108ca:	f000 fe45 	bl	8011558 <uxr_parse_base_object_request>
 80108ce:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 80108d2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80108d4:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 80108d8:	9110      	str	r1, [sp, #64]	@ 0x40
 80108da:	3f04      	subs	r7, #4
 80108dc:	f009 090e 	and.w	r9, r9, #14
 80108e0:	b2bf      	uxth	r7, r7
 80108e2:	f1bb 0f00 	cmp.w	fp, #0
 80108e6:	d006      	beq.n	80108f6 <read_submessage_list+0x1e2>
 80108e8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80108ec:	9300      	str	r3, [sp, #0]
 80108ee:	4652      	mov	r2, sl
 80108f0:	2300      	movs	r3, #0
 80108f2:	4620      	mov	r0, r4
 80108f4:	47d8      	blx	fp
 80108f6:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 80108f8:	b16a      	cbz	r2, 8010916 <read_submessage_list+0x202>
 80108fa:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80108fc:	2100      	movs	r1, #0
 80108fe:	3802      	subs	r0, #2
 8010900:	e002      	b.n	8010908 <read_submessage_list+0x1f4>
 8010902:	3101      	adds	r1, #1
 8010904:	4291      	cmp	r1, r2
 8010906:	d006      	beq.n	8010916 <read_submessage_list+0x202>
 8010908:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 801090c:	4553      	cmp	r3, sl
 801090e:	d1f8      	bne.n	8010902 <read_submessage_list+0x1ee>
 8010910:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8010912:	2200      	movs	r2, #0
 8010914:	545a      	strb	r2, [r3, r1]
 8010916:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 801091a:	9102      	str	r1, [sp, #8]
 801091c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801091e:	9101      	str	r1, [sp, #4]
 8010920:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8010922:	9100      	str	r1, [sp, #0]
 8010924:	464b      	mov	r3, r9
 8010926:	463a      	mov	r2, r7
 8010928:	4629      	mov	r1, r5
 801092a:	4620      	mov	r0, r4
 801092c:	f7ff fc4a 	bl	80101c4 <read_submessage_format>
 8010930:	e6f9      	b.n	8010726 <read_submessage_list+0x12>
 8010932:	4629      	mov	r1, r5
 8010934:	4620      	mov	r0, r4
 8010936:	f7ff fea5 	bl	8010684 <read_submessage_info>
 801093a:	e6f4      	b.n	8010726 <read_submessage_list+0x12>
 801093c:	2a00      	cmp	r2, #0
 801093e:	d03e      	beq.n	80109be <read_submessage_list+0x2aa>
 8010940:	a910      	add	r1, sp, #64	@ 0x40
 8010942:	4628      	mov	r0, r5
 8010944:	f002 fd26 	bl	8013394 <uxr_deserialize_STATUS_Payload>
 8010948:	a90e      	add	r1, sp, #56	@ 0x38
 801094a:	aa0d      	add	r2, sp, #52	@ 0x34
 801094c:	a810      	add	r0, sp, #64	@ 0x40
 801094e:	f000 fe03 	bl	8011558 <uxr_parse_base_object_request>
 8010952:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8010956:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010958:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 801095c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8010960:	910f      	str	r1, [sp, #60]	@ 0x3c
 8010962:	f1ba 0f00 	cmp.w	sl, #0
 8010966:	d006      	beq.n	8010976 <read_submessage_list+0x262>
 8010968:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801096c:	9300      	str	r3, [sp, #0]
 801096e:	463a      	mov	r2, r7
 8010970:	464b      	mov	r3, r9
 8010972:	4620      	mov	r0, r4
 8010974:	47d0      	blx	sl
 8010976:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8010978:	2a00      	cmp	r2, #0
 801097a:	f43f aed4 	beq.w	8010726 <read_submessage_list+0x12>
 801097e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8010980:	2100      	movs	r1, #0
 8010982:	3802      	subs	r0, #2
 8010984:	e003      	b.n	801098e <read_submessage_list+0x27a>
 8010986:	3101      	adds	r1, #1
 8010988:	4291      	cmp	r1, r2
 801098a:	f43f aecc 	beq.w	8010726 <read_submessage_list+0x12>
 801098e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8010992:	42bb      	cmp	r3, r7
 8010994:	d1f7      	bne.n	8010986 <read_submessage_list+0x272>
 8010996:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8010998:	f803 9001 	strb.w	r9, [r3, r1]
 801099c:	e6c3      	b.n	8010726 <read_submessage_list+0x12>
 801099e:	2a00      	cmp	r2, #0
 80109a0:	f47f aec1 	bne.w	8010726 <read_submessage_list+0x12>
 80109a4:	4629      	mov	r1, r5
 80109a6:	4620      	mov	r0, r4
 80109a8:	f000 fd1c 	bl	80113e4 <uxr_read_create_session_status>
 80109ac:	e6bb      	b.n	8010726 <read_submessage_list+0x12>
 80109ae:	4629      	mov	r1, r5
 80109b0:	4620      	mov	r0, r4
 80109b2:	f7ff fcf3 	bl	801039c <read_submessage_get_info>
 80109b6:	e6b6      	b.n	8010726 <read_submessage_list+0x12>
 80109b8:	b017      	add	sp, #92	@ 0x5c
 80109ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109be:	4629      	mov	r1, r5
 80109c0:	4620      	mov	r0, r4
 80109c2:	f000 fd1b 	bl	80113fc <uxr_read_delete_session_status>
 80109c6:	e6ae      	b.n	8010726 <read_submessage_list+0x12>
 80109c8:	f001 fc02 	bl	80121d0 <uxr_nanos>
 80109cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80109ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80109d0:	464f      	mov	r7, r9
 80109d2:	fbc3 2706 	smlal	r2, r7, r3, r6
 80109d6:	1812      	adds	r2, r2, r0
 80109d8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80109da:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80109dc:	eb47 0101 	adc.w	r1, r7, r1
 80109e0:	464f      	mov	r7, r9
 80109e2:	fbc3 0706 	smlal	r0, r7, r3, r6
 80109e6:	463b      	mov	r3, r7
 80109e8:	4684      	mov	ip, r0
 80109ea:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 80109ee:	fbc7 0906 	smlal	r0, r9, r7, r6
 80109f2:	eb1c 0c00 	adds.w	ip, ip, r0
 80109f6:	464f      	mov	r7, r9
 80109f8:	eb43 0307 	adc.w	r3, r3, r7
 80109fc:	ebb2 0c0c 	subs.w	ip, r2, ip
 8010a00:	eb61 0303 	sbc.w	r3, r1, r3
 8010a04:	0fda      	lsrs	r2, r3, #31
 8010a06:	eb12 020c 	adds.w	r2, r2, ip
 8010a0a:	f143 0300 	adc.w	r3, r3, #0
 8010a0e:	0852      	lsrs	r2, r2, #1
 8010a10:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8010a14:	105b      	asrs	r3, r3, #1
 8010a16:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8010a1a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8010a1e:	e6dd      	b.n	80107dc <read_submessage_list+0xc8>
 8010a20:	3b9aca00 	.word	0x3b9aca00

08010a24 <listen_message_reliably>:
 8010a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a28:	1e0b      	subs	r3, r1, #0
 8010a2a:	b09d      	sub	sp, #116	@ 0x74
 8010a2c:	bfb8      	it	lt
 8010a2e:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8010a32:	4680      	mov	r8, r0
 8010a34:	9305      	str	r3, [sp, #20]
 8010a36:	f001 fbb1 	bl	801219c <uxr_millis>
 8010a3a:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8010a3e:	4681      	mov	r9, r0
 8010a40:	2a00      	cmp	r2, #0
 8010a42:	f000 80a1 	beq.w	8010b88 <listen_message_reliably+0x164>
 8010a46:	2600      	movs	r6, #0
 8010a48:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010a4c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8010a50:	9303      	str	r3, [sp, #12]
 8010a52:	4630      	mov	r0, r6
 8010a54:	460f      	mov	r7, r1
 8010a56:	e00f      	b.n	8010a78 <listen_message_reliably+0x54>
 8010a58:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8010a5c:	9903      	ldr	r1, [sp, #12]
 8010a5e:	455a      	cmp	r2, fp
 8010a60:	f106 0601 	add.w	r6, r6, #1
 8010a64:	eb73 0101 	sbcs.w	r1, r3, r1
 8010a68:	b2f0      	uxtb	r0, r6
 8010a6a:	da01      	bge.n	8010a70 <listen_message_reliably+0x4c>
 8010a6c:	4693      	mov	fp, r2
 8010a6e:	9303      	str	r3, [sp, #12]
 8010a70:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8010a74:	4283      	cmp	r3, r0
 8010a76:	d960      	bls.n	8010b3a <listen_message_reliably+0x116>
 8010a78:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8010a7c:	2102      	movs	r1, #2
 8010a7e:	2201      	movs	r2, #1
 8010a80:	f001 fa0e 	bl	8011ea0 <uxr_stream_id>
 8010a84:	00e4      	lsls	r4, r4, #3
 8010a86:	f104 0520 	add.w	r5, r4, #32
 8010a8a:	4445      	add	r5, r8
 8010a8c:	4601      	mov	r1, r0
 8010a8e:	463b      	mov	r3, r7
 8010a90:	464a      	mov	r2, r9
 8010a92:	4628      	mov	r0, r5
 8010a94:	9109      	str	r1, [sp, #36]	@ 0x24
 8010a96:	f007 fb6b 	bl	8018170 <uxr_update_output_stream_heartbeat_timestamp>
 8010a9a:	eb08 0304 	add.w	r3, r8, r4
 8010a9e:	2800      	cmp	r0, #0
 8010aa0:	d0da      	beq.n	8010a58 <listen_message_reliably+0x34>
 8010aa2:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8010aa6:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8010aaa:	9304      	str	r3, [sp, #16]
 8010aac:	4640      	mov	r0, r8
 8010aae:	f000 fd2d 	bl	801150c <uxr_session_header_offset>
 8010ab2:	3501      	adds	r5, #1
 8010ab4:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8010ab8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8010abc:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	2211      	movs	r2, #17
 8010ac4:	9000      	str	r0, [sp, #0]
 8010ac6:	a90c      	add	r1, sp, #48	@ 0x30
 8010ac8:	4650      	mov	r0, sl
 8010aca:	f7fc f8d5 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8010ace:	2300      	movs	r3, #0
 8010ad0:	2205      	movs	r2, #5
 8010ad2:	210b      	movs	r1, #11
 8010ad4:	4650      	mov	r0, sl
 8010ad6:	f001 fb1b 	bl	8012110 <uxr_buffer_submessage_header>
 8010ada:	8968      	ldrh	r0, [r5, #10]
 8010adc:	2101      	movs	r1, #1
 8010ade:	f007 fc09 	bl	80182f4 <uxr_seq_num_add>
 8010ae2:	892b      	ldrh	r3, [r5, #8]
 8010ae4:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8010ae8:	4602      	mov	r2, r0
 8010aea:	9b04      	ldr	r3, [sp, #16]
 8010aec:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8010af0:	a90a      	add	r1, sp, #40	@ 0x28
 8010af2:	4650      	mov	r0, sl
 8010af4:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8010af8:	f002 fd04 	bl	8013504 <uxr_serialize_HEARTBEAT_Payload>
 8010afc:	2200      	movs	r2, #0
 8010afe:	4611      	mov	r1, r2
 8010b00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010b02:	4640      	mov	r0, r8
 8010b04:	f000 fcac 	bl	8011460 <uxr_stamp_session_header>
 8010b08:	4650      	mov	r0, sl
 8010b0a:	f7fc f8f3 	bl	800ccf4 <ucdr_buffer_length>
 8010b0e:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8010b12:	4602      	mov	r2, r0
 8010b14:	a90c      	add	r1, sp, #48	@ 0x30
 8010b16:	e9d3 0500 	ldrd	r0, r5, [r3]
 8010b1a:	4444      	add	r4, r8
 8010b1c:	47a8      	blx	r5
 8010b1e:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8010b22:	9903      	ldr	r1, [sp, #12]
 8010b24:	455a      	cmp	r2, fp
 8010b26:	f106 0601 	add.w	r6, r6, #1
 8010b2a:	eb73 0101 	sbcs.w	r1, r3, r1
 8010b2e:	b2f0      	uxtb	r0, r6
 8010b30:	db9c      	blt.n	8010a6c <listen_message_reliably+0x48>
 8010b32:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8010b36:	4283      	cmp	r3, r0
 8010b38:	d89e      	bhi.n	8010a78 <listen_message_reliably+0x54>
 8010b3a:	9a03      	ldr	r2, [sp, #12]
 8010b3c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010b40:	429a      	cmp	r2, r3
 8010b42:	bf08      	it	eq
 8010b44:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8010b48:	d01e      	beq.n	8010b88 <listen_message_reliably+0x164>
 8010b4a:	ebab 0309 	sub.w	r3, fp, r9
 8010b4e:	9905      	ldr	r1, [sp, #20]
 8010b50:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	bf08      	it	eq
 8010b58:	2301      	moveq	r3, #1
 8010b5a:	4299      	cmp	r1, r3
 8010b5c:	bfa8      	it	ge
 8010b5e:	4619      	movge	r1, r3
 8010b60:	6894      	ldr	r4, [r2, #8]
 8010b62:	6810      	ldr	r0, [r2, #0]
 8010b64:	4689      	mov	r9, r1
 8010b66:	460b      	mov	r3, r1
 8010b68:	aa08      	add	r2, sp, #32
 8010b6a:	a907      	add	r1, sp, #28
 8010b6c:	47a0      	blx	r4
 8010b6e:	b968      	cbnz	r0, 8010b8c <listen_message_reliably+0x168>
 8010b70:	9b05      	ldr	r3, [sp, #20]
 8010b72:	eba3 0309 	sub.w	r3, r3, r9
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	9305      	str	r3, [sp, #20]
 8010b7a:	f73f af5c 	bgt.w	8010a36 <listen_message_reliably+0x12>
 8010b7e:	4604      	mov	r4, r0
 8010b80:	4620      	mov	r0, r4
 8010b82:	b01d      	add	sp, #116	@ 0x74
 8010b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b88:	9b05      	ldr	r3, [sp, #20]
 8010b8a:	e7e0      	b.n	8010b4e <listen_message_reliably+0x12a>
 8010b8c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8010b90:	4604      	mov	r4, r0
 8010b92:	a80c      	add	r0, sp, #48	@ 0x30
 8010b94:	f7fc f882 	bl	800cc9c <ucdr_init_buffer>
 8010b98:	2500      	movs	r5, #0
 8010b9a:	f10d 031a 	add.w	r3, sp, #26
 8010b9e:	aa06      	add	r2, sp, #24
 8010ba0:	a90c      	add	r1, sp, #48	@ 0x30
 8010ba2:	4640      	mov	r0, r8
 8010ba4:	f88d 5018 	strb.w	r5, [sp, #24]
 8010ba8:	f000 fc6e 	bl	8011488 <uxr_read_session_header>
 8010bac:	b918      	cbnz	r0, 8010bb6 <listen_message_reliably+0x192>
 8010bae:	4620      	mov	r0, r4
 8010bb0:	b01d      	add	sp, #116	@ 0x74
 8010bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bb6:	4629      	mov	r1, r5
 8010bb8:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8010bbc:	f001 f99a 	bl	8011ef4 <uxr_stream_id_from_raw>
 8010bc0:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8010bc4:	2d01      	cmp	r5, #1
 8010bc6:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8010bca:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8010bce:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8010bd2:	d04b      	beq.n	8010c6c <listen_message_reliably+0x248>
 8010bd4:	2d02      	cmp	r5, #2
 8010bd6:	d00f      	beq.n	8010bf8 <listen_message_reliably+0x1d4>
 8010bd8:	2d00      	cmp	r5, #0
 8010bda:	d1e8      	bne.n	8010bae <listen_message_reliably+0x18a>
 8010bdc:	4629      	mov	r1, r5
 8010bde:	4628      	mov	r0, r5
 8010be0:	f001 f988 	bl	8011ef4 <uxr_stream_id_from_raw>
 8010be4:	a90c      	add	r1, sp, #48	@ 0x30
 8010be6:	4602      	mov	r2, r0
 8010be8:	4640      	mov	r0, r8
 8010bea:	920a      	str	r2, [sp, #40]	@ 0x28
 8010bec:	f7ff fd92 	bl	8010714 <read_submessage_list>
 8010bf0:	4620      	mov	r0, r4
 8010bf2:	b01d      	add	sp, #116	@ 0x74
 8010bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bf8:	4631      	mov	r1, r6
 8010bfa:	f108 0008 	add.w	r0, r8, #8
 8010bfe:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8010c02:	f001 fa65 	bl	80120d0 <uxr_get_input_reliable_stream>
 8010c06:	4607      	mov	r7, r0
 8010c08:	b338      	cbz	r0, 8010c5a <listen_message_reliably+0x236>
 8010c0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c0c:	9203      	str	r2, [sp, #12]
 8010c0e:	a80c      	add	r0, sp, #48	@ 0x30
 8010c10:	f7fc f874 	bl	800ccfc <ucdr_buffer_remaining>
 8010c14:	4603      	mov	r3, r0
 8010c16:	f10d 0019 	add.w	r0, sp, #25
 8010c1a:	9000      	str	r0, [sp, #0]
 8010c1c:	9a03      	ldr	r2, [sp, #12]
 8010c1e:	4651      	mov	r1, sl
 8010c20:	4638      	mov	r0, r7
 8010c22:	f006 febb 	bl	801799c <uxr_receive_reliable_message>
 8010c26:	b1c0      	cbz	r0, 8010c5a <listen_message_reliably+0x236>
 8010c28:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010c2c:	b393      	cbz	r3, 8010c94 <listen_message_reliably+0x270>
 8010c2e:	ad14      	add	r5, sp, #80	@ 0x50
 8010c30:	f04f 0a02 	mov.w	sl, #2
 8010c34:	e00a      	b.n	8010c4c <listen_message_reliably+0x228>
 8010c36:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8010c3a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8010c3e:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8010c42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010c44:	4629      	mov	r1, r5
 8010c46:	4640      	mov	r0, r8
 8010c48:	f7ff fd64 	bl	8010714 <read_submessage_list>
 8010c4c:	2204      	movs	r2, #4
 8010c4e:	4629      	mov	r1, r5
 8010c50:	4638      	mov	r0, r7
 8010c52:	f006 ff23 	bl	8017a9c <uxr_next_input_reliable_buffer_available>
 8010c56:	2800      	cmp	r0, #0
 8010c58:	d1ed      	bne.n	8010c36 <listen_message_reliably+0x212>
 8010c5a:	4640      	mov	r0, r8
 8010c5c:	4632      	mov	r2, r6
 8010c5e:	4649      	mov	r1, r9
 8010c60:	f7ff fbd2 	bl	8010408 <write_submessage_acknack.isra.0>
 8010c64:	4620      	mov	r0, r4
 8010c66:	b01d      	add	sp, #116	@ 0x74
 8010c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c6c:	4631      	mov	r1, r6
 8010c6e:	f108 0008 	add.w	r0, r8, #8
 8010c72:	f001 fa23 	bl	80120bc <uxr_get_input_best_effort_stream>
 8010c76:	2800      	cmp	r0, #0
 8010c78:	d099      	beq.n	8010bae <listen_message_reliably+0x18a>
 8010c7a:	4651      	mov	r1, sl
 8010c7c:	f006 fdfa 	bl	8017874 <uxr_receive_best_effort_message>
 8010c80:	2800      	cmp	r0, #0
 8010c82:	d094      	beq.n	8010bae <listen_message_reliably+0x18a>
 8010c84:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8010c88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010c8a:	a90c      	add	r1, sp, #48	@ 0x30
 8010c8c:	4640      	mov	r0, r8
 8010c8e:	f7ff fd41 	bl	8010714 <read_submessage_list>
 8010c92:	e78c      	b.n	8010bae <listen_message_reliably+0x18a>
 8010c94:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8010c98:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010c9a:	a90c      	add	r1, sp, #48	@ 0x30
 8010c9c:	4640      	mov	r0, r8
 8010c9e:	f7ff fd39 	bl	8010714 <read_submessage_list>
 8010ca2:	e7c4      	b.n	8010c2e <listen_message_reliably+0x20a>

08010ca4 <uxr_run_session_timeout>:
 8010ca4:	b570      	push	{r4, r5, r6, lr}
 8010ca6:	4604      	mov	r4, r0
 8010ca8:	460d      	mov	r5, r1
 8010caa:	f001 fa77 	bl	801219c <uxr_millis>
 8010cae:	4606      	mov	r6, r0
 8010cb0:	4620      	mov	r0, r4
 8010cb2:	f7ff fc71 	bl	8010598 <uxr_flash_output_streams>
 8010cb6:	4629      	mov	r1, r5
 8010cb8:	4620      	mov	r0, r4
 8010cba:	f7ff feb3 	bl	8010a24 <listen_message_reliably>
 8010cbe:	f001 fa6d 	bl	801219c <uxr_millis>
 8010cc2:	1b83      	subs	r3, r0, r6
 8010cc4:	1ae9      	subs	r1, r5, r3
 8010cc6:	2900      	cmp	r1, #0
 8010cc8:	dcf6      	bgt.n	8010cb8 <uxr_run_session_timeout+0x14>
 8010cca:	f104 0008 	add.w	r0, r4, #8
 8010cce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010cd2:	f001 ba07 	b.w	80120e4 <uxr_output_streams_confirmed>
 8010cd6:	bf00      	nop

08010cd8 <uxr_run_session_until_data>:
 8010cd8:	b570      	push	{r4, r5, r6, lr}
 8010cda:	4604      	mov	r4, r0
 8010cdc:	460d      	mov	r5, r1
 8010cde:	f001 fa5d 	bl	801219c <uxr_millis>
 8010ce2:	4606      	mov	r6, r0
 8010ce4:	4620      	mov	r0, r4
 8010ce6:	f7ff fc57 	bl	8010598 <uxr_flash_output_streams>
 8010cea:	2300      	movs	r3, #0
 8010cec:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8010cf0:	4629      	mov	r1, r5
 8010cf2:	e005      	b.n	8010d00 <uxr_run_session_until_data+0x28>
 8010cf4:	f001 fa52 	bl	801219c <uxr_millis>
 8010cf8:	1b83      	subs	r3, r0, r6
 8010cfa:	1ae9      	subs	r1, r5, r3
 8010cfc:	2900      	cmp	r1, #0
 8010cfe:	dd07      	ble.n	8010d10 <uxr_run_session_until_data+0x38>
 8010d00:	4620      	mov	r0, r4
 8010d02:	f7ff fe8f 	bl	8010a24 <listen_message_reliably>
 8010d06:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8010d0a:	2800      	cmp	r0, #0
 8010d0c:	d0f2      	beq.n	8010cf4 <uxr_run_session_until_data+0x1c>
 8010d0e:	bd70      	pop	{r4, r5, r6, pc}
 8010d10:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8010d14:	bd70      	pop	{r4, r5, r6, pc}
 8010d16:	bf00      	nop

08010d18 <uxr_run_session_until_confirm_delivery>:
 8010d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d1c:	4606      	mov	r6, r0
 8010d1e:	460d      	mov	r5, r1
 8010d20:	f001 fa3c 	bl	801219c <uxr_millis>
 8010d24:	4607      	mov	r7, r0
 8010d26:	4630      	mov	r0, r6
 8010d28:	f7ff fc36 	bl	8010598 <uxr_flash_output_streams>
 8010d2c:	2d00      	cmp	r5, #0
 8010d2e:	f106 0808 	add.w	r8, r6, #8
 8010d32:	bfa8      	it	ge
 8010d34:	462c      	movge	r4, r5
 8010d36:	da07      	bge.n	8010d48 <uxr_run_session_until_confirm_delivery+0x30>
 8010d38:	e00e      	b.n	8010d58 <uxr_run_session_until_confirm_delivery+0x40>
 8010d3a:	f7ff fe73 	bl	8010a24 <listen_message_reliably>
 8010d3e:	f001 fa2d 	bl	801219c <uxr_millis>
 8010d42:	1bc3      	subs	r3, r0, r7
 8010d44:	1aec      	subs	r4, r5, r3
 8010d46:	d407      	bmi.n	8010d58 <uxr_run_session_until_confirm_delivery+0x40>
 8010d48:	4640      	mov	r0, r8
 8010d4a:	f001 f9cb 	bl	80120e4 <uxr_output_streams_confirmed>
 8010d4e:	4603      	mov	r3, r0
 8010d50:	4621      	mov	r1, r4
 8010d52:	4630      	mov	r0, r6
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d0f0      	beq.n	8010d3a <uxr_run_session_until_confirm_delivery+0x22>
 8010d58:	4640      	mov	r0, r8
 8010d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d5e:	f001 b9c1 	b.w	80120e4 <uxr_output_streams_confirmed>
 8010d62:	bf00      	nop

08010d64 <uxr_run_session_until_all_status>:
 8010d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d68:	9c08      	ldr	r4, [sp, #32]
 8010d6a:	4606      	mov	r6, r0
 8010d6c:	460f      	mov	r7, r1
 8010d6e:	4691      	mov	r9, r2
 8010d70:	461d      	mov	r5, r3
 8010d72:	f7ff fc11 	bl	8010598 <uxr_flash_output_streams>
 8010d76:	b124      	cbz	r4, 8010d82 <uxr_run_session_until_all_status+0x1e>
 8010d78:	4622      	mov	r2, r4
 8010d7a:	21ff      	movs	r1, #255	@ 0xff
 8010d7c:	4628      	mov	r0, r5
 8010d7e:	f008 faa1 	bl	80192c4 <memset>
 8010d82:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8010d86:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8010d88:	f001 fa08 	bl	801219c <uxr_millis>
 8010d8c:	3d01      	subs	r5, #1
 8010d8e:	f1a9 0902 	sub.w	r9, r9, #2
 8010d92:	4680      	mov	r8, r0
 8010d94:	4639      	mov	r1, r7
 8010d96:	4630      	mov	r0, r6
 8010d98:	f7ff fe44 	bl	8010a24 <listen_message_reliably>
 8010d9c:	f001 f9fe 	bl	801219c <uxr_millis>
 8010da0:	eba0 0008 	sub.w	r0, r0, r8
 8010da4:	1a39      	subs	r1, r7, r0
 8010da6:	b344      	cbz	r4, 8010dfa <uxr_run_session_until_all_status+0x96>
 8010da8:	4628      	mov	r0, r5
 8010daa:	46ac      	mov	ip, r5
 8010dac:	2301      	movs	r3, #1
 8010dae:	e002      	b.n	8010db6 <uxr_run_session_until_all_status+0x52>
 8010db0:	42a3      	cmp	r3, r4
 8010db2:	d20d      	bcs.n	8010dd0 <uxr_run_session_until_all_status+0x6c>
 8010db4:	3301      	adds	r3, #1
 8010db6:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 8010dba:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8010dbe:	d1f7      	bne.n	8010db0 <uxr_run_session_until_all_status+0x4c>
 8010dc0:	42a3      	cmp	r3, r4
 8010dc2:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8010dc6:	d213      	bcs.n	8010df0 <uxr_run_session_until_all_status+0x8c>
 8010dc8:	2a00      	cmp	r2, #0
 8010dca:	d0f3      	beq.n	8010db4 <uxr_run_session_until_all_status+0x50>
 8010dcc:	2900      	cmp	r1, #0
 8010dce:	dce2      	bgt.n	8010d96 <uxr_run_session_until_all_status+0x32>
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8010dd4:	442c      	add	r4, r5
 8010dd6:	e001      	b.n	8010ddc <uxr_run_session_until_all_status+0x78>
 8010dd8:	2b01      	cmp	r3, #1
 8010dda:	d812      	bhi.n	8010e02 <uxr_run_session_until_all_status+0x9e>
 8010ddc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8010de0:	4284      	cmp	r4, r0
 8010de2:	d1f9      	bne.n	8010dd8 <uxr_run_session_until_all_status+0x74>
 8010de4:	2b01      	cmp	r3, #1
 8010de6:	bf8c      	ite	hi
 8010de8:	2000      	movhi	r0, #0
 8010dea:	2001      	movls	r0, #1
 8010dec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010df0:	2900      	cmp	r1, #0
 8010df2:	dded      	ble.n	8010dd0 <uxr_run_session_until_all_status+0x6c>
 8010df4:	2a00      	cmp	r2, #0
 8010df6:	d1ce      	bne.n	8010d96 <uxr_run_session_until_all_status+0x32>
 8010df8:	e7ea      	b.n	8010dd0 <uxr_run_session_until_all_status+0x6c>
 8010dfa:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8010dfc:	2001      	movs	r0, #1
 8010dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e02:	2000      	movs	r0, #0
 8010e04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010e08 <uxr_sync_session>:
 8010e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e0a:	b093      	sub	sp, #76	@ 0x4c
 8010e0c:	4604      	mov	r4, r0
 8010e0e:	460d      	mov	r5, r1
 8010e10:	f000 fb7c 	bl	801150c <uxr_session_header_offset>
 8010e14:	2214      	movs	r2, #20
 8010e16:	eb0d 0102 	add.w	r1, sp, r2
 8010e1a:	9000      	str	r0, [sp, #0]
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	a80a      	add	r0, sp, #40	@ 0x28
 8010e20:	f7fb ff2a 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8010e24:	2300      	movs	r3, #0
 8010e26:	2208      	movs	r2, #8
 8010e28:	210e      	movs	r1, #14
 8010e2a:	a80a      	add	r0, sp, #40	@ 0x28
 8010e2c:	f001 f970 	bl	8012110 <uxr_buffer_submessage_header>
 8010e30:	f001 f9ce 	bl	80121d0 <uxr_nanos>
 8010e34:	a31c      	add	r3, pc, #112	@ (adr r3, 8010ea8 <uxr_sync_session+0xa0>)
 8010e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e3a:	460e      	mov	r6, r1
 8010e3c:	4607      	mov	r7, r0
 8010e3e:	f7ef ff1d 	bl	8000c7c <__aeabi_ldivmod>
 8010e42:	4631      	mov	r1, r6
 8010e44:	9003      	str	r0, [sp, #12]
 8010e46:	a318      	add	r3, pc, #96	@ (adr r3, 8010ea8 <uxr_sync_session+0xa0>)
 8010e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e4c:	4638      	mov	r0, r7
 8010e4e:	f7ef ff15 	bl	8000c7c <__aeabi_ldivmod>
 8010e52:	a903      	add	r1, sp, #12
 8010e54:	a80a      	add	r0, sp, #40	@ 0x28
 8010e56:	9204      	str	r2, [sp, #16]
 8010e58:	f002 fb7a 	bl	8013550 <uxr_serialize_TIMESTAMP_Payload>
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	4611      	mov	r1, r2
 8010e60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e62:	4620      	mov	r0, r4
 8010e64:	f000 fafc 	bl	8011460 <uxr_stamp_session_header>
 8010e68:	a80a      	add	r0, sp, #40	@ 0x28
 8010e6a:	f7fb ff43 	bl	800ccf4 <ucdr_buffer_length>
 8010e6e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010e70:	4602      	mov	r2, r0
 8010e72:	a905      	add	r1, sp, #20
 8010e74:	e9d3 0600 	ldrd	r0, r6, [r3]
 8010e78:	47b0      	blx	r6
 8010e7a:	f001 f98f 	bl	801219c <uxr_millis>
 8010e7e:	2300      	movs	r3, #0
 8010e80:	4606      	mov	r6, r0
 8010e82:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8010e86:	4629      	mov	r1, r5
 8010e88:	e000      	b.n	8010e8c <uxr_sync_session+0x84>
 8010e8a:	b950      	cbnz	r0, 8010ea2 <uxr_sync_session+0x9a>
 8010e8c:	4620      	mov	r0, r4
 8010e8e:	f7ff fdc9 	bl	8010a24 <listen_message_reliably>
 8010e92:	f001 f983 	bl	801219c <uxr_millis>
 8010e96:	1b83      	subs	r3, r0, r6
 8010e98:	1ae9      	subs	r1, r5, r3
 8010e9a:	2900      	cmp	r1, #0
 8010e9c:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8010ea0:	dcf3      	bgt.n	8010e8a <uxr_sync_session+0x82>
 8010ea2:	b013      	add	sp, #76	@ 0x4c
 8010ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ea6:	bf00      	nop
 8010ea8:	3b9aca00 	.word	0x3b9aca00
 8010eac:	00000000 	.word	0x00000000

08010eb0 <uxr_run_session_until_pong>:
 8010eb0:	b570      	push	{r4, r5, r6, lr}
 8010eb2:	4604      	mov	r4, r0
 8010eb4:	460d      	mov	r5, r1
 8010eb6:	f001 f971 	bl	801219c <uxr_millis>
 8010eba:	4606      	mov	r6, r0
 8010ebc:	4620      	mov	r0, r4
 8010ebe:	f7ff fb6b 	bl	8010598 <uxr_flash_output_streams>
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 8010ec8:	4629      	mov	r1, r5
 8010eca:	e005      	b.n	8010ed8 <uxr_run_session_until_pong+0x28>
 8010ecc:	f001 f966 	bl	801219c <uxr_millis>
 8010ed0:	1b83      	subs	r3, r0, r6
 8010ed2:	1ae9      	subs	r1, r5, r3
 8010ed4:	2900      	cmp	r1, #0
 8010ed6:	dd0c      	ble.n	8010ef2 <uxr_run_session_until_pong+0x42>
 8010ed8:	4620      	mov	r0, r4
 8010eda:	f7ff fda3 	bl	8010a24 <listen_message_reliably>
 8010ede:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8010ee2:	2800      	cmp	r0, #0
 8010ee4:	d0f2      	beq.n	8010ecc <uxr_run_session_until_pong+0x1c>
 8010ee6:	f1a0 0001 	sub.w	r0, r0, #1
 8010eea:	fab0 f080 	clz	r0, r0
 8010eee:	0940      	lsrs	r0, r0, #5
 8010ef0:	bd70      	pop	{r4, r5, r6, pc}
 8010ef2:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8010ef6:	f1a0 0001 	sub.w	r0, r0, #1
 8010efa:	fab0 f080 	clz	r0, r0
 8010efe:	0940      	lsrs	r0, r0, #5
 8010f00:	bd70      	pop	{r4, r5, r6, pc}
 8010f02:	bf00      	nop

08010f04 <wait_session_status>:
 8010f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f08:	4604      	mov	r4, r0
 8010f0a:	b09d      	sub	sp, #116	@ 0x74
 8010f0c:	20ff      	movs	r0, #255	@ 0xff
 8010f0e:	7160      	strb	r0, [r4, #5]
 8010f10:	9303      	str	r3, [sp, #12]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	f000 80b6 	beq.w	8011084 <wait_session_status+0x180>
 8010f18:	468a      	mov	sl, r1
 8010f1a:	4691      	mov	r9, r2
 8010f1c:	f04f 0b00 	mov.w	fp, #0
 8010f20:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010f22:	464a      	mov	r2, r9
 8010f24:	e9d3 0500 	ldrd	r0, r5, [r3]
 8010f28:	4651      	mov	r1, sl
 8010f2a:	47a8      	blx	r5
 8010f2c:	f001 f936 	bl	801219c <uxr_millis>
 8010f30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010f34:	4605      	mov	r5, r0
 8010f36:	e009      	b.n	8010f4c <wait_session_status+0x48>
 8010f38:	f001 f930 	bl	801219c <uxr_millis>
 8010f3c:	1b40      	subs	r0, r0, r5
 8010f3e:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	dd40      	ble.n	8010fc8 <wait_session_status+0xc4>
 8010f46:	7960      	ldrb	r0, [r4, #5]
 8010f48:	28ff      	cmp	r0, #255	@ 0xff
 8010f4a:	d145      	bne.n	8010fd8 <wait_session_status+0xd4>
 8010f4c:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8010f4e:	a908      	add	r1, sp, #32
 8010f50:	6896      	ldr	r6, [r2, #8]
 8010f52:	6810      	ldr	r0, [r2, #0]
 8010f54:	aa09      	add	r2, sp, #36	@ 0x24
 8010f56:	47b0      	blx	r6
 8010f58:	2800      	cmp	r0, #0
 8010f5a:	d0ed      	beq.n	8010f38 <wait_session_status+0x34>
 8010f5c:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8010f60:	a80c      	add	r0, sp, #48	@ 0x30
 8010f62:	f7fb fe9b 	bl	800cc9c <ucdr_init_buffer>
 8010f66:	2600      	movs	r6, #0
 8010f68:	f10d 031e 	add.w	r3, sp, #30
 8010f6c:	aa07      	add	r2, sp, #28
 8010f6e:	a90c      	add	r1, sp, #48	@ 0x30
 8010f70:	4620      	mov	r0, r4
 8010f72:	f88d 601c 	strb.w	r6, [sp, #28]
 8010f76:	f000 fa87 	bl	8011488 <uxr_read_session_header>
 8010f7a:	2800      	cmp	r0, #0
 8010f7c:	d0dc      	beq.n	8010f38 <wait_session_status+0x34>
 8010f7e:	4631      	mov	r1, r6
 8010f80:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8010f84:	f000 ffb6 	bl	8011ef4 <uxr_stream_id_from_raw>
 8010f88:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8010f8c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8010f90:	9302      	str	r3, [sp, #8]
 8010f92:	2f01      	cmp	r7, #1
 8010f94:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8010f98:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8010f9c:	d05c      	beq.n	8011058 <wait_session_status+0x154>
 8010f9e:	2f02      	cmp	r7, #2
 8010fa0:	d020      	beq.n	8010fe4 <wait_session_status+0xe0>
 8010fa2:	2f00      	cmp	r7, #0
 8010fa4:	d1c8      	bne.n	8010f38 <wait_session_status+0x34>
 8010fa6:	4639      	mov	r1, r7
 8010fa8:	4638      	mov	r0, r7
 8010faa:	f000 ffa3 	bl	8011ef4 <uxr_stream_id_from_raw>
 8010fae:	a90c      	add	r1, sp, #48	@ 0x30
 8010fb0:	4602      	mov	r2, r0
 8010fb2:	900b      	str	r0, [sp, #44]	@ 0x2c
 8010fb4:	4620      	mov	r0, r4
 8010fb6:	f7ff fbad 	bl	8010714 <read_submessage_list>
 8010fba:	f001 f8ef 	bl	801219c <uxr_millis>
 8010fbe:	1b40      	subs	r0, r0, r5
 8010fc0:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	dcbe      	bgt.n	8010f46 <wait_session_status+0x42>
 8010fc8:	9b03      	ldr	r3, [sp, #12]
 8010fca:	7960      	ldrb	r0, [r4, #5]
 8010fcc:	f10b 0b01 	add.w	fp, fp, #1
 8010fd0:	455b      	cmp	r3, fp
 8010fd2:	d001      	beq.n	8010fd8 <wait_session_status+0xd4>
 8010fd4:	28ff      	cmp	r0, #255	@ 0xff
 8010fd6:	d0a3      	beq.n	8010f20 <wait_session_status+0x1c>
 8010fd8:	38ff      	subs	r0, #255	@ 0xff
 8010fda:	bf18      	it	ne
 8010fdc:	2001      	movne	r0, #1
 8010fde:	b01d      	add	sp, #116	@ 0x74
 8010fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fe4:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 8010fe8:	9304      	str	r3, [sp, #16]
 8010fea:	4631      	mov	r1, r6
 8010fec:	f104 0008 	add.w	r0, r4, #8
 8010ff0:	f001 f86e 	bl	80120d0 <uxr_get_input_reliable_stream>
 8010ff4:	4680      	mov	r8, r0
 8010ff6:	b348      	cbz	r0, 801104c <wait_session_status+0x148>
 8010ff8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010ffa:	9205      	str	r2, [sp, #20]
 8010ffc:	a80c      	add	r0, sp, #48	@ 0x30
 8010ffe:	f7fb fe7d 	bl	800ccfc <ucdr_buffer_remaining>
 8011002:	4603      	mov	r3, r0
 8011004:	f10d 001d 	add.w	r0, sp, #29
 8011008:	9000      	str	r0, [sp, #0]
 801100a:	9a05      	ldr	r2, [sp, #20]
 801100c:	9902      	ldr	r1, [sp, #8]
 801100e:	4640      	mov	r0, r8
 8011010:	f006 fcc4 	bl	801799c <uxr_receive_reliable_message>
 8011014:	b1d0      	cbz	r0, 801104c <wait_session_status+0x148>
 8011016:	f89d 301d 	ldrb.w	r3, [sp, #29]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d03a      	beq.n	8011094 <wait_session_status+0x190>
 801101e:	9f04      	ldr	r7, [sp, #16]
 8011020:	e00a      	b.n	8011038 <wait_session_status+0x134>
 8011022:	f04f 0302 	mov.w	r3, #2
 8011026:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 801102a:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 801102e:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 8011032:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011034:	f7ff fb6e 	bl	8010714 <read_submessage_list>
 8011038:	a914      	add	r1, sp, #80	@ 0x50
 801103a:	2204      	movs	r2, #4
 801103c:	4640      	mov	r0, r8
 801103e:	f006 fd2d 	bl	8017a9c <uxr_next_input_reliable_buffer_available>
 8011042:	4603      	mov	r3, r0
 8011044:	a914      	add	r1, sp, #80	@ 0x50
 8011046:	4620      	mov	r0, r4
 8011048:	2b00      	cmp	r3, #0
 801104a:	d1ea      	bne.n	8011022 <wait_session_status+0x11e>
 801104c:	9904      	ldr	r1, [sp, #16]
 801104e:	4632      	mov	r2, r6
 8011050:	4620      	mov	r0, r4
 8011052:	f7ff f9d9 	bl	8010408 <write_submessage_acknack.isra.0>
 8011056:	e76f      	b.n	8010f38 <wait_session_status+0x34>
 8011058:	4631      	mov	r1, r6
 801105a:	f104 0008 	add.w	r0, r4, #8
 801105e:	f001 f82d 	bl	80120bc <uxr_get_input_best_effort_stream>
 8011062:	2800      	cmp	r0, #0
 8011064:	f43f af68 	beq.w	8010f38 <wait_session_status+0x34>
 8011068:	9902      	ldr	r1, [sp, #8]
 801106a:	f006 fc03 	bl	8017874 <uxr_receive_best_effort_message>
 801106e:	2800      	cmp	r0, #0
 8011070:	f43f af62 	beq.w	8010f38 <wait_session_status+0x34>
 8011074:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8011078:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801107a:	a90c      	add	r1, sp, #48	@ 0x30
 801107c:	4620      	mov	r0, r4
 801107e:	f7ff fb49 	bl	8010714 <read_submessage_list>
 8011082:	e759      	b.n	8010f38 <wait_session_status+0x34>
 8011084:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011086:	e9d3 0400 	ldrd	r0, r4, [r3]
 801108a:	47a0      	blx	r4
 801108c:	2001      	movs	r0, #1
 801108e:	b01d      	add	sp, #116	@ 0x74
 8011090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011094:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8011098:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801109a:	a90c      	add	r1, sp, #48	@ 0x30
 801109c:	4620      	mov	r0, r4
 801109e:	f7ff fb39 	bl	8010714 <read_submessage_list>
 80110a2:	e7bc      	b.n	801101e <wait_session_status+0x11a>

080110a4 <uxr_delete_session_retries>:
 80110a4:	b530      	push	{r4, r5, lr}
 80110a6:	b08f      	sub	sp, #60	@ 0x3c
 80110a8:	4604      	mov	r4, r0
 80110aa:	460d      	mov	r5, r1
 80110ac:	f000 fa2e 	bl	801150c <uxr_session_header_offset>
 80110b0:	2300      	movs	r3, #0
 80110b2:	2210      	movs	r2, #16
 80110b4:	9000      	str	r0, [sp, #0]
 80110b6:	a902      	add	r1, sp, #8
 80110b8:	a806      	add	r0, sp, #24
 80110ba:	f7fb fddd 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 80110be:	a906      	add	r1, sp, #24
 80110c0:	4620      	mov	r0, r4
 80110c2:	f000 f973 	bl	80113ac <uxr_buffer_delete_session>
 80110c6:	2200      	movs	r2, #0
 80110c8:	4611      	mov	r1, r2
 80110ca:	9b06      	ldr	r3, [sp, #24]
 80110cc:	4620      	mov	r0, r4
 80110ce:	f000 f9c7 	bl	8011460 <uxr_stamp_session_header>
 80110d2:	a806      	add	r0, sp, #24
 80110d4:	f7fb fe0e 	bl	800ccf4 <ucdr_buffer_length>
 80110d8:	462b      	mov	r3, r5
 80110da:	4602      	mov	r2, r0
 80110dc:	a902      	add	r1, sp, #8
 80110de:	4620      	mov	r0, r4
 80110e0:	f7ff ff10 	bl	8010f04 <wait_session_status>
 80110e4:	b118      	cbz	r0, 80110ee <uxr_delete_session_retries+0x4a>
 80110e6:	7960      	ldrb	r0, [r4, #5]
 80110e8:	fab0 f080 	clz	r0, r0
 80110ec:	0940      	lsrs	r0, r0, #5
 80110ee:	b00f      	add	sp, #60	@ 0x3c
 80110f0:	bd30      	pop	{r4, r5, pc}
 80110f2:	bf00      	nop

080110f4 <uxr_create_session>:
 80110f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110f8:	f100 0b08 	add.w	fp, r0, #8
 80110fc:	b0ab      	sub	sp, #172	@ 0xac
 80110fe:	4604      	mov	r4, r0
 8011100:	4658      	mov	r0, fp
 8011102:	f000 ff2b 	bl	8011f5c <uxr_reset_stream_storage>
 8011106:	4620      	mov	r0, r4
 8011108:	f000 fa00 	bl	801150c <uxr_session_header_offset>
 801110c:	2300      	movs	r3, #0
 801110e:	9000      	str	r0, [sp, #0]
 8011110:	221c      	movs	r2, #28
 8011112:	a90b      	add	r1, sp, #44	@ 0x2c
 8011114:	a812      	add	r0, sp, #72	@ 0x48
 8011116:	f7fb fdaf 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 801111a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801111c:	8a1a      	ldrh	r2, [r3, #16]
 801111e:	3a04      	subs	r2, #4
 8011120:	b292      	uxth	r2, r2
 8011122:	a912      	add	r1, sp, #72	@ 0x48
 8011124:	4620      	mov	r0, r4
 8011126:	f000 f917 	bl	8011358 <uxr_buffer_create_session>
 801112a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801112c:	4620      	mov	r0, r4
 801112e:	f000 f983 	bl	8011438 <uxr_stamp_create_session_header>
 8011132:	a812      	add	r0, sp, #72	@ 0x48
 8011134:	f7fb fdde 	bl	800ccf4 <ucdr_buffer_length>
 8011138:	23ff      	movs	r3, #255	@ 0xff
 801113a:	7163      	strb	r3, [r4, #5]
 801113c:	230a      	movs	r3, #10
 801113e:	46da      	mov	sl, fp
 8011140:	9303      	str	r3, [sp, #12]
 8011142:	4683      	mov	fp, r0
 8011144:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011146:	465a      	mov	r2, fp
 8011148:	e9d3 0500 	ldrd	r0, r5, [r3]
 801114c:	a90b      	add	r1, sp, #44	@ 0x2c
 801114e:	47a8      	blx	r5
 8011150:	f001 f824 	bl	801219c <uxr_millis>
 8011154:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011158:	4605      	mov	r5, r0
 801115a:	e009      	b.n	8011170 <uxr_create_session+0x7c>
 801115c:	f001 f81e 	bl	801219c <uxr_millis>
 8011160:	1b40      	subs	r0, r0, r5
 8011162:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8011166:	2b00      	cmp	r3, #0
 8011168:	7962      	ldrb	r2, [r4, #5]
 801116a:	dd38      	ble.n	80111de <uxr_create_session+0xea>
 801116c:	2aff      	cmp	r2, #255	@ 0xff
 801116e:	d13c      	bne.n	80111ea <uxr_create_session+0xf6>
 8011170:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011172:	a907      	add	r1, sp, #28
 8011174:	6896      	ldr	r6, [r2, #8]
 8011176:	6810      	ldr	r0, [r2, #0]
 8011178:	aa08      	add	r2, sp, #32
 801117a:	47b0      	blx	r6
 801117c:	2800      	cmp	r0, #0
 801117e:	d0ed      	beq.n	801115c <uxr_create_session+0x68>
 8011180:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011184:	a81a      	add	r0, sp, #104	@ 0x68
 8011186:	f7fb fd89 	bl	800cc9c <ucdr_init_buffer>
 801118a:	2600      	movs	r6, #0
 801118c:	f10d 031a 	add.w	r3, sp, #26
 8011190:	aa06      	add	r2, sp, #24
 8011192:	a91a      	add	r1, sp, #104	@ 0x68
 8011194:	4620      	mov	r0, r4
 8011196:	f88d 6018 	strb.w	r6, [sp, #24]
 801119a:	f000 f975 	bl	8011488 <uxr_read_session_header>
 801119e:	2800      	cmp	r0, #0
 80111a0:	d0dc      	beq.n	801115c <uxr_create_session+0x68>
 80111a2:	4631      	mov	r1, r6
 80111a4:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80111a8:	f000 fea4 	bl	8011ef4 <uxr_stream_id_from_raw>
 80111ac:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80111b0:	2e01      	cmp	r6, #1
 80111b2:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 80111b6:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 80111ba:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80111be:	d053      	beq.n	8011268 <uxr_create_session+0x174>
 80111c0:	2e02      	cmp	r6, #2
 80111c2:	d018      	beq.n	80111f6 <uxr_create_session+0x102>
 80111c4:	2e00      	cmp	r6, #0
 80111c6:	d1c9      	bne.n	801115c <uxr_create_session+0x68>
 80111c8:	4631      	mov	r1, r6
 80111ca:	4630      	mov	r0, r6
 80111cc:	f000 fe92 	bl	8011ef4 <uxr_stream_id_from_raw>
 80111d0:	a91a      	add	r1, sp, #104	@ 0x68
 80111d2:	4602      	mov	r2, r0
 80111d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80111d6:	4620      	mov	r0, r4
 80111d8:	f7ff fa9c 	bl	8010714 <read_submessage_list>
 80111dc:	e7be      	b.n	801115c <uxr_create_session+0x68>
 80111de:	9b03      	ldr	r3, [sp, #12]
 80111e0:	3b01      	subs	r3, #1
 80111e2:	9303      	str	r3, [sp, #12]
 80111e4:	d001      	beq.n	80111ea <uxr_create_session+0xf6>
 80111e6:	2aff      	cmp	r2, #255	@ 0xff
 80111e8:	d0ac      	beq.n	8011144 <uxr_create_session+0x50>
 80111ea:	2a00      	cmp	r2, #0
 80111ec:	d051      	beq.n	8011292 <uxr_create_session+0x19e>
 80111ee:	2000      	movs	r0, #0
 80111f0:	b02b      	add	sp, #172	@ 0xac
 80111f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111f6:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80111fa:	9304      	str	r3, [sp, #16]
 80111fc:	4639      	mov	r1, r7
 80111fe:	4650      	mov	r0, sl
 8011200:	f000 ff66 	bl	80120d0 <uxr_get_input_reliable_stream>
 8011204:	4680      	mov	r8, r0
 8011206:	b348      	cbz	r0, 801125c <uxr_create_session+0x168>
 8011208:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801120a:	9205      	str	r2, [sp, #20]
 801120c:	a81a      	add	r0, sp, #104	@ 0x68
 801120e:	f7fb fd75 	bl	800ccfc <ucdr_buffer_remaining>
 8011212:	4603      	mov	r3, r0
 8011214:	f10d 0019 	add.w	r0, sp, #25
 8011218:	9000      	str	r0, [sp, #0]
 801121a:	9a05      	ldr	r2, [sp, #20]
 801121c:	4649      	mov	r1, r9
 801121e:	4640      	mov	r0, r8
 8011220:	f006 fbbc 	bl	801799c <uxr_receive_reliable_message>
 8011224:	b1d0      	cbz	r0, 801125c <uxr_create_session+0x168>
 8011226:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801122a:	2b00      	cmp	r3, #0
 801122c:	d038      	beq.n	80112a0 <uxr_create_session+0x1ac>
 801122e:	9e04      	ldr	r6, [sp, #16]
 8011230:	e00a      	b.n	8011248 <uxr_create_session+0x154>
 8011232:	f04f 0302 	mov.w	r3, #2
 8011236:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 801123a:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 801123e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011242:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011244:	f7ff fa66 	bl	8010714 <read_submessage_list>
 8011248:	a922      	add	r1, sp, #136	@ 0x88
 801124a:	2204      	movs	r2, #4
 801124c:	4640      	mov	r0, r8
 801124e:	f006 fc25 	bl	8017a9c <uxr_next_input_reliable_buffer_available>
 8011252:	4603      	mov	r3, r0
 8011254:	a922      	add	r1, sp, #136	@ 0x88
 8011256:	4620      	mov	r0, r4
 8011258:	2b00      	cmp	r3, #0
 801125a:	d1ea      	bne.n	8011232 <uxr_create_session+0x13e>
 801125c:	9904      	ldr	r1, [sp, #16]
 801125e:	463a      	mov	r2, r7
 8011260:	4620      	mov	r0, r4
 8011262:	f7ff f8d1 	bl	8010408 <write_submessage_acknack.isra.0>
 8011266:	e779      	b.n	801115c <uxr_create_session+0x68>
 8011268:	4639      	mov	r1, r7
 801126a:	4650      	mov	r0, sl
 801126c:	f000 ff26 	bl	80120bc <uxr_get_input_best_effort_stream>
 8011270:	2800      	cmp	r0, #0
 8011272:	f43f af73 	beq.w	801115c <uxr_create_session+0x68>
 8011276:	4649      	mov	r1, r9
 8011278:	f006 fafc 	bl	8017874 <uxr_receive_best_effort_message>
 801127c:	2800      	cmp	r0, #0
 801127e:	f43f af6d 	beq.w	801115c <uxr_create_session+0x68>
 8011282:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8011286:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011288:	a91a      	add	r1, sp, #104	@ 0x68
 801128a:	4620      	mov	r0, r4
 801128c:	f7ff fa42 	bl	8010714 <read_submessage_list>
 8011290:	e764      	b.n	801115c <uxr_create_session+0x68>
 8011292:	4650      	mov	r0, sl
 8011294:	f000 fe62 	bl	8011f5c <uxr_reset_stream_storage>
 8011298:	2001      	movs	r0, #1
 801129a:	b02b      	add	sp, #172	@ 0xac
 801129c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112a0:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 80112a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80112a6:	a91a      	add	r1, sp, #104	@ 0x68
 80112a8:	4620      	mov	r0, r4
 80112aa:	f7ff fa33 	bl	8010714 <read_submessage_list>
 80112ae:	e7be      	b.n	801122e <uxr_create_session+0x13a>

080112b0 <uxr_prepare_stream_to_write_submessage>:
 80112b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112b4:	b082      	sub	sp, #8
 80112b6:	4682      	mov	sl, r0
 80112b8:	4610      	mov	r0, r2
 80112ba:	4615      	mov	r5, r2
 80112bc:	461e      	mov	r6, r3
 80112be:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 80112c2:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 80112c6:	9101      	str	r1, [sp, #4]
 80112c8:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80112cc:	f000 ff60 	bl	8012190 <uxr_submessage_padding>
 80112d0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80112d4:	f105 0904 	add.w	r9, r5, #4
 80112d8:	2b01      	cmp	r3, #1
 80112da:	4481      	add	r9, r0
 80112dc:	d01d      	beq.n	801131a <uxr_prepare_stream_to_write_submessage+0x6a>
 80112de:	2b02      	cmp	r3, #2
 80112e0:	d116      	bne.n	8011310 <uxr_prepare_stream_to_write_submessage+0x60>
 80112e2:	4621      	mov	r1, r4
 80112e4:	f10a 0008 	add.w	r0, sl, #8
 80112e8:	f000 fede 	bl	80120a8 <uxr_get_output_reliable_stream>
 80112ec:	4604      	mov	r4, r0
 80112ee:	b158      	cbz	r0, 8011308 <uxr_prepare_stream_to_write_submessage+0x58>
 80112f0:	4649      	mov	r1, r9
 80112f2:	4632      	mov	r2, r6
 80112f4:	f006 fd8e 	bl	8017e14 <uxr_prepare_reliable_buffer_to_write>
 80112f8:	4604      	mov	r4, r0
 80112fa:	b12c      	cbz	r4, 8011308 <uxr_prepare_stream_to_write_submessage+0x58>
 80112fc:	4643      	mov	r3, r8
 80112fe:	b2aa      	uxth	r2, r5
 8011300:	4639      	mov	r1, r7
 8011302:	4630      	mov	r0, r6
 8011304:	f000 ff04 	bl	8012110 <uxr_buffer_submessage_header>
 8011308:	4620      	mov	r0, r4
 801130a:	b002      	add	sp, #8
 801130c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011310:	2400      	movs	r4, #0
 8011312:	4620      	mov	r0, r4
 8011314:	b002      	add	sp, #8
 8011316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801131a:	4621      	mov	r1, r4
 801131c:	f10a 0008 	add.w	r0, sl, #8
 8011320:	f000 feba 	bl	8012098 <uxr_get_output_best_effort_stream>
 8011324:	4604      	mov	r4, r0
 8011326:	2800      	cmp	r0, #0
 8011328:	d0ee      	beq.n	8011308 <uxr_prepare_stream_to_write_submessage+0x58>
 801132a:	4649      	mov	r1, r9
 801132c:	4632      	mov	r2, r6
 801132e:	f006 fca1 	bl	8017c74 <uxr_prepare_best_effort_buffer_to_write>
 8011332:	4604      	mov	r4, r0
 8011334:	e7e1      	b.n	80112fa <uxr_prepare_stream_to_write_submessage+0x4a>
 8011336:	bf00      	nop

08011338 <uxr_init_session_info>:
 8011338:	0e13      	lsrs	r3, r2, #24
 801133a:	7043      	strb	r3, [r0, #1]
 801133c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8011340:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8011344:	7001      	strb	r1, [r0, #0]
 8011346:	70c3      	strb	r3, [r0, #3]
 8011348:	2109      	movs	r1, #9
 801134a:	23ff      	movs	r3, #255	@ 0xff
 801134c:	f880 c002 	strb.w	ip, [r0, #2]
 8011350:	7102      	strb	r2, [r0, #4]
 8011352:	80c1      	strh	r1, [r0, #6]
 8011354:	7143      	strb	r3, [r0, #5]
 8011356:	4770      	bx	lr

08011358 <uxr_buffer_create_session>:
 8011358:	b530      	push	{r4, r5, lr}
 801135a:	b089      	sub	sp, #36	@ 0x24
 801135c:	2300      	movs	r3, #0
 801135e:	4d12      	ldr	r5, [pc, #72]	@ (80113a8 <uxr_buffer_create_session+0x50>)
 8011360:	9307      	str	r3, [sp, #28]
 8011362:	f8ad 201c 	strh.w	r2, [sp, #28]
 8011366:	2201      	movs	r2, #1
 8011368:	9301      	str	r3, [sp, #4]
 801136a:	80c2      	strh	r2, [r0, #6]
 801136c:	f88d 2004 	strb.w	r2, [sp, #4]
 8011370:	682a      	ldr	r2, [r5, #0]
 8011372:	9200      	str	r2, [sp, #0]
 8011374:	88aa      	ldrh	r2, [r5, #4]
 8011376:	f8ad 2006 	strh.w	r2, [sp, #6]
 801137a:	f8d0 2001 	ldr.w	r2, [r0, #1]
 801137e:	9202      	str	r2, [sp, #8]
 8011380:	460c      	mov	r4, r1
 8011382:	7802      	ldrb	r2, [r0, #0]
 8011384:	9303      	str	r3, [sp, #12]
 8011386:	4619      	mov	r1, r3
 8011388:	f88d 200c 	strb.w	r2, [sp, #12]
 801138c:	4620      	mov	r0, r4
 801138e:	2210      	movs	r2, #16
 8011390:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011394:	9306      	str	r3, [sp, #24]
 8011396:	f000 febb 	bl	8012110 <uxr_buffer_submessage_header>
 801139a:	4669      	mov	r1, sp
 801139c:	4620      	mov	r0, r4
 801139e:	f001 feff 	bl	80131a0 <uxr_serialize_CREATE_CLIENT_Payload>
 80113a2:	b009      	add	sp, #36	@ 0x24
 80113a4:	bd30      	pop	{r4, r5, pc}
 80113a6:	bf00      	nop
 80113a8:	0801a2b8 	.word	0x0801a2b8

080113ac <uxr_buffer_delete_session>:
 80113ac:	b510      	push	{r4, lr}
 80113ae:	4b0c      	ldr	r3, [pc, #48]	@ (80113e0 <uxr_buffer_delete_session+0x34>)
 80113b0:	b082      	sub	sp, #8
 80113b2:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 80113b6:	f8ad c006 	strh.w	ip, [sp, #6]
 80113ba:	460c      	mov	r4, r1
 80113bc:	2202      	movs	r2, #2
 80113be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80113c2:	80c2      	strh	r2, [r0, #6]
 80113c4:	f8ad 3004 	strh.w	r3, [sp, #4]
 80113c8:	2204      	movs	r2, #4
 80113ca:	2300      	movs	r3, #0
 80113cc:	2103      	movs	r1, #3
 80113ce:	4620      	mov	r0, r4
 80113d0:	f000 fe9e 	bl	8012110 <uxr_buffer_submessage_header>
 80113d4:	a901      	add	r1, sp, #4
 80113d6:	4620      	mov	r0, r4
 80113d8:	f001 ff9c 	bl	8013314 <uxr_serialize_DELETE_Payload>
 80113dc:	b002      	add	sp, #8
 80113de:	bd10      	pop	{r4, pc}
 80113e0:	0801a2b8 	.word	0x0801a2b8

080113e4 <uxr_read_create_session_status>:
 80113e4:	b510      	push	{r4, lr}
 80113e6:	b088      	sub	sp, #32
 80113e8:	4604      	mov	r4, r0
 80113ea:	4608      	mov	r0, r1
 80113ec:	a901      	add	r1, sp, #4
 80113ee:	f001 ffa1 	bl	8013334 <uxr_deserialize_STATUS_AGENT_Payload>
 80113f2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80113f6:	7163      	strb	r3, [r4, #5]
 80113f8:	b008      	add	sp, #32
 80113fa:	bd10      	pop	{r4, pc}

080113fc <uxr_read_delete_session_status>:
 80113fc:	b510      	push	{r4, lr}
 80113fe:	4604      	mov	r4, r0
 8011400:	b084      	sub	sp, #16
 8011402:	4608      	mov	r0, r1
 8011404:	a902      	add	r1, sp, #8
 8011406:	f001 ffc5 	bl	8013394 <uxr_deserialize_STATUS_Payload>
 801140a:	88e3      	ldrh	r3, [r4, #6]
 801140c:	2b02      	cmp	r3, #2
 801140e:	d001      	beq.n	8011414 <uxr_read_delete_session_status+0x18>
 8011410:	b004      	add	sp, #16
 8011412:	bd10      	pop	{r4, pc}
 8011414:	f10d 000a 	add.w	r0, sp, #10
 8011418:	f7fe fd48 	bl	800feac <uxr_object_id_from_raw>
 801141c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8011420:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8011424:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011428:	b29b      	uxth	r3, r3
 801142a:	2b02      	cmp	r3, #2
 801142c:	bf04      	itt	eq
 801142e:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8011432:	7163      	strbeq	r3, [r4, #5]
 8011434:	b004      	add	sp, #16
 8011436:	bd10      	pop	{r4, pc}

08011438 <uxr_stamp_create_session_header>:
 8011438:	b510      	push	{r4, lr}
 801143a:	2208      	movs	r2, #8
 801143c:	b08a      	sub	sp, #40	@ 0x28
 801143e:	4604      	mov	r4, r0
 8011440:	eb0d 0002 	add.w	r0, sp, r2
 8011444:	f7fb fc2a 	bl	800cc9c <ucdr_init_buffer>
 8011448:	f814 1b01 	ldrb.w	r1, [r4], #1
 801144c:	9400      	str	r4, [sp, #0]
 801144e:	2300      	movs	r3, #0
 8011450:	461a      	mov	r2, r3
 8011452:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8011456:	a802      	add	r0, sp, #8
 8011458:	f001 f854 	bl	8012504 <uxr_serialize_message_header>
 801145c:	b00a      	add	sp, #40	@ 0x28
 801145e:	bd10      	pop	{r4, pc}

08011460 <uxr_stamp_session_header>:
 8011460:	b530      	push	{r4, r5, lr}
 8011462:	b08d      	sub	sp, #52	@ 0x34
 8011464:	4604      	mov	r4, r0
 8011466:	460d      	mov	r5, r1
 8011468:	9203      	str	r2, [sp, #12]
 801146a:	4619      	mov	r1, r3
 801146c:	a804      	add	r0, sp, #16
 801146e:	2208      	movs	r2, #8
 8011470:	f7fb fc14 	bl	800cc9c <ucdr_init_buffer>
 8011474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011478:	9b03      	ldr	r3, [sp, #12]
 801147a:	9400      	str	r4, [sp, #0]
 801147c:	462a      	mov	r2, r5
 801147e:	a804      	add	r0, sp, #16
 8011480:	f001 f840 	bl	8012504 <uxr_serialize_message_header>
 8011484:	b00d      	add	sp, #52	@ 0x34
 8011486:	bd30      	pop	{r4, r5, pc}

08011488 <uxr_read_session_header>:
 8011488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801148c:	4607      	mov	r7, r0
 801148e:	b084      	sub	sp, #16
 8011490:	4608      	mov	r0, r1
 8011492:	460c      	mov	r4, r1
 8011494:	4615      	mov	r5, r2
 8011496:	461e      	mov	r6, r3
 8011498:	f7fb fc30 	bl	800ccfc <ucdr_buffer_remaining>
 801149c:	2808      	cmp	r0, #8
 801149e:	d803      	bhi.n	80114a8 <uxr_read_session_header+0x20>
 80114a0:	2000      	movs	r0, #0
 80114a2:	b004      	add	sp, #16
 80114a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114a8:	f10d 080c 	add.w	r8, sp, #12
 80114ac:	4633      	mov	r3, r6
 80114ae:	462a      	mov	r2, r5
 80114b0:	f8cd 8000 	str.w	r8, [sp]
 80114b4:	4620      	mov	r0, r4
 80114b6:	f10d 010b 	add.w	r1, sp, #11
 80114ba:	f001 f841 	bl	8012540 <uxr_deserialize_message_header>
 80114be:	783a      	ldrb	r2, [r7, #0]
 80114c0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80114c4:	4293      	cmp	r3, r2
 80114c6:	d1eb      	bne.n	80114a0 <uxr_read_session_header+0x18>
 80114c8:	061b      	lsls	r3, r3, #24
 80114ca:	d41c      	bmi.n	8011506 <uxr_read_session_header+0x7e>
 80114cc:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80114d0:	787b      	ldrb	r3, [r7, #1]
 80114d2:	429a      	cmp	r2, r3
 80114d4:	d003      	beq.n	80114de <uxr_read_session_header+0x56>
 80114d6:	2001      	movs	r0, #1
 80114d8:	f080 0001 	eor.w	r0, r0, #1
 80114dc:	e7e1      	b.n	80114a2 <uxr_read_session_header+0x1a>
 80114de:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80114e2:	78bb      	ldrb	r3, [r7, #2]
 80114e4:	429a      	cmp	r2, r3
 80114e6:	f107 0102 	add.w	r1, r7, #2
 80114ea:	d1f4      	bne.n	80114d6 <uxr_read_session_header+0x4e>
 80114ec:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80114f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80114f4:	429a      	cmp	r2, r3
 80114f6:	d1ee      	bne.n	80114d6 <uxr_read_session_header+0x4e>
 80114f8:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80114fc:	784b      	ldrb	r3, [r1, #1]
 80114fe:	429a      	cmp	r2, r3
 8011500:	d1e9      	bne.n	80114d6 <uxr_read_session_header+0x4e>
 8011502:	2000      	movs	r0, #0
 8011504:	e7e8      	b.n	80114d8 <uxr_read_session_header+0x50>
 8011506:	2001      	movs	r0, #1
 8011508:	e7cb      	b.n	80114a2 <uxr_read_session_header+0x1a>
 801150a:	bf00      	nop

0801150c <uxr_session_header_offset>:
 801150c:	f990 3000 	ldrsb.w	r3, [r0]
 8011510:	2b00      	cmp	r3, #0
 8011512:	bfac      	ite	ge
 8011514:	2008      	movge	r0, #8
 8011516:	2004      	movlt	r0, #4
 8011518:	4770      	bx	lr
 801151a:	bf00      	nop

0801151c <uxr_init_base_object_request>:
 801151c:	b510      	push	{r4, lr}
 801151e:	88c3      	ldrh	r3, [r0, #6]
 8011520:	b082      	sub	sp, #8
 8011522:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8011526:	9101      	str	r1, [sp, #4]
 8011528:	f1a3 010a 	sub.w	r1, r3, #10
 801152c:	b289      	uxth	r1, r1
 801152e:	42a1      	cmp	r1, r4
 8011530:	d80e      	bhi.n	8011550 <uxr_init_base_object_request+0x34>
 8011532:	3301      	adds	r3, #1
 8011534:	b29c      	uxth	r4, r3
 8011536:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801153a:	b2db      	uxtb	r3, r3
 801153c:	80c4      	strh	r4, [r0, #6]
 801153e:	9801      	ldr	r0, [sp, #4]
 8011540:	7011      	strb	r1, [r2, #0]
 8011542:	7053      	strb	r3, [r2, #1]
 8011544:	1c91      	adds	r1, r2, #2
 8011546:	f7fe fcc5 	bl	800fed4 <uxr_object_id_to_raw>
 801154a:	4620      	mov	r0, r4
 801154c:	b002      	add	sp, #8
 801154e:	bd10      	pop	{r4, pc}
 8011550:	230a      	movs	r3, #10
 8011552:	2100      	movs	r1, #0
 8011554:	461c      	mov	r4, r3
 8011556:	e7f1      	b.n	801153c <uxr_init_base_object_request+0x20>

08011558 <uxr_parse_base_object_request>:
 8011558:	b570      	push	{r4, r5, r6, lr}
 801155a:	4604      	mov	r4, r0
 801155c:	3002      	adds	r0, #2
 801155e:	460d      	mov	r5, r1
 8011560:	4616      	mov	r6, r2
 8011562:	f7fe fca3 	bl	800feac <uxr_object_id_from_raw>
 8011566:	f3c0 430f 	ubfx	r3, r0, #16, #16
 801156a:	8028      	strh	r0, [r5, #0]
 801156c:	806b      	strh	r3, [r5, #2]
 801156e:	7822      	ldrb	r2, [r4, #0]
 8011570:	7863      	ldrb	r3, [r4, #1]
 8011572:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011576:	8033      	strh	r3, [r6, #0]
 8011578:	bd70      	pop	{r4, r5, r6, pc}
 801157a:	bf00      	nop

0801157c <uxr_init_framing_io>:
 801157c:	2300      	movs	r3, #0
 801157e:	7041      	strb	r1, [r0, #1]
 8011580:	7003      	strb	r3, [r0, #0]
 8011582:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8011584:	4770      	bx	lr
 8011586:	bf00      	nop

08011588 <uxr_write_framed_msg>:
 8011588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801158c:	4617      	mov	r7, r2
 801158e:	7842      	ldrb	r2, [r0, #1]
 8011590:	b083      	sub	sp, #12
 8011592:	460e      	mov	r6, r1
 8011594:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8011598:	469a      	mov	sl, r3
 801159a:	2901      	cmp	r1, #1
 801159c:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 80115a0:	4604      	mov	r4, r0
 80115a2:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 80115a6:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 80115aa:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 80115ae:	f240 8137 	bls.w	8011820 <uxr_write_framed_msg+0x298>
 80115b2:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 80115b6:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 80115ba:	2901      	cmp	r1, #1
 80115bc:	f04f 0202 	mov.w	r2, #2
 80115c0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80115c4:	f240 808f 	bls.w	80116e6 <uxr_write_framed_msg+0x15e>
 80115c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80115ca:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 80115ce:	b2dd      	uxtb	r5, r3
 80115d0:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80115d4:	2203      	movs	r2, #3
 80115d6:	2901      	cmp	r1, #1
 80115d8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80115dc:	f240 809a 	bls.w	8011714 <uxr_write_framed_msg+0x18c>
 80115e0:	18a1      	adds	r1, r4, r2
 80115e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80115e4:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 80115e8:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80115ec:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80115f0:	3201      	adds	r2, #1
 80115f2:	2801      	cmp	r0, #1
 80115f4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80115f8:	f240 80a0 	bls.w	801173c <uxr_write_framed_msg+0x1b4>
 80115fc:	18a0      	adds	r0, r4, r2
 80115fe:	3201      	adds	r2, #1
 8011600:	b2d2      	uxtb	r2, r2
 8011602:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011606:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801160a:	2b00      	cmp	r3, #0
 801160c:	f000 80a9 	beq.w	8011762 <uxr_write_framed_msg+0x1da>
 8011610:	f04f 0900 	mov.w	r9, #0
 8011614:	46c8      	mov	r8, r9
 8011616:	f81a 3008 	ldrb.w	r3, [sl, r8]
 801161a:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801161e:	2901      	cmp	r1, #1
 8011620:	f240 80c3 	bls.w	80117aa <uxr_write_framed_msg+0x222>
 8011624:	2a29      	cmp	r2, #41	@ 0x29
 8011626:	f200 809f 	bhi.w	8011768 <uxr_write_framed_msg+0x1e0>
 801162a:	18a1      	adds	r1, r4, r2
 801162c:	3201      	adds	r2, #1
 801162e:	b2d2      	uxtb	r2, r2
 8011630:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8011634:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011638:	ea89 0303 	eor.w	r3, r9, r3
 801163c:	498c      	ldr	r1, [pc, #560]	@ (8011870 <uxr_write_framed_msg+0x2e8>)
 801163e:	b2db      	uxtb	r3, r3
 8011640:	f108 0801 	add.w	r8, r8, #1
 8011644:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011648:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 801164c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801164e:	4543      	cmp	r3, r8
 8011650:	d8e1      	bhi.n	8011616 <uxr_write_framed_msg+0x8e>
 8011652:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011656:	fa5f f889 	uxtb.w	r8, r9
 801165a:	9301      	str	r3, [sp, #4]
 801165c:	f04f 0900 	mov.w	r9, #0
 8011660:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8011664:	fa5f f18a 	uxtb.w	r1, sl
 8011668:	2901      	cmp	r1, #1
 801166a:	d921      	bls.n	80116b0 <uxr_write_framed_msg+0x128>
 801166c:	2a29      	cmp	r2, #41	@ 0x29
 801166e:	f240 80af 	bls.w	80117d0 <uxr_write_framed_msg+0x248>
 8011672:	2500      	movs	r5, #0
 8011674:	e000      	b.n	8011678 <uxr_write_framed_msg+0xf0>
 8011676:	b160      	cbz	r0, 8011692 <uxr_write_framed_msg+0x10a>
 8011678:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801167c:	1b52      	subs	r2, r2, r5
 801167e:	465b      	mov	r3, fp
 8011680:	4421      	add	r1, r4
 8011682:	4638      	mov	r0, r7
 8011684:	47b0      	blx	r6
 8011686:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801168a:	4405      	add	r5, r0
 801168c:	4295      	cmp	r5, r2
 801168e:	d3f2      	bcc.n	8011676 <uxr_write_framed_msg+0xee>
 8011690:	d003      	beq.n	801169a <uxr_write_framed_msg+0x112>
 8011692:	2000      	movs	r0, #0
 8011694:	b003      	add	sp, #12
 8011696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801169a:	fa5f f18a 	uxtb.w	r1, sl
 801169e:	f04f 0300 	mov.w	r3, #0
 80116a2:	2901      	cmp	r1, #1
 80116a4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80116a8:	f04f 0200 	mov.w	r2, #0
 80116ac:	f200 8090 	bhi.w	80117d0 <uxr_write_framed_msg+0x248>
 80116b0:	1c51      	adds	r1, r2, #1
 80116b2:	b2c9      	uxtb	r1, r1
 80116b4:	2929      	cmp	r1, #41	@ 0x29
 80116b6:	d8dc      	bhi.n	8011672 <uxr_write_framed_msg+0xea>
 80116b8:	18a5      	adds	r5, r4, r2
 80116ba:	4421      	add	r1, r4
 80116bc:	3202      	adds	r2, #2
 80116be:	f088 0820 	eor.w	r8, r8, #32
 80116c2:	4648      	mov	r0, r9
 80116c4:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 80116c8:	b2d2      	uxtb	r2, r2
 80116ca:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 80116ce:	f04f 0901 	mov.w	r9, #1
 80116d2:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80116d6:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80116da:	2800      	cmp	r0, #0
 80116dc:	f040 8085 	bne.w	80117ea <uxr_write_framed_msg+0x262>
 80116e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80116e4:	e7bc      	b.n	8011660 <uxr_write_framed_msg+0xd8>
 80116e6:	4611      	mov	r1, r2
 80116e8:	f04f 0c03 	mov.w	ip, #3
 80116ec:	2204      	movs	r2, #4
 80116ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80116f0:	4421      	add	r1, r4
 80116f2:	b2dd      	uxtb	r5, r3
 80116f4:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 80116f8:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 80116fc:	44a4      	add	ip, r4
 80116fe:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011702:	f080 0020 	eor.w	r0, r0, #32
 8011706:	2901      	cmp	r1, #1
 8011708:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 801170c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011710:	f63f af66 	bhi.w	80115e0 <uxr_write_framed_msg+0x58>
 8011714:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011716:	18a0      	adds	r0, r4, r2
 8011718:	f085 0520 	eor.w	r5, r5, #32
 801171c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011720:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011724:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8011728:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 801172c:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011730:	3202      	adds	r2, #2
 8011732:	2801      	cmp	r0, #1
 8011734:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011738:	f63f af60 	bhi.w	80115fc <uxr_write_framed_msg+0x74>
 801173c:	1c50      	adds	r0, r2, #1
 801173e:	18a5      	adds	r5, r4, r2
 8011740:	fa54 f080 	uxtab	r0, r4, r0
 8011744:	3202      	adds	r2, #2
 8011746:	f081 0120 	eor.w	r1, r1, #32
 801174a:	b2d2      	uxtb	r2, r2
 801174c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011750:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8011754:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011758:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801175c:	2b00      	cmp	r3, #0
 801175e:	f47f af57 	bne.w	8011610 <uxr_write_framed_msg+0x88>
 8011762:	9301      	str	r3, [sp, #4]
 8011764:	4698      	mov	r8, r3
 8011766:	e779      	b.n	801165c <uxr_write_framed_msg+0xd4>
 8011768:	2500      	movs	r5, #0
 801176a:	e001      	b.n	8011770 <uxr_write_framed_msg+0x1e8>
 801176c:	2800      	cmp	r0, #0
 801176e:	d090      	beq.n	8011692 <uxr_write_framed_msg+0x10a>
 8011770:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011774:	1b52      	subs	r2, r2, r5
 8011776:	465b      	mov	r3, fp
 8011778:	4421      	add	r1, r4
 801177a:	4638      	mov	r0, r7
 801177c:	47b0      	blx	r6
 801177e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011782:	4405      	add	r5, r0
 8011784:	4295      	cmp	r5, r2
 8011786:	d3f1      	bcc.n	801176c <uxr_write_framed_msg+0x1e4>
 8011788:	d183      	bne.n	8011692 <uxr_write_framed_msg+0x10a>
 801178a:	f04f 0300 	mov.w	r3, #0
 801178e:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011792:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011794:	4543      	cmp	r3, r8
 8011796:	d964      	bls.n	8011862 <uxr_write_framed_msg+0x2da>
 8011798:	f81a 3008 	ldrb.w	r3, [sl, r8]
 801179c:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 80117a0:	2901      	cmp	r1, #1
 80117a2:	f04f 0200 	mov.w	r2, #0
 80117a6:	f63f af3d 	bhi.w	8011624 <uxr_write_framed_msg+0x9c>
 80117aa:	1c51      	adds	r1, r2, #1
 80117ac:	b2c9      	uxtb	r1, r1
 80117ae:	2929      	cmp	r1, #41	@ 0x29
 80117b0:	d8da      	bhi.n	8011768 <uxr_write_framed_msg+0x1e0>
 80117b2:	18a0      	adds	r0, r4, r2
 80117b4:	4421      	add	r1, r4
 80117b6:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 80117ba:	3202      	adds	r2, #2
 80117bc:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 80117c0:	b2d2      	uxtb	r2, r2
 80117c2:	f083 0020 	eor.w	r0, r3, #32
 80117c6:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 80117ca:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80117ce:	e733      	b.n	8011638 <uxr_write_framed_msg+0xb0>
 80117d0:	18a1      	adds	r1, r4, r2
 80117d2:	3201      	adds	r2, #1
 80117d4:	4648      	mov	r0, r9
 80117d6:	b2d2      	uxtb	r2, r2
 80117d8:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80117dc:	f04f 0901 	mov.w	r9, #1
 80117e0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80117e4:	2800      	cmp	r0, #0
 80117e6:	f43f af7b 	beq.w	80116e0 <uxr_write_framed_msg+0x158>
 80117ea:	2500      	movs	r5, #0
 80117ec:	e002      	b.n	80117f4 <uxr_write_framed_msg+0x26c>
 80117ee:	2800      	cmp	r0, #0
 80117f0:	f43f af4f 	beq.w	8011692 <uxr_write_framed_msg+0x10a>
 80117f4:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80117f8:	1b52      	subs	r2, r2, r5
 80117fa:	465b      	mov	r3, fp
 80117fc:	4421      	add	r1, r4
 80117fe:	4638      	mov	r0, r7
 8011800:	47b0      	blx	r6
 8011802:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011806:	4405      	add	r5, r0
 8011808:	4295      	cmp	r5, r2
 801180a:	d3f0      	bcc.n	80117ee <uxr_write_framed_msg+0x266>
 801180c:	f47f af41 	bne.w	8011692 <uxr_write_framed_msg+0x10a>
 8011810:	2300      	movs	r3, #0
 8011812:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011816:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011818:	b298      	uxth	r0, r3
 801181a:	b003      	add	sp, #12
 801181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011820:	217d      	movs	r1, #125	@ 0x7d
 8011822:	f082 0220 	eor.w	r2, r2, #32
 8011826:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 801182a:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 801182e:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8011832:	2901      	cmp	r1, #1
 8011834:	f04f 0203 	mov.w	r2, #3
 8011838:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801183c:	d804      	bhi.n	8011848 <uxr_write_framed_msg+0x2c0>
 801183e:	4611      	mov	r1, r2
 8011840:	f04f 0c04 	mov.w	ip, #4
 8011844:	2205      	movs	r2, #5
 8011846:	e752      	b.n	80116ee <uxr_write_framed_msg+0x166>
 8011848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801184a:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 801184e:	b2dd      	uxtb	r5, r3
 8011850:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011854:	2204      	movs	r2, #4
 8011856:	2901      	cmp	r1, #1
 8011858:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801185c:	f63f aec0 	bhi.w	80115e0 <uxr_write_framed_msg+0x58>
 8011860:	e758      	b.n	8011714 <uxr_write_framed_msg+0x18c>
 8011862:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011866:	fa5f f889 	uxtb.w	r8, r9
 801186a:	9301      	str	r3, [sp, #4]
 801186c:	2200      	movs	r2, #0
 801186e:	e6f5      	b.n	801165c <uxr_write_framed_msg+0xd4>
 8011870:	0801ab88 	.word	0x0801ab88

08011874 <uxr_framing_read_transport>:
 8011874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011878:	4604      	mov	r4, r0
 801187a:	b083      	sub	sp, #12
 801187c:	461f      	mov	r7, r3
 801187e:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8011882:	4689      	mov	r9, r1
 8011884:	4692      	mov	sl, r2
 8011886:	f000 fc89 	bl	801219c <uxr_millis>
 801188a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801188e:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8011892:	42b3      	cmp	r3, r6
 8011894:	4680      	mov	r8, r0
 8011896:	d061      	beq.n	801195c <uxr_framing_read_transport+0xe8>
 8011898:	d81c      	bhi.n	80118d4 <uxr_framing_read_transport+0x60>
 801189a:	1e75      	subs	r5, r6, #1
 801189c:	1aed      	subs	r5, r5, r3
 801189e:	b2ed      	uxtb	r5, r5
 80118a0:	2600      	movs	r6, #0
 80118a2:	455d      	cmp	r5, fp
 80118a4:	d81f      	bhi.n	80118e6 <uxr_framing_read_transport+0x72>
 80118a6:	19ab      	adds	r3, r5, r6
 80118a8:	455b      	cmp	r3, fp
 80118aa:	bf84      	itt	hi
 80118ac:	ebab 0605 	subhi.w	r6, fp, r5
 80118b0:	b2f6      	uxtbhi	r6, r6
 80118b2:	b9ed      	cbnz	r5, 80118f0 <uxr_framing_read_transport+0x7c>
 80118b4:	f04f 0b00 	mov.w	fp, #0
 80118b8:	f000 fc70 	bl	801219c <uxr_millis>
 80118bc:	683b      	ldr	r3, [r7, #0]
 80118be:	eba0 0808 	sub.w	r8, r0, r8
 80118c2:	eba3 0308 	sub.w	r3, r3, r8
 80118c6:	4658      	mov	r0, fp
 80118c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80118cc:	603b      	str	r3, [r7, #0]
 80118ce:	b003      	add	sp, #12
 80118d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118d4:	2e00      	cmp	r6, #0
 80118d6:	d049      	beq.n	801196c <uxr_framing_read_transport+0xf8>
 80118d8:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 80118dc:	b2ed      	uxtb	r5, r5
 80118de:	3e01      	subs	r6, #1
 80118e0:	455d      	cmp	r5, fp
 80118e2:	b2f6      	uxtb	r6, r6
 80118e4:	d9df      	bls.n	80118a6 <uxr_framing_read_transport+0x32>
 80118e6:	fa5f f58b 	uxtb.w	r5, fp
 80118ea:	2600      	movs	r6, #0
 80118ec:	2d00      	cmp	r5, #0
 80118ee:	d0e1      	beq.n	80118b4 <uxr_framing_read_transport+0x40>
 80118f0:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80118f4:	3102      	adds	r1, #2
 80118f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80118f8:	9300      	str	r3, [sp, #0]
 80118fa:	683b      	ldr	r3, [r7, #0]
 80118fc:	4421      	add	r1, r4
 80118fe:	462a      	mov	r2, r5
 8011900:	4650      	mov	r0, sl
 8011902:	47c8      	blx	r9
 8011904:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011908:	4a1a      	ldr	r2, [pc, #104]	@ (8011974 <uxr_framing_read_transport+0x100>)
 801190a:	4403      	add	r3, r0
 801190c:	0859      	lsrs	r1, r3, #1
 801190e:	fba2 2101 	umull	r2, r1, r2, r1
 8011912:	0889      	lsrs	r1, r1, #2
 8011914:	222a      	movs	r2, #42	@ 0x2a
 8011916:	fb02 3111 	mls	r1, r2, r1, r3
 801191a:	4683      	mov	fp, r0
 801191c:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8011920:	2800      	cmp	r0, #0
 8011922:	d0c7      	beq.n	80118b4 <uxr_framing_read_transport+0x40>
 8011924:	42a8      	cmp	r0, r5
 8011926:	d1c7      	bne.n	80118b8 <uxr_framing_read_transport+0x44>
 8011928:	2e00      	cmp	r6, #0
 801192a:	d0c5      	beq.n	80118b8 <uxr_framing_read_transport+0x44>
 801192c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801192e:	9300      	str	r3, [sp, #0]
 8011930:	3102      	adds	r1, #2
 8011932:	4632      	mov	r2, r6
 8011934:	4421      	add	r1, r4
 8011936:	2300      	movs	r3, #0
 8011938:	4650      	mov	r0, sl
 801193a:	47c8      	blx	r9
 801193c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011940:	4a0c      	ldr	r2, [pc, #48]	@ (8011974 <uxr_framing_read_transport+0x100>)
 8011942:	180b      	adds	r3, r1, r0
 8011944:	0859      	lsrs	r1, r3, #1
 8011946:	fba2 1201 	umull	r1, r2, r2, r1
 801194a:	0892      	lsrs	r2, r2, #2
 801194c:	212a      	movs	r1, #42	@ 0x2a
 801194e:	fb01 3312 	mls	r3, r1, r2, r3
 8011952:	eb00 0b05 	add.w	fp, r0, r5
 8011956:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801195a:	e7ad      	b.n	80118b8 <uxr_framing_read_transport+0x44>
 801195c:	2600      	movs	r6, #0
 801195e:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8011962:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8011964:	d9bf      	bls.n	80118e6 <uxr_framing_read_transport+0x72>
 8011966:	2102      	movs	r1, #2
 8011968:	2529      	movs	r5, #41	@ 0x29
 801196a:	e7c4      	b.n	80118f6 <uxr_framing_read_transport+0x82>
 801196c:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8011970:	b2ed      	uxtb	r5, r5
 8011972:	e796      	b.n	80118a2 <uxr_framing_read_transport+0x2e>
 8011974:	30c30c31 	.word	0x30c30c31

08011978 <uxr_read_framed_msg>:
 8011978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801197c:	461e      	mov	r6, r3
 801197e:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 8011982:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8011986:	429d      	cmp	r5, r3
 8011988:	b083      	sub	sp, #12
 801198a:	4604      	mov	r4, r0
 801198c:	4688      	mov	r8, r1
 801198e:	4691      	mov	r9, r2
 8011990:	f000 8188 	beq.w	8011ca4 <uxr_read_framed_msg+0x32c>
 8011994:	7823      	ldrb	r3, [r4, #0]
 8011996:	4dc1      	ldr	r5, [pc, #772]	@ (8011c9c <uxr_read_framed_msg+0x324>)
 8011998:	4fc1      	ldr	r7, [pc, #772]	@ (8011ca0 <uxr_read_framed_msg+0x328>)
 801199a:	2b07      	cmp	r3, #7
 801199c:	d8fd      	bhi.n	801199a <uxr_read_framed_msg+0x22>
 801199e:	e8df f013 	tbh	[pc, r3, lsl #1]
 80119a2:	0115      	.short	0x0115
 80119a4:	00d600f6 	.word	0x00d600f6
 80119a8:	009000b9 	.word	0x009000b9
 80119ac:	0030004d 	.word	0x0030004d
 80119b0:	0008      	.short	0x0008
 80119b2:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80119b6:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80119ba:	4299      	cmp	r1, r3
 80119bc:	f000 814a 	beq.w	8011c54 <uxr_read_framed_msg+0x2dc>
 80119c0:	18e2      	adds	r2, r4, r3
 80119c2:	7892      	ldrb	r2, [r2, #2]
 80119c4:	2a7d      	cmp	r2, #125	@ 0x7d
 80119c6:	f000 8199 	beq.w	8011cfc <uxr_read_framed_msg+0x384>
 80119ca:	3301      	adds	r3, #1
 80119cc:	0858      	lsrs	r0, r3, #1
 80119ce:	fba5 1000 	umull	r1, r0, r5, r0
 80119d2:	0880      	lsrs	r0, r0, #2
 80119d4:	212a      	movs	r1, #42	@ 0x2a
 80119d6:	fb01 3310 	mls	r3, r1, r0, r3
 80119da:	2a7e      	cmp	r2, #126	@ 0x7e
 80119dc:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80119e0:	f000 8252 	beq.w	8011e88 <uxr_read_framed_msg+0x510>
 80119e4:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 80119e6:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 80119e8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80119ec:	b29b      	uxth	r3, r3
 80119ee:	2200      	movs	r2, #0
 80119f0:	4299      	cmp	r1, r3
 80119f2:	86a3      	strh	r3, [r4, #52]	@ 0x34
 80119f4:	7022      	strb	r2, [r4, #0]
 80119f6:	f000 8179 	beq.w	8011cec <uxr_read_framed_msg+0x374>
 80119fa:	2000      	movs	r0, #0
 80119fc:	b003      	add	sp, #12
 80119fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a02:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011a06:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011a0a:	4299      	cmp	r1, r3
 8011a0c:	f000 8131 	beq.w	8011c72 <uxr_read_framed_msg+0x2fa>
 8011a10:	18e2      	adds	r2, r4, r3
 8011a12:	7890      	ldrb	r0, [r2, #2]
 8011a14:	287d      	cmp	r0, #125	@ 0x7d
 8011a16:	f000 8190 	beq.w	8011d3a <uxr_read_framed_msg+0x3c2>
 8011a1a:	3301      	adds	r3, #1
 8011a1c:	085a      	lsrs	r2, r3, #1
 8011a1e:	fba5 1202 	umull	r1, r2, r5, r2
 8011a22:	0892      	lsrs	r2, r2, #2
 8011a24:	212a      	movs	r1, #42	@ 0x2a
 8011a26:	fb01 3312 	mls	r3, r1, r2, r3
 8011a2a:	287e      	cmp	r0, #126	@ 0x7e
 8011a2c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011a30:	f000 821a 	beq.w	8011e68 <uxr_read_framed_msg+0x4f0>
 8011a34:	2307      	movs	r3, #7
 8011a36:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8011a38:	7023      	strb	r3, [r4, #0]
 8011a3a:	e7ae      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011a3c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8011a3e:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8011a42:	459e      	cmp	lr, r3
 8011a44:	d938      	bls.n	8011ab8 <uxr_read_framed_msg+0x140>
 8011a46:	ee07 8a90 	vmov	s15, r8
 8011a4a:	212a      	movs	r1, #42	@ 0x2a
 8011a4c:	e020      	b.n	8011a90 <uxr_read_framed_msg+0x118>
 8011a4e:	f89b c002 	ldrb.w	ip, [fp, #2]
 8011a52:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8011a56:	f000 80d4 	beq.w	8011c02 <uxr_read_framed_msg+0x28a>
 8011a5a:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8011a5e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011a62:	f000 8219 	beq.w	8011e98 <uxr_read_framed_msg+0x520>
 8011a66:	f806 c003 	strb.w	ip, [r6, r3]
 8011a6a:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8011a6e:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8011a70:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8011a74:	ea8a 000c 	eor.w	r0, sl, ip
 8011a78:	b2c0      	uxtb	r0, r0
 8011a7a:	3301      	adds	r3, #1
 8011a7c:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8011a80:	b29b      	uxth	r3, r3
 8011a82:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8011a86:	4573      	cmp	r3, lr
 8011a88:	8663      	strh	r3, [r4, #50]	@ 0x32
 8011a8a:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8011a8c:	f080 8120 	bcs.w	8011cd0 <uxr_read_framed_msg+0x358>
 8011a90:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8011a94:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8011a98:	f100 0c01 	add.w	ip, r0, #1
 8011a9c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011aa0:	fba5 8202 	umull	r8, r2, r5, r2
 8011aa4:	0892      	lsrs	r2, r2, #2
 8011aa6:	4582      	cmp	sl, r0
 8011aa8:	eb04 0b00 	add.w	fp, r4, r0
 8011aac:	fb01 c212 	mls	r2, r1, r2, ip
 8011ab0:	d1cd      	bne.n	8011a4e <uxr_read_framed_msg+0xd6>
 8011ab2:	ee17 8a90 	vmov	r8, s15
 8011ab6:	459e      	cmp	lr, r3
 8011ab8:	f040 8111 	bne.w	8011cde <uxr_read_framed_msg+0x366>
 8011abc:	2306      	movs	r3, #6
 8011abe:	7023      	strb	r3, [r4, #0]
 8011ac0:	e76b      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011ac2:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8011ac6:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011aca:	4298      	cmp	r0, r3
 8011acc:	f000 80c2 	beq.w	8011c54 <uxr_read_framed_msg+0x2dc>
 8011ad0:	18e2      	adds	r2, r4, r3
 8011ad2:	7891      	ldrb	r1, [r2, #2]
 8011ad4:	297d      	cmp	r1, #125	@ 0x7d
 8011ad6:	f000 814c 	beq.w	8011d72 <uxr_read_framed_msg+0x3fa>
 8011ada:	3301      	adds	r3, #1
 8011adc:	085a      	lsrs	r2, r3, #1
 8011ade:	fba5 0202 	umull	r0, r2, r5, r2
 8011ae2:	0892      	lsrs	r2, r2, #2
 8011ae4:	202a      	movs	r0, #42	@ 0x2a
 8011ae6:	fb00 3312 	mls	r3, r0, r2, r3
 8011aea:	297e      	cmp	r1, #126	@ 0x7e
 8011aec:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011af0:	f000 81ca 	beq.w	8011e88 <uxr_read_framed_msg+0x510>
 8011af4:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8011af6:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8011afa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011afc:	b29b      	uxth	r3, r3
 8011afe:	2000      	movs	r0, #0
 8011b00:	428b      	cmp	r3, r1
 8011b02:	8623      	strh	r3, [r4, #48]	@ 0x30
 8011b04:	8660      	strh	r0, [r4, #50]	@ 0x32
 8011b06:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8011b08:	f240 80df 	bls.w	8011cca <uxr_read_framed_msg+0x352>
 8011b0c:	7020      	strb	r0, [r4, #0]
 8011b0e:	b003      	add	sp, #12
 8011b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b14:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011b18:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011b1c:	4299      	cmp	r1, r3
 8011b1e:	f000 80a8 	beq.w	8011c72 <uxr_read_framed_msg+0x2fa>
 8011b22:	18e2      	adds	r2, r4, r3
 8011b24:	7890      	ldrb	r0, [r2, #2]
 8011b26:	287d      	cmp	r0, #125	@ 0x7d
 8011b28:	f000 8164 	beq.w	8011df4 <uxr_read_framed_msg+0x47c>
 8011b2c:	3301      	adds	r3, #1
 8011b2e:	085a      	lsrs	r2, r3, #1
 8011b30:	fba5 1202 	umull	r1, r2, r5, r2
 8011b34:	0892      	lsrs	r2, r2, #2
 8011b36:	212a      	movs	r1, #42	@ 0x2a
 8011b38:	fb01 3312 	mls	r3, r1, r2, r3
 8011b3c:	287e      	cmp	r0, #126	@ 0x7e
 8011b3e:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011b42:	f000 8191 	beq.w	8011e68 <uxr_read_framed_msg+0x4f0>
 8011b46:	2304      	movs	r3, #4
 8011b48:	8620      	strh	r0, [r4, #48]	@ 0x30
 8011b4a:	7023      	strb	r3, [r4, #0]
 8011b4c:	e725      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011b4e:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8011b52:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011b56:	4290      	cmp	r0, r2
 8011b58:	f000 80b3 	beq.w	8011cc2 <uxr_read_framed_msg+0x34a>
 8011b5c:	18a3      	adds	r3, r4, r2
 8011b5e:	7899      	ldrb	r1, [r3, #2]
 8011b60:	297d      	cmp	r1, #125	@ 0x7d
 8011b62:	f000 8164 	beq.w	8011e2e <uxr_read_framed_msg+0x4b6>
 8011b66:	3201      	adds	r2, #1
 8011b68:	0850      	lsrs	r0, r2, #1
 8011b6a:	fba5 3000 	umull	r3, r0, r5, r0
 8011b6e:	0880      	lsrs	r0, r0, #2
 8011b70:	232a      	movs	r3, #42	@ 0x2a
 8011b72:	fb03 2210 	mls	r2, r3, r0, r2
 8011b76:	297e      	cmp	r1, #126	@ 0x7e
 8011b78:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011b7c:	f000 8188 	beq.w	8011e90 <uxr_read_framed_msg+0x518>
 8011b80:	7863      	ldrb	r3, [r4, #1]
 8011b82:	428b      	cmp	r3, r1
 8011b84:	bf0c      	ite	eq
 8011b86:	2303      	moveq	r3, #3
 8011b88:	2300      	movne	r3, #0
 8011b8a:	7023      	strb	r3, [r4, #0]
 8011b8c:	e705      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011b8e:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011b92:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011b96:	2200      	movs	r2, #0
 8011b98:	4299      	cmp	r1, r3
 8011b9a:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8011b9e:	d06c      	beq.n	8011c7a <uxr_read_framed_msg+0x302>
 8011ba0:	18e2      	adds	r2, r4, r3
 8011ba2:	7890      	ldrb	r0, [r2, #2]
 8011ba4:	287d      	cmp	r0, #125	@ 0x7d
 8011ba6:	f000 8101 	beq.w	8011dac <uxr_read_framed_msg+0x434>
 8011baa:	3301      	adds	r3, #1
 8011bac:	085a      	lsrs	r2, r3, #1
 8011bae:	fba5 1202 	umull	r1, r2, r5, r2
 8011bb2:	0892      	lsrs	r2, r2, #2
 8011bb4:	212a      	movs	r1, #42	@ 0x2a
 8011bb6:	fb01 3312 	mls	r3, r1, r2, r3
 8011bba:	287e      	cmp	r0, #126	@ 0x7e
 8011bbc:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8011bc0:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011bc4:	d059      	beq.n	8011c7a <uxr_read_framed_msg+0x302>
 8011bc6:	2302      	movs	r3, #2
 8011bc8:	7023      	strb	r3, [r4, #0]
 8011bca:	e6e6      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011bcc:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8011bd0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011bd4:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8011bd8:	1c51      	adds	r1, r2, #1
 8011bda:	084b      	lsrs	r3, r1, #1
 8011bdc:	fba5 c303 	umull	ip, r3, r5, r3
 8011be0:	089b      	lsrs	r3, r3, #2
 8011be2:	fb0e 1313 	mls	r3, lr, r3, r1
 8011be6:	4592      	cmp	sl, r2
 8011be8:	eb04 0002 	add.w	r0, r4, r2
 8011bec:	b2da      	uxtb	r2, r3
 8011bee:	f43f af04 	beq.w	80119fa <uxr_read_framed_msg+0x82>
 8011bf2:	7883      	ldrb	r3, [r0, #2]
 8011bf4:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011bf8:	2b7e      	cmp	r3, #126	@ 0x7e
 8011bfa:	d1ed      	bne.n	8011bd8 <uxr_read_framed_msg+0x260>
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	7023      	strb	r3, [r4, #0]
 8011c00:	e6cb      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011c02:	f100 0c01 	add.w	ip, r0, #1
 8011c06:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011c0a:	fba5 8202 	umull	r8, r2, r5, r2
 8011c0e:	0892      	lsrs	r2, r2, #2
 8011c10:	fb01 c212 	mls	r2, r1, r2, ip
 8011c14:	eb04 0c02 	add.w	ip, r4, r2
 8011c18:	b2d2      	uxtb	r2, r2
 8011c1a:	4592      	cmp	sl, r2
 8011c1c:	f100 0002 	add.w	r0, r0, #2
 8011c20:	f43f af47 	beq.w	8011ab2 <uxr_read_framed_msg+0x13a>
 8011c24:	0842      	lsrs	r2, r0, #1
 8011c26:	f89c a002 	ldrb.w	sl, [ip, #2]
 8011c2a:	fba5 8202 	umull	r8, r2, r5, r2
 8011c2e:	0892      	lsrs	r2, r2, #2
 8011c30:	fb01 0012 	mls	r0, r1, r2, r0
 8011c34:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8011c38:	f08a 0c20 	eor.w	ip, sl, #32
 8011c3c:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8011c40:	f47f af11 	bne.w	8011a66 <uxr_read_framed_msg+0xee>
 8011c44:	459e      	cmp	lr, r3
 8011c46:	ee17 8a90 	vmov	r8, s15
 8011c4a:	f43f af37 	beq.w	8011abc <uxr_read_framed_msg+0x144>
 8011c4e:	2301      	movs	r3, #1
 8011c50:	7023      	strb	r3, [r4, #0]
 8011c52:	e6a2      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011c54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c56:	9300      	str	r3, [sp, #0]
 8011c58:	2301      	movs	r3, #1
 8011c5a:	9301      	str	r3, [sp, #4]
 8011c5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011c5e:	464a      	mov	r2, r9
 8011c60:	4641      	mov	r1, r8
 8011c62:	4620      	mov	r0, r4
 8011c64:	f7ff fe06 	bl	8011874 <uxr_framing_read_transport>
 8011c68:	2800      	cmp	r0, #0
 8011c6a:	f43f aec6 	beq.w	80119fa <uxr_read_framed_msg+0x82>
 8011c6e:	7823      	ldrb	r3, [r4, #0]
 8011c70:	e693      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011c72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c74:	9300      	str	r3, [sp, #0]
 8011c76:	2302      	movs	r3, #2
 8011c78:	e7ef      	b.n	8011c5a <uxr_read_framed_msg+0x2e2>
 8011c7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c7c:	9300      	str	r3, [sp, #0]
 8011c7e:	2304      	movs	r3, #4
 8011c80:	9301      	str	r3, [sp, #4]
 8011c82:	464a      	mov	r2, r9
 8011c84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011c86:	4641      	mov	r1, r8
 8011c88:	4620      	mov	r0, r4
 8011c8a:	f7ff fdf3 	bl	8011874 <uxr_framing_read_transport>
 8011c8e:	2800      	cmp	r0, #0
 8011c90:	d1ed      	bne.n	8011c6e <uxr_read_framed_msg+0x2f6>
 8011c92:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8011c96:	2b7e      	cmp	r3, #126	@ 0x7e
 8011c98:	d0e9      	beq.n	8011c6e <uxr_read_framed_msg+0x2f6>
 8011c9a:	e6ae      	b.n	80119fa <uxr_read_framed_msg+0x82>
 8011c9c:	30c30c31 	.word	0x30c30c31
 8011ca0:	0801ab88 	.word	0x0801ab88
 8011ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ca6:	9300      	str	r3, [sp, #0]
 8011ca8:	2305      	movs	r3, #5
 8011caa:	9301      	str	r3, [sp, #4]
 8011cac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011cae:	f7ff fde1 	bl	8011874 <uxr_framing_read_transport>
 8011cb2:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011cb6:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011cba:	429a      	cmp	r2, r3
 8011cbc:	f43f ae9d 	beq.w	80119fa <uxr_read_framed_msg+0x82>
 8011cc0:	e668      	b.n	8011994 <uxr_read_framed_msg+0x1c>
 8011cc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011cc4:	9300      	str	r3, [sp, #0]
 8011cc6:	2303      	movs	r3, #3
 8011cc8:	e7c7      	b.n	8011c5a <uxr_read_framed_msg+0x2e2>
 8011cca:	2305      	movs	r3, #5
 8011ccc:	7023      	strb	r3, [r4, #0]
 8011cce:	e664      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011cd0:	ee17 8a90 	vmov	r8, s15
 8011cd4:	f43f aef2 	beq.w	8011abc <uxr_read_framed_msg+0x144>
 8011cd8:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8011cdc:	d08e      	beq.n	8011bfc <uxr_read_framed_msg+0x284>
 8011cde:	ebae 0303 	sub.w	r3, lr, r3
 8011ce2:	3302      	adds	r3, #2
 8011ce4:	9301      	str	r3, [sp, #4]
 8011ce6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ce8:	9300      	str	r3, [sp, #0]
 8011cea:	e7b7      	b.n	8011c5c <uxr_read_framed_msg+0x2e4>
 8011cec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011cee:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8011cf2:	7013      	strb	r3, [r2, #0]
 8011cf4:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8011cf6:	b003      	add	sp, #12
 8011cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cfc:	f103 0c01 	add.w	ip, r3, #1
 8011d00:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011d04:	fba5 0202 	umull	r0, r2, r5, r2
 8011d08:	0892      	lsrs	r2, r2, #2
 8011d0a:	202a      	movs	r0, #42	@ 0x2a
 8011d0c:	fb00 c212 	mls	r2, r0, r2, ip
 8011d10:	fa5f fc82 	uxtb.w	ip, r2
 8011d14:	4561      	cmp	r1, ip
 8011d16:	d09d      	beq.n	8011c54 <uxr_read_framed_msg+0x2dc>
 8011d18:	3302      	adds	r3, #2
 8011d1a:	4422      	add	r2, r4
 8011d1c:	0859      	lsrs	r1, r3, #1
 8011d1e:	7892      	ldrb	r2, [r2, #2]
 8011d20:	fba5 c101 	umull	ip, r1, r5, r1
 8011d24:	0889      	lsrs	r1, r1, #2
 8011d26:	fb00 3311 	mls	r3, r0, r1, r3
 8011d2a:	2a7e      	cmp	r2, #126	@ 0x7e
 8011d2c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011d30:	f000 80aa 	beq.w	8011e88 <uxr_read_framed_msg+0x510>
 8011d34:	f082 0220 	eor.w	r2, r2, #32
 8011d38:	e654      	b.n	80119e4 <uxr_read_framed_msg+0x6c>
 8011d3a:	1c58      	adds	r0, r3, #1
 8011d3c:	0842      	lsrs	r2, r0, #1
 8011d3e:	fba5 c202 	umull	ip, r2, r5, r2
 8011d42:	0892      	lsrs	r2, r2, #2
 8011d44:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011d48:	fb0c 0212 	mls	r2, ip, r2, r0
 8011d4c:	b2d0      	uxtb	r0, r2
 8011d4e:	4281      	cmp	r1, r0
 8011d50:	d08f      	beq.n	8011c72 <uxr_read_framed_msg+0x2fa>
 8011d52:	4422      	add	r2, r4
 8011d54:	3302      	adds	r3, #2
 8011d56:	7890      	ldrb	r0, [r2, #2]
 8011d58:	085a      	lsrs	r2, r3, #1
 8011d5a:	fba5 1202 	umull	r1, r2, r5, r2
 8011d5e:	0892      	lsrs	r2, r2, #2
 8011d60:	fb0c 3312 	mls	r3, ip, r2, r3
 8011d64:	287e      	cmp	r0, #126	@ 0x7e
 8011d66:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011d6a:	d07d      	beq.n	8011e68 <uxr_read_framed_msg+0x4f0>
 8011d6c:	f080 0020 	eor.w	r0, r0, #32
 8011d70:	e660      	b.n	8011a34 <uxr_read_framed_msg+0xbc>
 8011d72:	1c59      	adds	r1, r3, #1
 8011d74:	084a      	lsrs	r2, r1, #1
 8011d76:	fba5 c202 	umull	ip, r2, r5, r2
 8011d7a:	0892      	lsrs	r2, r2, #2
 8011d7c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011d80:	fb0c 1212 	mls	r2, ip, r2, r1
 8011d84:	b2d1      	uxtb	r1, r2
 8011d86:	4288      	cmp	r0, r1
 8011d88:	f43f af64 	beq.w	8011c54 <uxr_read_framed_msg+0x2dc>
 8011d8c:	4422      	add	r2, r4
 8011d8e:	3302      	adds	r3, #2
 8011d90:	7891      	ldrb	r1, [r2, #2]
 8011d92:	085a      	lsrs	r2, r3, #1
 8011d94:	fba5 0202 	umull	r0, r2, r5, r2
 8011d98:	0892      	lsrs	r2, r2, #2
 8011d9a:	fb0c 3312 	mls	r3, ip, r2, r3
 8011d9e:	297e      	cmp	r1, #126	@ 0x7e
 8011da0:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011da4:	d070      	beq.n	8011e88 <uxr_read_framed_msg+0x510>
 8011da6:	f081 0120 	eor.w	r1, r1, #32
 8011daa:	e6a3      	b.n	8011af4 <uxr_read_framed_msg+0x17c>
 8011dac:	f103 0c01 	add.w	ip, r3, #1
 8011db0:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011db4:	fba5 0202 	umull	r0, r2, r5, r2
 8011db8:	0892      	lsrs	r2, r2, #2
 8011dba:	202a      	movs	r0, #42	@ 0x2a
 8011dbc:	fb00 c212 	mls	r2, r0, r2, ip
 8011dc0:	fa5f fc82 	uxtb.w	ip, r2
 8011dc4:	4561      	cmp	r1, ip
 8011dc6:	f43f af58 	beq.w	8011c7a <uxr_read_framed_msg+0x302>
 8011dca:	4422      	add	r2, r4
 8011dcc:	3302      	adds	r3, #2
 8011dce:	7891      	ldrb	r1, [r2, #2]
 8011dd0:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8011dd4:	085a      	lsrs	r2, r3, #1
 8011dd6:	fba5 c202 	umull	ip, r2, r5, r2
 8011dda:	0892      	lsrs	r2, r2, #2
 8011ddc:	fb00 3312 	mls	r3, r0, r2, r3
 8011de0:	297e      	cmp	r1, #126	@ 0x7e
 8011de2:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011de6:	f43f af48 	beq.w	8011c7a <uxr_read_framed_msg+0x302>
 8011dea:	f081 0120 	eor.w	r1, r1, #32
 8011dee:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8011df2:	e6e8      	b.n	8011bc6 <uxr_read_framed_msg+0x24e>
 8011df4:	1c58      	adds	r0, r3, #1
 8011df6:	0842      	lsrs	r2, r0, #1
 8011df8:	fba5 c202 	umull	ip, r2, r5, r2
 8011dfc:	0892      	lsrs	r2, r2, #2
 8011dfe:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011e02:	fb0c 0212 	mls	r2, ip, r2, r0
 8011e06:	b2d0      	uxtb	r0, r2
 8011e08:	4281      	cmp	r1, r0
 8011e0a:	f43f af32 	beq.w	8011c72 <uxr_read_framed_msg+0x2fa>
 8011e0e:	4422      	add	r2, r4
 8011e10:	3302      	adds	r3, #2
 8011e12:	7890      	ldrb	r0, [r2, #2]
 8011e14:	085a      	lsrs	r2, r3, #1
 8011e16:	fba5 1202 	umull	r1, r2, r5, r2
 8011e1a:	0892      	lsrs	r2, r2, #2
 8011e1c:	fb0c 3312 	mls	r3, ip, r2, r3
 8011e20:	287e      	cmp	r0, #126	@ 0x7e
 8011e22:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011e26:	d01f      	beq.n	8011e68 <uxr_read_framed_msg+0x4f0>
 8011e28:	f080 0020 	eor.w	r0, r0, #32
 8011e2c:	e68b      	b.n	8011b46 <uxr_read_framed_msg+0x1ce>
 8011e2e:	1c51      	adds	r1, r2, #1
 8011e30:	084b      	lsrs	r3, r1, #1
 8011e32:	fba5 c303 	umull	ip, r3, r5, r3
 8011e36:	089b      	lsrs	r3, r3, #2
 8011e38:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011e3c:	fb0c 1313 	mls	r3, ip, r3, r1
 8011e40:	b2d9      	uxtb	r1, r3
 8011e42:	4288      	cmp	r0, r1
 8011e44:	f43f af3d 	beq.w	8011cc2 <uxr_read_framed_msg+0x34a>
 8011e48:	3202      	adds	r2, #2
 8011e4a:	4423      	add	r3, r4
 8011e4c:	0850      	lsrs	r0, r2, #1
 8011e4e:	789b      	ldrb	r3, [r3, #2]
 8011e50:	fba5 1000 	umull	r1, r0, r5, r0
 8011e54:	0880      	lsrs	r0, r0, #2
 8011e56:	fb0c 2210 	mls	r2, ip, r0, r2
 8011e5a:	2b7e      	cmp	r3, #126	@ 0x7e
 8011e5c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011e60:	d016      	beq.n	8011e90 <uxr_read_framed_msg+0x518>
 8011e62:	f083 0120 	eor.w	r1, r3, #32
 8011e66:	e68b      	b.n	8011b80 <uxr_read_framed_msg+0x208>
 8011e68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e6a:	9300      	str	r3, [sp, #0]
 8011e6c:	2302      	movs	r3, #2
 8011e6e:	9301      	str	r3, [sp, #4]
 8011e70:	464a      	mov	r2, r9
 8011e72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e74:	4641      	mov	r1, r8
 8011e76:	4620      	mov	r0, r4
 8011e78:	f7ff fcfc 	bl	8011874 <uxr_framing_read_transport>
 8011e7c:	2800      	cmp	r0, #0
 8011e7e:	f47f aef6 	bne.w	8011c6e <uxr_read_framed_msg+0x2f6>
 8011e82:	2301      	movs	r3, #1
 8011e84:	7023      	strb	r3, [r4, #0]
 8011e86:	e588      	b.n	801199a <uxr_read_framed_msg+0x22>
 8011e88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e8a:	9300      	str	r3, [sp, #0]
 8011e8c:	2301      	movs	r3, #1
 8011e8e:	e7ee      	b.n	8011e6e <uxr_read_framed_msg+0x4f6>
 8011e90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e92:	9300      	str	r3, [sp, #0]
 8011e94:	2303      	movs	r3, #3
 8011e96:	e7ea      	b.n	8011e6e <uxr_read_framed_msg+0x4f6>
 8011e98:	ee17 8a90 	vmov	r8, s15
 8011e9c:	e6ae      	b.n	8011bfc <uxr_read_framed_msg+0x284>
 8011e9e:	bf00      	nop

08011ea0 <uxr_stream_id>:
 8011ea0:	2901      	cmp	r1, #1
 8011ea2:	b082      	sub	sp, #8
 8011ea4:	d01d      	beq.n	8011ee2 <uxr_stream_id+0x42>
 8011ea6:	2902      	cmp	r1, #2
 8011ea8:	f04f 0c00 	mov.w	ip, #0
 8011eac:	d01e      	beq.n	8011eec <uxr_stream_id+0x4c>
 8011eae:	2300      	movs	r3, #0
 8011eb0:	f36c 0307 	bfi	r3, ip, #0, #8
 8011eb4:	f360 230f 	bfi	r3, r0, #8, #8
 8011eb8:	f361 4317 	bfi	r3, r1, #16, #8
 8011ebc:	f362 631f 	bfi	r3, r2, #24, #8
 8011ec0:	b2da      	uxtb	r2, r3
 8011ec2:	2000      	movs	r0, #0
 8011ec4:	f362 0007 	bfi	r0, r2, #0, #8
 8011ec8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8011ecc:	f362 200f 	bfi	r0, r2, #8, #8
 8011ed0:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8011ed4:	f362 4017 	bfi	r0, r2, #16, #8
 8011ed8:	0e1b      	lsrs	r3, r3, #24
 8011eda:	f363 601f 	bfi	r0, r3, #24, #8
 8011ede:	b002      	add	sp, #8
 8011ee0:	4770      	bx	lr
 8011ee2:	f100 0c01 	add.w	ip, r0, #1
 8011ee6:	fa5f fc8c 	uxtb.w	ip, ip
 8011eea:	e7e0      	b.n	8011eae <uxr_stream_id+0xe>
 8011eec:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8011ef0:	e7dd      	b.n	8011eae <uxr_stream_id+0xe>
 8011ef2:	bf00      	nop

08011ef4 <uxr_stream_id_from_raw>:
 8011ef4:	b082      	sub	sp, #8
 8011ef6:	b130      	cbz	r0, 8011f06 <uxr_stream_id_from_raw+0x12>
 8011ef8:	0603      	lsls	r3, r0, #24
 8011efa:	d420      	bmi.n	8011f3e <uxr_stream_id_from_raw+0x4a>
 8011efc:	1e42      	subs	r2, r0, #1
 8011efe:	b2d2      	uxtb	r2, r2
 8011f00:	f04f 0c01 	mov.w	ip, #1
 8011f04:	e001      	b.n	8011f0a <uxr_stream_id_from_raw+0x16>
 8011f06:	4684      	mov	ip, r0
 8011f08:	4602      	mov	r2, r0
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	f360 0307 	bfi	r3, r0, #0, #8
 8011f10:	f362 230f 	bfi	r3, r2, #8, #8
 8011f14:	f36c 4317 	bfi	r3, ip, #16, #8
 8011f18:	f361 631f 	bfi	r3, r1, #24, #8
 8011f1c:	b2da      	uxtb	r2, r3
 8011f1e:	2000      	movs	r0, #0
 8011f20:	f362 0007 	bfi	r0, r2, #0, #8
 8011f24:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8011f28:	f362 200f 	bfi	r0, r2, #8, #8
 8011f2c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8011f30:	f362 4017 	bfi	r0, r2, #16, #8
 8011f34:	0e1b      	lsrs	r3, r3, #24
 8011f36:	f363 601f 	bfi	r0, r3, #24, #8
 8011f3a:	b002      	add	sp, #8
 8011f3c:	4770      	bx	lr
 8011f3e:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8011f42:	f04f 0c02 	mov.w	ip, #2
 8011f46:	e7e0      	b.n	8011f0a <uxr_stream_id_from_raw+0x16>

08011f48 <uxr_init_stream_storage>:
 8011f48:	2300      	movs	r3, #0
 8011f4a:	7403      	strb	r3, [r0, #16]
 8011f4c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8011f50:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8011f54:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8011f58:	4770      	bx	lr
 8011f5a:	bf00      	nop

08011f5c <uxr_reset_stream_storage>:
 8011f5c:	b570      	push	{r4, r5, r6, lr}
 8011f5e:	7c03      	ldrb	r3, [r0, #16]
 8011f60:	4604      	mov	r4, r0
 8011f62:	b153      	cbz	r3, 8011f7a <uxr_reset_stream_storage+0x1e>
 8011f64:	4606      	mov	r6, r0
 8011f66:	2500      	movs	r5, #0
 8011f68:	4630      	mov	r0, r6
 8011f6a:	f005 fe7d 	bl	8017c68 <uxr_reset_output_best_effort_stream>
 8011f6e:	7c23      	ldrb	r3, [r4, #16]
 8011f70:	3501      	adds	r5, #1
 8011f72:	42ab      	cmp	r3, r5
 8011f74:	f106 0610 	add.w	r6, r6, #16
 8011f78:	d8f6      	bhi.n	8011f68 <uxr_reset_stream_storage+0xc>
 8011f7a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011f7e:	b163      	cbz	r3, 8011f9a <uxr_reset_stream_storage+0x3e>
 8011f80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011f84:	2500      	movs	r5, #0
 8011f86:	4630      	mov	r0, r6
 8011f88:	f005 fc70 	bl	801786c <uxr_reset_input_best_effort_stream>
 8011f8c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011f90:	3501      	adds	r5, #1
 8011f92:	42ab      	cmp	r3, r5
 8011f94:	f106 0602 	add.w	r6, r6, #2
 8011f98:	d8f5      	bhi.n	8011f86 <uxr_reset_stream_storage+0x2a>
 8011f9a:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8011f9e:	b163      	cbz	r3, 8011fba <uxr_reset_stream_storage+0x5e>
 8011fa0:	f104 0618 	add.w	r6, r4, #24
 8011fa4:	2500      	movs	r5, #0
 8011fa6:	4630      	mov	r0, r6
 8011fa8:	f005 ff0a 	bl	8017dc0 <uxr_reset_output_reliable_stream>
 8011fac:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8011fb0:	3501      	adds	r5, #1
 8011fb2:	42ab      	cmp	r3, r5
 8011fb4:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 8011fb8:	d8f5      	bhi.n	8011fa6 <uxr_reset_stream_storage+0x4a>
 8011fba:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8011fbe:	b163      	cbz	r3, 8011fda <uxr_reset_stream_storage+0x7e>
 8011fc0:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8011fc4:	2500      	movs	r5, #0
 8011fc6:	4630      	mov	r0, r6
 8011fc8:	f005 fcc4 	bl	8017954 <uxr_reset_input_reliable_stream>
 8011fcc:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8011fd0:	3501      	adds	r5, #1
 8011fd2:	42ab      	cmp	r3, r5
 8011fd4:	f106 0618 	add.w	r6, r6, #24
 8011fd8:	d8f5      	bhi.n	8011fc6 <uxr_reset_stream_storage+0x6a>
 8011fda:	bd70      	pop	{r4, r5, r6, pc}

08011fdc <uxr_add_output_best_effort_buffer>:
 8011fdc:	b510      	push	{r4, lr}
 8011fde:	7c04      	ldrb	r4, [r0, #16]
 8011fe0:	f104 0c01 	add.w	ip, r4, #1
 8011fe4:	b082      	sub	sp, #8
 8011fe6:	f880 c010 	strb.w	ip, [r0, #16]
 8011fea:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8011fee:	f005 fe31 	bl	8017c54 <uxr_init_output_best_effort_stream>
 8011ff2:	2201      	movs	r2, #1
 8011ff4:	4611      	mov	r1, r2
 8011ff6:	4620      	mov	r0, r4
 8011ff8:	b002      	add	sp, #8
 8011ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ffe:	f7ff bf4f 	b.w	8011ea0 <uxr_stream_id>
 8012002:	bf00      	nop

08012004 <uxr_add_output_reliable_buffer>:
 8012004:	b510      	push	{r4, lr}
 8012006:	b084      	sub	sp, #16
 8012008:	4684      	mov	ip, r0
 801200a:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801200e:	9000      	str	r0, [sp, #0]
 8012010:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012014:	2028      	movs	r0, #40	@ 0x28
 8012016:	fb00 c004 	mla	r0, r0, r4, ip
 801201a:	f104 0e01 	add.w	lr, r4, #1
 801201e:	3018      	adds	r0, #24
 8012020:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012024:	f005 fe94 	bl	8017d50 <uxr_init_output_reliable_stream>
 8012028:	2201      	movs	r2, #1
 801202a:	2102      	movs	r1, #2
 801202c:	4620      	mov	r0, r4
 801202e:	b004      	add	sp, #16
 8012030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012034:	f7ff bf34 	b.w	8011ea0 <uxr_stream_id>

08012038 <uxr_add_input_best_effort_buffer>:
 8012038:	b510      	push	{r4, lr}
 801203a:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 801203e:	4603      	mov	r3, r0
 8012040:	1c62      	adds	r2, r4, #1
 8012042:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 8012046:	b082      	sub	sp, #8
 8012048:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 801204c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012050:	f005 fc08 	bl	8017864 <uxr_init_input_best_effort_stream>
 8012054:	2200      	movs	r2, #0
 8012056:	2101      	movs	r1, #1
 8012058:	4620      	mov	r0, r4
 801205a:	b002      	add	sp, #8
 801205c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012060:	f7ff bf1e 	b.w	8011ea0 <uxr_stream_id>

08012064 <uxr_add_input_reliable_buffer>:
 8012064:	b510      	push	{r4, lr}
 8012066:	b084      	sub	sp, #16
 8012068:	4684      	mov	ip, r0
 801206a:	9806      	ldr	r0, [sp, #24]
 801206c:	9000      	str	r0, [sp, #0]
 801206e:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 8012072:	2018      	movs	r0, #24
 8012074:	fb00 c004 	mla	r0, r0, r4, ip
 8012078:	f104 0e01 	add.w	lr, r4, #1
 801207c:	3048      	adds	r0, #72	@ 0x48
 801207e:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 8012082:	f005 fc3b 	bl	80178fc <uxr_init_input_reliable_stream>
 8012086:	2200      	movs	r2, #0
 8012088:	2102      	movs	r1, #2
 801208a:	4620      	mov	r0, r4
 801208c:	b004      	add	sp, #16
 801208e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012092:	f7ff bf05 	b.w	8011ea0 <uxr_stream_id>
 8012096:	bf00      	nop

08012098 <uxr_get_output_best_effort_stream>:
 8012098:	7c03      	ldrb	r3, [r0, #16]
 801209a:	428b      	cmp	r3, r1
 801209c:	bf8c      	ite	hi
 801209e:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80120a2:	2000      	movls	r0, #0
 80120a4:	4770      	bx	lr
 80120a6:	bf00      	nop

080120a8 <uxr_get_output_reliable_stream>:
 80120a8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80120ac:	428b      	cmp	r3, r1
 80120ae:	bf83      	ittte	hi
 80120b0:	2328      	movhi	r3, #40	@ 0x28
 80120b2:	fb03 0001 	mlahi	r0, r3, r1, r0
 80120b6:	3018      	addhi	r0, #24
 80120b8:	2000      	movls	r0, #0
 80120ba:	4770      	bx	lr

080120bc <uxr_get_input_best_effort_stream>:
 80120bc:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80120c0:	428b      	cmp	r3, r1
 80120c2:	bf86      	itte	hi
 80120c4:	3121      	addhi	r1, #33	@ 0x21
 80120c6:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80120ca:	2000      	movls	r0, #0
 80120cc:	4770      	bx	lr
 80120ce:	bf00      	nop

080120d0 <uxr_get_input_reliable_stream>:
 80120d0:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80120d4:	428b      	cmp	r3, r1
 80120d6:	bf83      	ittte	hi
 80120d8:	2318      	movhi	r3, #24
 80120da:	fb03 0001 	mlahi	r0, r3, r1, r0
 80120de:	3048      	addhi	r0, #72	@ 0x48
 80120e0:	2000      	movls	r0, #0
 80120e2:	4770      	bx	lr

080120e4 <uxr_output_streams_confirmed>:
 80120e4:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80120e8:	b183      	cbz	r3, 801210c <uxr_output_streams_confirmed+0x28>
 80120ea:	b570      	push	{r4, r5, r6, lr}
 80120ec:	4606      	mov	r6, r0
 80120ee:	f100 0518 	add.w	r5, r0, #24
 80120f2:	2400      	movs	r4, #0
 80120f4:	e001      	b.n	80120fa <uxr_output_streams_confirmed+0x16>
 80120f6:	3528      	adds	r5, #40	@ 0x28
 80120f8:	b138      	cbz	r0, 801210a <uxr_output_streams_confirmed+0x26>
 80120fa:	4628      	mov	r0, r5
 80120fc:	f006 f8d0 	bl	80182a0 <uxr_is_output_up_to_date>
 8012100:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8012104:	3401      	adds	r4, #1
 8012106:	42a3      	cmp	r3, r4
 8012108:	d8f5      	bhi.n	80120f6 <uxr_output_streams_confirmed+0x12>
 801210a:	bd70      	pop	{r4, r5, r6, pc}
 801210c:	2001      	movs	r0, #1
 801210e:	4770      	bx	lr

08012110 <uxr_buffer_submessage_header>:
 8012110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012112:	4604      	mov	r4, r0
 8012114:	460e      	mov	r6, r1
 8012116:	2104      	movs	r1, #4
 8012118:	4615      	mov	r5, r2
 801211a:	461f      	mov	r7, r3
 801211c:	f7fa fdd8 	bl	800ccd0 <ucdr_align_to>
 8012120:	2301      	movs	r3, #1
 8012122:	ea47 0203 	orr.w	r2, r7, r3
 8012126:	4631      	mov	r1, r6
 8012128:	7523      	strb	r3, [r4, #20]
 801212a:	4620      	mov	r0, r4
 801212c:	462b      	mov	r3, r5
 801212e:	f000 fa27 	bl	8012580 <uxr_serialize_submessage_header>
 8012132:	4620      	mov	r0, r4
 8012134:	f7fa fde2 	bl	800ccfc <ucdr_buffer_remaining>
 8012138:	42a8      	cmp	r0, r5
 801213a:	bf34      	ite	cc
 801213c:	2000      	movcc	r0, #0
 801213e:	2001      	movcs	r0, #1
 8012140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012142:	bf00      	nop

08012144 <uxr_read_submessage_header>:
 8012144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012148:	4604      	mov	r4, r0
 801214a:	460d      	mov	r5, r1
 801214c:	2104      	movs	r1, #4
 801214e:	4616      	mov	r6, r2
 8012150:	4698      	mov	r8, r3
 8012152:	f7fa fdbd 	bl	800ccd0 <ucdr_align_to>
 8012156:	4620      	mov	r0, r4
 8012158:	f7fa fdd0 	bl	800ccfc <ucdr_buffer_remaining>
 801215c:	2803      	cmp	r0, #3
 801215e:	bf8c      	ite	hi
 8012160:	2701      	movhi	r7, #1
 8012162:	2700      	movls	r7, #0
 8012164:	d802      	bhi.n	801216c <uxr_read_submessage_header+0x28>
 8012166:	4638      	mov	r0, r7
 8012168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801216c:	4633      	mov	r3, r6
 801216e:	4642      	mov	r2, r8
 8012170:	4620      	mov	r0, r4
 8012172:	4629      	mov	r1, r5
 8012174:	f000 fa18 	bl	80125a8 <uxr_deserialize_submessage_header>
 8012178:	f898 3000 	ldrb.w	r3, [r8]
 801217c:	f003 0201 	and.w	r2, r3, #1
 8012180:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8012184:	f888 3000 	strb.w	r3, [r8]
 8012188:	7522      	strb	r2, [r4, #20]
 801218a:	4638      	mov	r0, r7
 801218c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012190 <uxr_submessage_padding>:
 8012190:	f010 0003 	ands.w	r0, r0, #3
 8012194:	bf18      	it	ne
 8012196:	f1c0 0004 	rsbne	r0, r0, #4
 801219a:	4770      	bx	lr

0801219c <uxr_millis>:
 801219c:	b510      	push	{r4, lr}
 801219e:	b084      	sub	sp, #16
 80121a0:	4669      	mov	r1, sp
 80121a2:	2001      	movs	r0, #1
 80121a4:	f7f0 fc24 	bl	80029f0 <clock_gettime>
 80121a8:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80121ac:	4906      	ldr	r1, [pc, #24]	@ (80121c8 <uxr_millis+0x2c>)
 80121ae:	fba0 0301 	umull	r0, r3, r0, r1
 80121b2:	1900      	adds	r0, r0, r4
 80121b4:	fb01 3102 	mla	r1, r1, r2, r3
 80121b8:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80121bc:	4a03      	ldr	r2, [pc, #12]	@ (80121cc <uxr_millis+0x30>)
 80121be:	2300      	movs	r3, #0
 80121c0:	f7ee fd5c 	bl	8000c7c <__aeabi_ldivmod>
 80121c4:	b004      	add	sp, #16
 80121c6:	bd10      	pop	{r4, pc}
 80121c8:	3b9aca00 	.word	0x3b9aca00
 80121cc:	000f4240 	.word	0x000f4240

080121d0 <uxr_nanos>:
 80121d0:	b510      	push	{r4, lr}
 80121d2:	b084      	sub	sp, #16
 80121d4:	4669      	mov	r1, sp
 80121d6:	2001      	movs	r0, #1
 80121d8:	f7f0 fc0a 	bl	80029f0 <clock_gettime>
 80121dc:	4a06      	ldr	r2, [pc, #24]	@ (80121f8 <uxr_nanos+0x28>)
 80121de:	9800      	ldr	r0, [sp, #0]
 80121e0:	9902      	ldr	r1, [sp, #8]
 80121e2:	9c01      	ldr	r4, [sp, #4]
 80121e4:	fba0 0302 	umull	r0, r3, r0, r2
 80121e8:	1840      	adds	r0, r0, r1
 80121ea:	fb02 3304 	mla	r3, r2, r4, r3
 80121ee:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80121f2:	b004      	add	sp, #16
 80121f4:	bd10      	pop	{r4, pc}
 80121f6:	bf00      	nop
 80121f8:	3b9aca00 	.word	0x3b9aca00

080121fc <on_full_output_buffer_fragmented>:
 80121fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012200:	460c      	mov	r4, r1
 8012202:	b08a      	sub	sp, #40	@ 0x28
 8012204:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012208:	4606      	mov	r6, r0
 801220a:	f104 0008 	add.w	r0, r4, #8
 801220e:	f7ff ff4b 	bl	80120a8 <uxr_get_output_reliable_stream>
 8012212:	4605      	mov	r5, r0
 8012214:	f006 f84e 	bl	80182b4 <get_available_free_slots>
 8012218:	b968      	cbnz	r0, 8012236 <on_full_output_buffer_fragmented+0x3a>
 801221a:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 801221e:	4620      	mov	r0, r4
 8012220:	4798      	blx	r3
 8012222:	b918      	cbnz	r0, 801222c <on_full_output_buffer_fragmented+0x30>
 8012224:	2001      	movs	r0, #1
 8012226:	b00a      	add	sp, #40	@ 0x28
 8012228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801222c:	4628      	mov	r0, r5
 801222e:	f006 f841 	bl	80182b4 <get_available_free_slots>
 8012232:	2800      	cmp	r0, #0
 8012234:	d0f6      	beq.n	8012224 <on_full_output_buffer_fragmented+0x28>
 8012236:	8929      	ldrh	r1, [r5, #8]
 8012238:	89eb      	ldrh	r3, [r5, #14]
 801223a:	7b28      	ldrb	r0, [r5, #12]
 801223c:	686a      	ldr	r2, [r5, #4]
 801223e:	fbb2 f8f1 	udiv	r8, r2, r1
 8012242:	fbb3 f2f1 	udiv	r2, r3, r1
 8012246:	fb01 3112 	mls	r1, r1, r2, r3
 801224a:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 801224e:	b289      	uxth	r1, r1
 8012250:	fb08 f101 	mul.w	r1, r8, r1
 8012254:	30fc      	adds	r0, #252	@ 0xfc
 8012256:	f1a8 0804 	sub.w	r8, r8, #4
 801225a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 801225e:	4440      	add	r0, r8
 8012260:	b287      	uxth	r7, r0
 8012262:	1bdb      	subs	r3, r3, r7
 8012264:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8012268:	682b      	ldr	r3, [r5, #0]
 801226a:	3104      	adds	r1, #4
 801226c:	4419      	add	r1, r3
 801226e:	4642      	mov	r2, r8
 8012270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012274:	9300      	str	r3, [sp, #0]
 8012276:	a802      	add	r0, sp, #8
 8012278:	2300      	movs	r3, #0
 801227a:	f7fa fcfd 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 801227e:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012282:	f102 0308 	add.w	r3, r2, #8
 8012286:	4543      	cmp	r3, r8
 8012288:	d928      	bls.n	80122dc <on_full_output_buffer_fragmented+0xe0>
 801228a:	463a      	mov	r2, r7
 801228c:	2300      	movs	r3, #0
 801228e:	210d      	movs	r1, #13
 8012290:	a802      	add	r0, sp, #8
 8012292:	f7ff ff3d 	bl	8012110 <uxr_buffer_submessage_header>
 8012296:	8929      	ldrh	r1, [r5, #8]
 8012298:	89eb      	ldrh	r3, [r5, #14]
 801229a:	fbb3 f2f1 	udiv	r2, r3, r1
 801229e:	fb01 3312 	mls	r3, r1, r2, r3
 80122a2:	b29b      	uxth	r3, r3
 80122a4:	686a      	ldr	r2, [r5, #4]
 80122a6:	fbb2 f2f1 	udiv	r2, r2, r1
 80122aa:	fb02 f303 	mul.w	r3, r2, r3
 80122ae:	682a      	ldr	r2, [r5, #0]
 80122b0:	f842 8003 	str.w	r8, [r2, r3]
 80122b4:	89e8      	ldrh	r0, [r5, #14]
 80122b6:	2101      	movs	r1, #1
 80122b8:	f006 f81c 	bl	80182f4 <uxr_seq_num_add>
 80122bc:	9904      	ldr	r1, [sp, #16]
 80122be:	9a03      	ldr	r2, [sp, #12]
 80122c0:	81e8      	strh	r0, [r5, #14]
 80122c2:	1a52      	subs	r2, r2, r1
 80122c4:	4630      	mov	r0, r6
 80122c6:	f7fa fce9 	bl	800cc9c <ucdr_init_buffer>
 80122ca:	4630      	mov	r0, r6
 80122cc:	490f      	ldr	r1, [pc, #60]	@ (801230c <on_full_output_buffer_fragmented+0x110>)
 80122ce:	4622      	mov	r2, r4
 80122d0:	f7fa fcb8 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 80122d4:	2000      	movs	r0, #0
 80122d6:	b00a      	add	sp, #40	@ 0x28
 80122d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122dc:	b292      	uxth	r2, r2
 80122de:	2302      	movs	r3, #2
 80122e0:	210d      	movs	r1, #13
 80122e2:	a802      	add	r0, sp, #8
 80122e4:	f7ff ff14 	bl	8012110 <uxr_buffer_submessage_header>
 80122e8:	8928      	ldrh	r0, [r5, #8]
 80122ea:	89eb      	ldrh	r3, [r5, #14]
 80122ec:	fbb3 f1f0 	udiv	r1, r3, r0
 80122f0:	fb00 3311 	mls	r3, r0, r1, r3
 80122f4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80122f8:	6869      	ldr	r1, [r5, #4]
 80122fa:	fbb1 f1f0 	udiv	r1, r1, r0
 80122fe:	b29b      	uxth	r3, r3
 8012300:	fb01 f303 	mul.w	r3, r1, r3
 8012304:	6829      	ldr	r1, [r5, #0]
 8012306:	3208      	adds	r2, #8
 8012308:	50ca      	str	r2, [r1, r3]
 801230a:	e7d3      	b.n	80122b4 <on_full_output_buffer_fragmented+0xb8>
 801230c:	080121fd 	.word	0x080121fd

08012310 <uxr_prepare_output_stream>:
 8012310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012312:	b087      	sub	sp, #28
 8012314:	2707      	movs	r7, #7
 8012316:	9202      	str	r2, [sp, #8]
 8012318:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801231a:	9103      	str	r1, [sp, #12]
 801231c:	2500      	movs	r5, #0
 801231e:	3204      	adds	r2, #4
 8012320:	e9cd 7500 	strd	r7, r5, [sp]
 8012324:	461c      	mov	r4, r3
 8012326:	4606      	mov	r6, r0
 8012328:	f7fe ffc2 	bl	80112b0 <uxr_prepare_stream_to_write_submessage>
 801232c:	f080 0201 	eor.w	r2, r0, #1
 8012330:	b2d2      	uxtb	r2, r2
 8012332:	75a2      	strb	r2, [r4, #22]
 8012334:	b112      	cbz	r2, 801233c <uxr_prepare_output_stream+0x2c>
 8012336:	4628      	mov	r0, r5
 8012338:	b007      	add	sp, #28
 801233a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801233c:	aa05      	add	r2, sp, #20
 801233e:	9902      	ldr	r1, [sp, #8]
 8012340:	4630      	mov	r0, r6
 8012342:	f7ff f8eb 	bl	801151c <uxr_init_base_object_request>
 8012346:	a905      	add	r1, sp, #20
 8012348:	4605      	mov	r5, r0
 801234a:	4620      	mov	r0, r4
 801234c:	f001 f8a0 	bl	8013490 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012350:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012354:	69a6      	ldr	r6, [r4, #24]
 8012356:	69e7      	ldr	r7, [r4, #28]
 8012358:	1a52      	subs	r2, r2, r1
 801235a:	4620      	mov	r0, r4
 801235c:	f7fa fc9e 	bl	800cc9c <ucdr_init_buffer>
 8012360:	4620      	mov	r0, r4
 8012362:	463a      	mov	r2, r7
 8012364:	4631      	mov	r1, r6
 8012366:	f7fa fc6d 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 801236a:	4628      	mov	r0, r5
 801236c:	b007      	add	sp, #28
 801236e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012370 <uxr_prepare_output_stream_fragmented>:
 8012370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012374:	b091      	sub	sp, #68	@ 0x44
 8012376:	4605      	mov	r5, r0
 8012378:	9105      	str	r1, [sp, #20]
 801237a:	3008      	adds	r0, #8
 801237c:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012380:	461e      	mov	r6, r3
 8012382:	9204      	str	r2, [sp, #16]
 8012384:	f7ff fe90 	bl	80120a8 <uxr_get_output_reliable_stream>
 8012388:	f89d 3016 	ldrb.w	r3, [sp, #22]
 801238c:	2b01      	cmp	r3, #1
 801238e:	f000 8091 	beq.w	80124b4 <uxr_prepare_output_stream_fragmented+0x144>
 8012392:	4604      	mov	r4, r0
 8012394:	2800      	cmp	r0, #0
 8012396:	f000 808d 	beq.w	80124b4 <uxr_prepare_output_stream_fragmented+0x144>
 801239a:	f005 ff8b 	bl	80182b4 <get_available_free_slots>
 801239e:	2800      	cmp	r0, #0
 80123a0:	f000 8083 	beq.w	80124aa <uxr_prepare_output_stream_fragmented+0x13a>
 80123a4:	8922      	ldrh	r2, [r4, #8]
 80123a6:	89e7      	ldrh	r7, [r4, #14]
 80123a8:	fbb7 f9f2 	udiv	r9, r7, r2
 80123ac:	fb02 7919 	mls	r9, r2, r9, r7
 80123b0:	fa1f f989 	uxth.w	r9, r9
 80123b4:	6863      	ldr	r3, [r4, #4]
 80123b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80123ba:	6823      	ldr	r3, [r4, #0]
 80123bc:	9203      	str	r2, [sp, #12]
 80123be:	fb02 f909 	mul.w	r9, r2, r9
 80123c2:	f109 0904 	add.w	r9, r9, #4
 80123c6:	4499      	add	r9, r3
 80123c8:	7b23      	ldrb	r3, [r4, #12]
 80123ca:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80123ce:	4543      	cmp	r3, r8
 80123d0:	f1a2 0b04 	sub.w	fp, r2, #4
 80123d4:	d37a      	bcc.n	80124cc <uxr_prepare_output_stream_fragmented+0x15c>
 80123d6:	f1ab 0a04 	sub.w	sl, fp, #4
 80123da:	ebaa 0a03 	sub.w	sl, sl, r3
 80123de:	465a      	mov	r2, fp
 80123e0:	2300      	movs	r3, #0
 80123e2:	4649      	mov	r1, r9
 80123e4:	a808      	add	r0, sp, #32
 80123e6:	f8cd 8000 	str.w	r8, [sp]
 80123ea:	f7fa fc45 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 80123ee:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80123f0:	fa1f fa8a 	uxth.w	sl, sl
 80123f4:	4652      	mov	r2, sl
 80123f6:	f103 0a08 	add.w	sl, r3, #8
 80123fa:	45da      	cmp	sl, fp
 80123fc:	bf34      	ite	cc
 80123fe:	2302      	movcc	r3, #2
 8012400:	2300      	movcs	r3, #0
 8012402:	210d      	movs	r1, #13
 8012404:	a808      	add	r0, sp, #32
 8012406:	f7ff fe83 	bl	8012110 <uxr_buffer_submessage_header>
 801240a:	8921      	ldrh	r1, [r4, #8]
 801240c:	fbb7 f2f1 	udiv	r2, r7, r1
 8012410:	fb01 7212 	mls	r2, r1, r2, r7
 8012414:	b292      	uxth	r2, r2
 8012416:	6863      	ldr	r3, [r4, #4]
 8012418:	fbb3 f3f1 	udiv	r3, r3, r1
 801241c:	fb02 f303 	mul.w	r3, r2, r3
 8012420:	6822      	ldr	r2, [r4, #0]
 8012422:	4638      	mov	r0, r7
 8012424:	f842 b003 	str.w	fp, [r2, r3]
 8012428:	2101      	movs	r1, #1
 801242a:	f005 ff63 	bl	80182f4 <uxr_seq_num_add>
 801242e:	9b03      	ldr	r3, [sp, #12]
 8012430:	f108 0104 	add.w	r1, r8, #4
 8012434:	f1a3 0208 	sub.w	r2, r3, #8
 8012438:	eba2 0208 	sub.w	r2, r2, r8
 801243c:	4449      	add	r1, r9
 801243e:	4607      	mov	r7, r0
 8012440:	4630      	mov	r0, r6
 8012442:	f7fa fc2b 	bl	800cc9c <ucdr_init_buffer>
 8012446:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012448:	81e7      	strh	r7, [r4, #14]
 801244a:	1d1a      	adds	r2, r3, #4
 801244c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012450:	bf28      	it	cs
 8012452:	2200      	movcs	r2, #0
 8012454:	2300      	movs	r3, #0
 8012456:	b292      	uxth	r2, r2
 8012458:	2107      	movs	r1, #7
 801245a:	4630      	mov	r0, r6
 801245c:	f7ff fe58 	bl	8012110 <uxr_buffer_submessage_header>
 8012460:	9904      	ldr	r1, [sp, #16]
 8012462:	aa07      	add	r2, sp, #28
 8012464:	4628      	mov	r0, r5
 8012466:	f7ff f859 	bl	801151c <uxr_init_base_object_request>
 801246a:	4604      	mov	r4, r0
 801246c:	b318      	cbz	r0, 80124b6 <uxr_prepare_output_stream_fragmented+0x146>
 801246e:	a907      	add	r1, sp, #28
 8012470:	4630      	mov	r0, r6
 8012472:	f001 f80d 	bl	8013490 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012476:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 801247a:	4630      	mov	r0, r6
 801247c:	1a52      	subs	r2, r2, r1
 801247e:	f7fa fc0d 	bl	800cc9c <ucdr_init_buffer>
 8012482:	9b05      	ldr	r3, [sp, #20]
 8012484:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012488:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801248a:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 801248e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012490:	491b      	ldr	r1, [pc, #108]	@ (8012500 <uxr_prepare_output_stream_fragmented+0x190>)
 8012492:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012496:	4630      	mov	r0, r6
 8012498:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 801249c:	462a      	mov	r2, r5
 801249e:	f7fa fbd1 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 80124a2:	4620      	mov	r0, r4
 80124a4:	b011      	add	sp, #68	@ 0x44
 80124a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124aa:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80124ac:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80124ae:	4628      	mov	r0, r5
 80124b0:	4798      	blx	r3
 80124b2:	b920      	cbnz	r0, 80124be <uxr_prepare_output_stream_fragmented+0x14e>
 80124b4:	2400      	movs	r4, #0
 80124b6:	4620      	mov	r0, r4
 80124b8:	b011      	add	sp, #68	@ 0x44
 80124ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124be:	4620      	mov	r0, r4
 80124c0:	f005 fef8 	bl	80182b4 <get_available_free_slots>
 80124c4:	2800      	cmp	r0, #0
 80124c6:	f47f af6d 	bne.w	80123a4 <uxr_prepare_output_stream_fragmented+0x34>
 80124ca:	e7f3      	b.n	80124b4 <uxr_prepare_output_stream_fragmented+0x144>
 80124cc:	4638      	mov	r0, r7
 80124ce:	2101      	movs	r1, #1
 80124d0:	f005 ff10 	bl	80182f4 <uxr_seq_num_add>
 80124d4:	8921      	ldrh	r1, [r4, #8]
 80124d6:	fbb0 f2f1 	udiv	r2, r0, r1
 80124da:	fb01 0912 	mls	r9, r1, r2, r0
 80124de:	fa1f f289 	uxth.w	r2, r9
 80124e2:	6863      	ldr	r3, [r4, #4]
 80124e4:	fbb3 f9f1 	udiv	r9, r3, r1
 80124e8:	6823      	ldr	r3, [r4, #0]
 80124ea:	fb02 f909 	mul.w	r9, r2, r9
 80124ee:	f109 0904 	add.w	r9, r9, #4
 80124f2:	4499      	add	r9, r3
 80124f4:	4607      	mov	r7, r0
 80124f6:	7b23      	ldrb	r3, [r4, #12]
 80124f8:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80124fc:	e76b      	b.n	80123d6 <uxr_prepare_output_stream_fragmented+0x66>
 80124fe:	bf00      	nop
 8012500:	080121fd 	.word	0x080121fd

08012504 <uxr_serialize_message_header>:
 8012504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012506:	b083      	sub	sp, #12
 8012508:	4616      	mov	r6, r2
 801250a:	4604      	mov	r4, r0
 801250c:	9301      	str	r3, [sp, #4]
 801250e:	460d      	mov	r5, r1
 8012510:	9f08      	ldr	r7, [sp, #32]
 8012512:	f7f9 f959 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8012516:	4631      	mov	r1, r6
 8012518:	4620      	mov	r0, r4
 801251a:	f7f9 f955 	bl	800b7c8 <ucdr_serialize_uint8_t>
 801251e:	9a01      	ldr	r2, [sp, #4]
 8012520:	2101      	movs	r1, #1
 8012522:	4620      	mov	r0, r4
 8012524:	f7f9 f9fc 	bl	800b920 <ucdr_serialize_endian_uint16_t>
 8012528:	062b      	lsls	r3, r5, #24
 801252a:	d501      	bpl.n	8012530 <uxr_serialize_message_header+0x2c>
 801252c:	b003      	add	sp, #12
 801252e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012530:	2204      	movs	r2, #4
 8012532:	4639      	mov	r1, r7
 8012534:	4620      	mov	r0, r4
 8012536:	b003      	add	sp, #12
 8012538:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801253c:	f005 b85a 	b.w	80175f4 <ucdr_serialize_array_uint8_t>

08012540 <uxr_deserialize_message_header>:
 8012540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012542:	b083      	sub	sp, #12
 8012544:	4616      	mov	r6, r2
 8012546:	4604      	mov	r4, r0
 8012548:	9301      	str	r3, [sp, #4]
 801254a:	460d      	mov	r5, r1
 801254c:	9f08      	ldr	r7, [sp, #32]
 801254e:	f7f9 f951 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8012552:	4631      	mov	r1, r6
 8012554:	4620      	mov	r0, r4
 8012556:	f7f9 f94d 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 801255a:	9a01      	ldr	r2, [sp, #4]
 801255c:	2101      	movs	r1, #1
 801255e:	4620      	mov	r0, r4
 8012560:	f7f9 fad2 	bl	800bb08 <ucdr_deserialize_endian_uint16_t>
 8012564:	f995 3000 	ldrsb.w	r3, [r5]
 8012568:	2b00      	cmp	r3, #0
 801256a:	da01      	bge.n	8012570 <uxr_deserialize_message_header+0x30>
 801256c:	b003      	add	sp, #12
 801256e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012570:	2204      	movs	r2, #4
 8012572:	4639      	mov	r1, r7
 8012574:	4620      	mov	r0, r4
 8012576:	b003      	add	sp, #12
 8012578:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801257c:	f005 b89e 	b.w	80176bc <ucdr_deserialize_array_uint8_t>

08012580 <uxr_serialize_submessage_header>:
 8012580:	b530      	push	{r4, r5, lr}
 8012582:	b083      	sub	sp, #12
 8012584:	4615      	mov	r5, r2
 8012586:	4604      	mov	r4, r0
 8012588:	9301      	str	r3, [sp, #4]
 801258a:	f7f9 f91d 	bl	800b7c8 <ucdr_serialize_uint8_t>
 801258e:	4629      	mov	r1, r5
 8012590:	4620      	mov	r0, r4
 8012592:	f7f9 f919 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8012596:	9a01      	ldr	r2, [sp, #4]
 8012598:	2101      	movs	r1, #1
 801259a:	4620      	mov	r0, r4
 801259c:	b003      	add	sp, #12
 801259e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80125a2:	f7f9 b9bd 	b.w	800b920 <ucdr_serialize_endian_uint16_t>
 80125a6:	bf00      	nop

080125a8 <uxr_deserialize_submessage_header>:
 80125a8:	b530      	push	{r4, r5, lr}
 80125aa:	b083      	sub	sp, #12
 80125ac:	4615      	mov	r5, r2
 80125ae:	4604      	mov	r4, r0
 80125b0:	9301      	str	r3, [sp, #4]
 80125b2:	f7f9 f91f 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80125b6:	4629      	mov	r1, r5
 80125b8:	4620      	mov	r0, r4
 80125ba:	f7f9 f91b 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80125be:	9a01      	ldr	r2, [sp, #4]
 80125c0:	2101      	movs	r1, #1
 80125c2:	4620      	mov	r0, r4
 80125c4:	b003      	add	sp, #12
 80125c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80125ca:	f7f9 ba9d 	b.w	800bb08 <ucdr_deserialize_endian_uint16_t>
 80125ce:	bf00      	nop

080125d0 <uxr_serialize_CLIENT_Representation>:
 80125d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125d4:	2204      	movs	r2, #4
 80125d6:	460e      	mov	r6, r1
 80125d8:	4605      	mov	r5, r0
 80125da:	f005 f80b 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80125de:	2202      	movs	r2, #2
 80125e0:	4607      	mov	r7, r0
 80125e2:	1d31      	adds	r1, r6, #4
 80125e4:	4628      	mov	r0, r5
 80125e6:	f005 f805 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80125ea:	4038      	ands	r0, r7
 80125ec:	2202      	movs	r2, #2
 80125ee:	1db1      	adds	r1, r6, #6
 80125f0:	b2c7      	uxtb	r7, r0
 80125f2:	4628      	mov	r0, r5
 80125f4:	f004 fffe 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80125f8:	2204      	movs	r2, #4
 80125fa:	4007      	ands	r7, r0
 80125fc:	f106 0108 	add.w	r1, r6, #8
 8012600:	4628      	mov	r0, r5
 8012602:	f004 fff7 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012606:	7b31      	ldrb	r1, [r6, #12]
 8012608:	4007      	ands	r7, r0
 801260a:	4628      	mov	r0, r5
 801260c:	f7f9 f8dc 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8012610:	7b71      	ldrb	r1, [r6, #13]
 8012612:	4007      	ands	r7, r0
 8012614:	4628      	mov	r0, r5
 8012616:	f7f9 f8a9 	bl	800b76c <ucdr_serialize_bool>
 801261a:	7b73      	ldrb	r3, [r6, #13]
 801261c:	ea07 0800 	and.w	r8, r7, r0
 8012620:	b93b      	cbnz	r3, 8012632 <uxr_serialize_CLIENT_Representation+0x62>
 8012622:	8bb1      	ldrh	r1, [r6, #28]
 8012624:	4628      	mov	r0, r5
 8012626:	f7f9 f8fb 	bl	800b820 <ucdr_serialize_uint16_t>
 801262a:	ea08 0000 	and.w	r0, r8, r0
 801262e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012632:	6931      	ldr	r1, [r6, #16]
 8012634:	4628      	mov	r0, r5
 8012636:	f7f9 fadd 	bl	800bbf4 <ucdr_serialize_uint32_t>
 801263a:	6933      	ldr	r3, [r6, #16]
 801263c:	b1e3      	cbz	r3, 8012678 <uxr_serialize_CLIENT_Representation+0xa8>
 801263e:	b1c0      	cbz	r0, 8012672 <uxr_serialize_CLIENT_Representation+0xa2>
 8012640:	4637      	mov	r7, r6
 8012642:	f04f 0900 	mov.w	r9, #0
 8012646:	e001      	b.n	801264c <uxr_serialize_CLIENT_Representation+0x7c>
 8012648:	3708      	adds	r7, #8
 801264a:	b194      	cbz	r4, 8012672 <uxr_serialize_CLIENT_Representation+0xa2>
 801264c:	6979      	ldr	r1, [r7, #20]
 801264e:	4628      	mov	r0, r5
 8012650:	f005 f8f0 	bl	8017834 <ucdr_serialize_string>
 8012654:	69b9      	ldr	r1, [r7, #24]
 8012656:	4604      	mov	r4, r0
 8012658:	4628      	mov	r0, r5
 801265a:	f005 f8eb 	bl	8017834 <ucdr_serialize_string>
 801265e:	6933      	ldr	r3, [r6, #16]
 8012660:	f109 0901 	add.w	r9, r9, #1
 8012664:	4004      	ands	r4, r0
 8012666:	4599      	cmp	r9, r3
 8012668:	b2e4      	uxtb	r4, r4
 801266a:	d3ed      	bcc.n	8012648 <uxr_serialize_CLIENT_Representation+0x78>
 801266c:	ea08 0804 	and.w	r8, r8, r4
 8012670:	e7d7      	b.n	8012622 <uxr_serialize_CLIENT_Representation+0x52>
 8012672:	f04f 0800 	mov.w	r8, #0
 8012676:	e7d4      	b.n	8012622 <uxr_serialize_CLIENT_Representation+0x52>
 8012678:	ea08 0800 	and.w	r8, r8, r0
 801267c:	e7d1      	b.n	8012622 <uxr_serialize_CLIENT_Representation+0x52>
 801267e:	bf00      	nop

08012680 <uxr_deserialize_CLIENT_Representation>:
 8012680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012684:	2204      	movs	r2, #4
 8012686:	460c      	mov	r4, r1
 8012688:	4605      	mov	r5, r0
 801268a:	f005 f817 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 801268e:	2202      	movs	r2, #2
 8012690:	4607      	mov	r7, r0
 8012692:	1d21      	adds	r1, r4, #4
 8012694:	4628      	mov	r0, r5
 8012696:	f005 f811 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 801269a:	4038      	ands	r0, r7
 801269c:	2202      	movs	r2, #2
 801269e:	1da1      	adds	r1, r4, #6
 80126a0:	b2c6      	uxtb	r6, r0
 80126a2:	4628      	mov	r0, r5
 80126a4:	f005 f80a 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80126a8:	2204      	movs	r2, #4
 80126aa:	4006      	ands	r6, r0
 80126ac:	f104 0108 	add.w	r1, r4, #8
 80126b0:	4628      	mov	r0, r5
 80126b2:	f005 f803 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80126b6:	f104 010c 	add.w	r1, r4, #12
 80126ba:	4006      	ands	r6, r0
 80126bc:	4628      	mov	r0, r5
 80126be:	f7f9 f899 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80126c2:	f104 010d 	add.w	r1, r4, #13
 80126c6:	ea06 0700 	and.w	r7, r6, r0
 80126ca:	4628      	mov	r0, r5
 80126cc:	f7f9 f864 	bl	800b798 <ucdr_deserialize_bool>
 80126d0:	7b63      	ldrb	r3, [r4, #13]
 80126d2:	4007      	ands	r7, r0
 80126d4:	b93b      	cbnz	r3, 80126e6 <uxr_deserialize_CLIENT_Representation+0x66>
 80126d6:	f104 011c 	add.w	r1, r4, #28
 80126da:	4628      	mov	r0, r5
 80126dc:	f7f9 f9a0 	bl	800ba20 <ucdr_deserialize_uint16_t>
 80126e0:	4038      	ands	r0, r7
 80126e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126e6:	f104 0110 	add.w	r1, r4, #16
 80126ea:	4628      	mov	r0, r5
 80126ec:	f7f9 fbb2 	bl	800be54 <ucdr_deserialize_uint32_t>
 80126f0:	6923      	ldr	r3, [r4, #16]
 80126f2:	2b01      	cmp	r3, #1
 80126f4:	d903      	bls.n	80126fe <uxr_deserialize_CLIENT_Representation+0x7e>
 80126f6:	2301      	movs	r3, #1
 80126f8:	75ab      	strb	r3, [r5, #22]
 80126fa:	2700      	movs	r7, #0
 80126fc:	e7eb      	b.n	80126d6 <uxr_deserialize_CLIENT_Representation+0x56>
 80126fe:	b30b      	cbz	r3, 8012744 <uxr_deserialize_CLIENT_Representation+0xc4>
 8012700:	2800      	cmp	r0, #0
 8012702:	d0fa      	beq.n	80126fa <uxr_deserialize_CLIENT_Representation+0x7a>
 8012704:	46a0      	mov	r8, r4
 8012706:	f04f 0900 	mov.w	r9, #0
 801270a:	e001      	b.n	8012710 <uxr_deserialize_CLIENT_Representation+0x90>
 801270c:	2e00      	cmp	r6, #0
 801270e:	d0f4      	beq.n	80126fa <uxr_deserialize_CLIENT_Representation+0x7a>
 8012710:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012718:	4628      	mov	r0, r5
 801271a:	f005 f89b 	bl	8017854 <ucdr_deserialize_string>
 801271e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012722:	4606      	mov	r6, r0
 8012724:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012728:	4628      	mov	r0, r5
 801272a:	f005 f893 	bl	8017854 <ucdr_deserialize_string>
 801272e:	6923      	ldr	r3, [r4, #16]
 8012730:	f109 0901 	add.w	r9, r9, #1
 8012734:	4006      	ands	r6, r0
 8012736:	4599      	cmp	r9, r3
 8012738:	f108 0808 	add.w	r8, r8, #8
 801273c:	b2f6      	uxtb	r6, r6
 801273e:	d3e5      	bcc.n	801270c <uxr_deserialize_CLIENT_Representation+0x8c>
 8012740:	4037      	ands	r7, r6
 8012742:	e7c8      	b.n	80126d6 <uxr_deserialize_CLIENT_Representation+0x56>
 8012744:	4007      	ands	r7, r0
 8012746:	e7c6      	b.n	80126d6 <uxr_deserialize_CLIENT_Representation+0x56>

08012748 <uxr_serialize_AGENT_Representation>:
 8012748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801274c:	2204      	movs	r2, #4
 801274e:	460f      	mov	r7, r1
 8012750:	4605      	mov	r5, r0
 8012752:	f004 ff4f 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012756:	2202      	movs	r2, #2
 8012758:	4604      	mov	r4, r0
 801275a:	1d39      	adds	r1, r7, #4
 801275c:	4628      	mov	r0, r5
 801275e:	f004 ff49 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012762:	4020      	ands	r0, r4
 8012764:	2202      	movs	r2, #2
 8012766:	1db9      	adds	r1, r7, #6
 8012768:	b2c4      	uxtb	r4, r0
 801276a:	4628      	mov	r0, r5
 801276c:	f004 ff42 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012770:	7a39      	ldrb	r1, [r7, #8]
 8012772:	4004      	ands	r4, r0
 8012774:	4628      	mov	r0, r5
 8012776:	f7f8 fff9 	bl	800b76c <ucdr_serialize_bool>
 801277a:	7a3b      	ldrb	r3, [r7, #8]
 801277c:	ea00 0804 	and.w	r8, r0, r4
 8012780:	b913      	cbnz	r3, 8012788 <uxr_serialize_AGENT_Representation+0x40>
 8012782:	4640      	mov	r0, r8
 8012784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012788:	68f9      	ldr	r1, [r7, #12]
 801278a:	4628      	mov	r0, r5
 801278c:	f7f9 fa32 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	b303      	cbz	r3, 80127d6 <uxr_serialize_AGENT_Representation+0x8e>
 8012794:	b1d0      	cbz	r0, 80127cc <uxr_serialize_AGENT_Representation+0x84>
 8012796:	463e      	mov	r6, r7
 8012798:	f04f 0900 	mov.w	r9, #0
 801279c:	e001      	b.n	80127a2 <uxr_serialize_AGENT_Representation+0x5a>
 801279e:	3608      	adds	r6, #8
 80127a0:	b1a4      	cbz	r4, 80127cc <uxr_serialize_AGENT_Representation+0x84>
 80127a2:	6931      	ldr	r1, [r6, #16]
 80127a4:	4628      	mov	r0, r5
 80127a6:	f005 f845 	bl	8017834 <ucdr_serialize_string>
 80127aa:	6971      	ldr	r1, [r6, #20]
 80127ac:	4604      	mov	r4, r0
 80127ae:	4628      	mov	r0, r5
 80127b0:	f005 f840 	bl	8017834 <ucdr_serialize_string>
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	f109 0901 	add.w	r9, r9, #1
 80127ba:	4004      	ands	r4, r0
 80127bc:	4599      	cmp	r9, r3
 80127be:	b2e4      	uxtb	r4, r4
 80127c0:	d3ed      	bcc.n	801279e <uxr_serialize_AGENT_Representation+0x56>
 80127c2:	ea08 0804 	and.w	r8, r8, r4
 80127c6:	4640      	mov	r0, r8
 80127c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127cc:	f04f 0800 	mov.w	r8, #0
 80127d0:	4640      	mov	r0, r8
 80127d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127d6:	ea08 0800 	and.w	r8, r8, r0
 80127da:	e7d2      	b.n	8012782 <uxr_serialize_AGENT_Representation+0x3a>

080127dc <uxr_serialize_DATAWRITER_Representation>:
 80127dc:	b570      	push	{r4, r5, r6, lr}
 80127de:	460d      	mov	r5, r1
 80127e0:	7809      	ldrb	r1, [r1, #0]
 80127e2:	4606      	mov	r6, r0
 80127e4:	f7f8 fff0 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80127e8:	4604      	mov	r4, r0
 80127ea:	b130      	cbz	r0, 80127fa <uxr_serialize_DATAWRITER_Representation+0x1e>
 80127ec:	782b      	ldrb	r3, [r5, #0]
 80127ee:	2b02      	cmp	r3, #2
 80127f0:	d00c      	beq.n	801280c <uxr_serialize_DATAWRITER_Representation+0x30>
 80127f2:	2b03      	cmp	r3, #3
 80127f4:	d010      	beq.n	8012818 <uxr_serialize_DATAWRITER_Representation+0x3c>
 80127f6:	2b01      	cmp	r3, #1
 80127f8:	d008      	beq.n	801280c <uxr_serialize_DATAWRITER_Representation+0x30>
 80127fa:	2202      	movs	r2, #2
 80127fc:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012800:	4630      	mov	r0, r6
 8012802:	f004 fef7 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012806:	4020      	ands	r0, r4
 8012808:	b2c0      	uxtb	r0, r0
 801280a:	bd70      	pop	{r4, r5, r6, pc}
 801280c:	6869      	ldr	r1, [r5, #4]
 801280e:	4630      	mov	r0, r6
 8012810:	f005 f810 	bl	8017834 <ucdr_serialize_string>
 8012814:	4604      	mov	r4, r0
 8012816:	e7f0      	b.n	80127fa <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012818:	4629      	mov	r1, r5
 801281a:	4630      	mov	r0, r6
 801281c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012820:	3104      	adds	r1, #4
 8012822:	f004 ffdb 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 8012826:	4604      	mov	r4, r0
 8012828:	e7e7      	b.n	80127fa <uxr_serialize_DATAWRITER_Representation+0x1e>
 801282a:	bf00      	nop

0801282c <uxr_serialize_ObjectVariant.part.0>:
 801282c:	b570      	push	{r4, r5, r6, lr}
 801282e:	780b      	ldrb	r3, [r1, #0]
 8012830:	3b01      	subs	r3, #1
 8012832:	460c      	mov	r4, r1
 8012834:	4605      	mov	r5, r0
 8012836:	2b0d      	cmp	r3, #13
 8012838:	d854      	bhi.n	80128e4 <uxr_serialize_ObjectVariant.part.0+0xb8>
 801283a:	e8df f003 	tbb	[pc, r3]
 801283e:	0730      	.short	0x0730
 8012840:	07071b1b 	.word	0x07071b1b
 8012844:	0c530707 	.word	0x0c530707
 8012848:	494e0c0c 	.word	0x494e0c0c
 801284c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012850:	3104      	adds	r1, #4
 8012852:	f7ff bfc3 	b.w	80127dc <uxr_serialize_DATAWRITER_Representation>
 8012856:	7909      	ldrb	r1, [r1, #4]
 8012858:	f7f8 ffb6 	bl	800b7c8 <ucdr_serialize_uint8_t>
 801285c:	b1e8      	cbz	r0, 801289a <uxr_serialize_ObjectVariant.part.0+0x6e>
 801285e:	7923      	ldrb	r3, [r4, #4]
 8012860:	2b01      	cmp	r3, #1
 8012862:	d001      	beq.n	8012868 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012864:	2b02      	cmp	r3, #2
 8012866:	d13d      	bne.n	80128e4 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012868:	68a1      	ldr	r1, [r4, #8]
 801286a:	4628      	mov	r0, r5
 801286c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012870:	f004 bfe0 	b.w	8017834 <ucdr_serialize_string>
 8012874:	7909      	ldrb	r1, [r1, #4]
 8012876:	f7f8 ffa7 	bl	800b7c8 <ucdr_serialize_uint8_t>
 801287a:	4606      	mov	r6, r0
 801287c:	b120      	cbz	r0, 8012888 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801287e:	7923      	ldrb	r3, [r4, #4]
 8012880:	2b02      	cmp	r3, #2
 8012882:	d039      	beq.n	80128f8 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8012884:	2b03      	cmp	r3, #3
 8012886:	d02f      	beq.n	80128e8 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8012888:	2202      	movs	r2, #2
 801288a:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 801288e:	4628      	mov	r0, r5
 8012890:	f004 feb0 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012894:	4030      	ands	r0, r6
 8012896:	b2c0      	uxtb	r0, r0
 8012898:	bd70      	pop	{r4, r5, r6, pc}
 801289a:	2000      	movs	r0, #0
 801289c:	bd70      	pop	{r4, r5, r6, pc}
 801289e:	7909      	ldrb	r1, [r1, #4]
 80128a0:	f7f8 ff92 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80128a4:	4606      	mov	r6, r0
 80128a6:	b158      	cbz	r0, 80128c0 <uxr_serialize_ObjectVariant.part.0+0x94>
 80128a8:	7923      	ldrb	r3, [r4, #4]
 80128aa:	2b02      	cmp	r3, #2
 80128ac:	d003      	beq.n	80128b6 <uxr_serialize_ObjectVariant.part.0+0x8a>
 80128ae:	2b03      	cmp	r3, #3
 80128b0:	d028      	beq.n	8012904 <uxr_serialize_ObjectVariant.part.0+0xd8>
 80128b2:	2b01      	cmp	r3, #1
 80128b4:	d104      	bne.n	80128c0 <uxr_serialize_ObjectVariant.part.0+0x94>
 80128b6:	68a1      	ldr	r1, [r4, #8]
 80128b8:	4628      	mov	r0, r5
 80128ba:	f004 ffbb 	bl	8017834 <ucdr_serialize_string>
 80128be:	4606      	mov	r6, r0
 80128c0:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 80128c4:	4628      	mov	r0, r5
 80128c6:	f7f9 fcbb 	bl	800c240 <ucdr_serialize_int16_t>
 80128ca:	4030      	ands	r0, r6
 80128cc:	b2c0      	uxtb	r0, r0
 80128ce:	bd70      	pop	{r4, r5, r6, pc}
 80128d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128d4:	3104      	adds	r1, #4
 80128d6:	f7ff be7b 	b.w	80125d0 <uxr_serialize_CLIENT_Representation>
 80128da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128de:	3104      	adds	r1, #4
 80128e0:	f7ff bf32 	b.w	8012748 <uxr_serialize_AGENT_Representation>
 80128e4:	2001      	movs	r0, #1
 80128e6:	bd70      	pop	{r4, r5, r6, pc}
 80128e8:	68a2      	ldr	r2, [r4, #8]
 80128ea:	f104 010c 	add.w	r1, r4, #12
 80128ee:	4628      	mov	r0, r5
 80128f0:	f004 ff74 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 80128f4:	4606      	mov	r6, r0
 80128f6:	e7c7      	b.n	8012888 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80128f8:	68a1      	ldr	r1, [r4, #8]
 80128fa:	4628      	mov	r0, r5
 80128fc:	f004 ff9a 	bl	8017834 <ucdr_serialize_string>
 8012900:	4606      	mov	r6, r0
 8012902:	e7c1      	b.n	8012888 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012904:	68a2      	ldr	r2, [r4, #8]
 8012906:	f104 010c 	add.w	r1, r4, #12
 801290a:	4628      	mov	r0, r5
 801290c:	f004 ff66 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 8012910:	4606      	mov	r6, r0
 8012912:	e7d5      	b.n	80128c0 <uxr_serialize_ObjectVariant.part.0+0x94>

08012914 <uxr_deserialize_DATAWRITER_Representation>:
 8012914:	b570      	push	{r4, r5, r6, lr}
 8012916:	4606      	mov	r6, r0
 8012918:	460d      	mov	r5, r1
 801291a:	f7f8 ff6b 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 801291e:	4604      	mov	r4, r0
 8012920:	b130      	cbz	r0, 8012930 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012922:	782b      	ldrb	r3, [r5, #0]
 8012924:	2b02      	cmp	r3, #2
 8012926:	d00c      	beq.n	8012942 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012928:	2b03      	cmp	r3, #3
 801292a:	d012      	beq.n	8012952 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 801292c:	2b01      	cmp	r3, #1
 801292e:	d008      	beq.n	8012942 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012930:	2202      	movs	r2, #2
 8012932:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012936:	4630      	mov	r0, r6
 8012938:	f004 fec0 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 801293c:	4020      	ands	r0, r4
 801293e:	b2c0      	uxtb	r0, r0
 8012940:	bd70      	pop	{r4, r5, r6, pc}
 8012942:	6869      	ldr	r1, [r5, #4]
 8012944:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012948:	4630      	mov	r0, r6
 801294a:	f004 ff83 	bl	8017854 <ucdr_deserialize_string>
 801294e:	4604      	mov	r4, r0
 8012950:	e7ee      	b.n	8012930 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012952:	1d2b      	adds	r3, r5, #4
 8012954:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012958:	f105 0108 	add.w	r1, r5, #8
 801295c:	4630      	mov	r0, r6
 801295e:	f004 ff4f 	bl	8017800 <ucdr_deserialize_sequence_uint8_t>
 8012962:	4604      	mov	r4, r0
 8012964:	e7e4      	b.n	8012930 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012966:	bf00      	nop

08012968 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8012968:	b570      	push	{r4, r5, r6, lr}
 801296a:	460d      	mov	r5, r1
 801296c:	7809      	ldrb	r1, [r1, #0]
 801296e:	4606      	mov	r6, r0
 8012970:	f7f8 fefc 	bl	800b76c <ucdr_serialize_bool>
 8012974:	782b      	ldrb	r3, [r5, #0]
 8012976:	4604      	mov	r4, r0
 8012978:	b94b      	cbnz	r3, 801298e <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 801297a:	7a29      	ldrb	r1, [r5, #8]
 801297c:	4630      	mov	r0, r6
 801297e:	f7f8 fef5 	bl	800b76c <ucdr_serialize_bool>
 8012982:	7a2b      	ldrb	r3, [r5, #8]
 8012984:	4004      	ands	r4, r0
 8012986:	b2e4      	uxtb	r4, r4
 8012988:	b943      	cbnz	r3, 801299c <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 801298a:	4620      	mov	r0, r4
 801298c:	bd70      	pop	{r4, r5, r6, pc}
 801298e:	6869      	ldr	r1, [r5, #4]
 8012990:	4630      	mov	r0, r6
 8012992:	f004 ff4f 	bl	8017834 <ucdr_serialize_string>
 8012996:	4004      	ands	r4, r0
 8012998:	b2e4      	uxtb	r4, r4
 801299a:	e7ee      	b.n	801297a <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 801299c:	68e9      	ldr	r1, [r5, #12]
 801299e:	4630      	mov	r0, r6
 80129a0:	f004 ff48 	bl	8017834 <ucdr_serialize_string>
 80129a4:	4004      	ands	r4, r0
 80129a6:	4620      	mov	r0, r4
 80129a8:	bd70      	pop	{r4, r5, r6, pc}
 80129aa:	bf00      	nop

080129ac <uxr_serialize_OBJK_Topic_Binary>:
 80129ac:	b570      	push	{r4, r5, r6, lr}
 80129ae:	460d      	mov	r5, r1
 80129b0:	6809      	ldr	r1, [r1, #0]
 80129b2:	4606      	mov	r6, r0
 80129b4:	f004 ff3e 	bl	8017834 <ucdr_serialize_string>
 80129b8:	7929      	ldrb	r1, [r5, #4]
 80129ba:	4604      	mov	r4, r0
 80129bc:	4630      	mov	r0, r6
 80129be:	f7f8 fed5 	bl	800b76c <ucdr_serialize_bool>
 80129c2:	792b      	ldrb	r3, [r5, #4]
 80129c4:	4004      	ands	r4, r0
 80129c6:	b2e4      	uxtb	r4, r4
 80129c8:	b943      	cbnz	r3, 80129dc <uxr_serialize_OBJK_Topic_Binary+0x30>
 80129ca:	7b29      	ldrb	r1, [r5, #12]
 80129cc:	4630      	mov	r0, r6
 80129ce:	f7f8 fecd 	bl	800b76c <ucdr_serialize_bool>
 80129d2:	7b2b      	ldrb	r3, [r5, #12]
 80129d4:	4004      	ands	r4, r0
 80129d6:	b93b      	cbnz	r3, 80129e8 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80129d8:	4620      	mov	r0, r4
 80129da:	bd70      	pop	{r4, r5, r6, pc}
 80129dc:	68a9      	ldr	r1, [r5, #8]
 80129de:	4630      	mov	r0, r6
 80129e0:	f004 ff28 	bl	8017834 <ucdr_serialize_string>
 80129e4:	4004      	ands	r4, r0
 80129e6:	e7f0      	b.n	80129ca <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80129e8:	6929      	ldr	r1, [r5, #16]
 80129ea:	4630      	mov	r0, r6
 80129ec:	f004 ff22 	bl	8017834 <ucdr_serialize_string>
 80129f0:	4004      	ands	r4, r0
 80129f2:	b2e4      	uxtb	r4, r4
 80129f4:	4620      	mov	r0, r4
 80129f6:	bd70      	pop	{r4, r5, r6, pc}

080129f8 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80129f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129fc:	460c      	mov	r4, r1
 80129fe:	7809      	ldrb	r1, [r1, #0]
 8012a00:	4606      	mov	r6, r0
 8012a02:	f7f8 feb3 	bl	800b76c <ucdr_serialize_bool>
 8012a06:	7823      	ldrb	r3, [r4, #0]
 8012a08:	4605      	mov	r5, r0
 8012a0a:	b96b      	cbnz	r3, 8012a28 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8012a0c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012a10:	4630      	mov	r0, r6
 8012a12:	f7f8 feab 	bl	800b76c <ucdr_serialize_bool>
 8012a16:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012a1a:	4005      	ands	r5, r0
 8012a1c:	b2ed      	uxtb	r5, r5
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d169      	bne.n	8012af6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8012a22:	4628      	mov	r0, r5
 8012a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a28:	6861      	ldr	r1, [r4, #4]
 8012a2a:	4630      	mov	r0, r6
 8012a2c:	f7f9 f8e2 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8012a30:	6863      	ldr	r3, [r4, #4]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d06b      	beq.n	8012b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8012a36:	2800      	cmp	r0, #0
 8012a38:	d067      	beq.n	8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012a3a:	68a1      	ldr	r1, [r4, #8]
 8012a3c:	4630      	mov	r0, r6
 8012a3e:	f004 fef9 	bl	8017834 <ucdr_serialize_string>
 8012a42:	6863      	ldr	r3, [r4, #4]
 8012a44:	2b01      	cmp	r3, #1
 8012a46:	d953      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a48:	2800      	cmp	r0, #0
 8012a4a:	d05e      	beq.n	8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012a4c:	68e1      	ldr	r1, [r4, #12]
 8012a4e:	4630      	mov	r0, r6
 8012a50:	f004 fef0 	bl	8017834 <ucdr_serialize_string>
 8012a54:	6863      	ldr	r3, [r4, #4]
 8012a56:	2b02      	cmp	r3, #2
 8012a58:	d94a      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a5a:	2800      	cmp	r0, #0
 8012a5c:	d055      	beq.n	8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012a5e:	6921      	ldr	r1, [r4, #16]
 8012a60:	4630      	mov	r0, r6
 8012a62:	f004 fee7 	bl	8017834 <ucdr_serialize_string>
 8012a66:	6863      	ldr	r3, [r4, #4]
 8012a68:	2b03      	cmp	r3, #3
 8012a6a:	d941      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a6c:	2800      	cmp	r0, #0
 8012a6e:	d04c      	beq.n	8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012a70:	6961      	ldr	r1, [r4, #20]
 8012a72:	4630      	mov	r0, r6
 8012a74:	f004 fede 	bl	8017834 <ucdr_serialize_string>
 8012a78:	6863      	ldr	r3, [r4, #4]
 8012a7a:	2b04      	cmp	r3, #4
 8012a7c:	d938      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a7e:	2800      	cmp	r0, #0
 8012a80:	d043      	beq.n	8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012a82:	69a1      	ldr	r1, [r4, #24]
 8012a84:	4630      	mov	r0, r6
 8012a86:	f004 fed5 	bl	8017834 <ucdr_serialize_string>
 8012a8a:	6863      	ldr	r3, [r4, #4]
 8012a8c:	2b05      	cmp	r3, #5
 8012a8e:	d92f      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012a90:	2800      	cmp	r0, #0
 8012a92:	d03a      	beq.n	8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012a94:	69e1      	ldr	r1, [r4, #28]
 8012a96:	4630      	mov	r0, r6
 8012a98:	f004 fecc 	bl	8017834 <ucdr_serialize_string>
 8012a9c:	6863      	ldr	r3, [r4, #4]
 8012a9e:	2b06      	cmp	r3, #6
 8012aa0:	d926      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012aa2:	b390      	cbz	r0, 8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012aa4:	6a21      	ldr	r1, [r4, #32]
 8012aa6:	4630      	mov	r0, r6
 8012aa8:	f004 fec4 	bl	8017834 <ucdr_serialize_string>
 8012aac:	6863      	ldr	r3, [r4, #4]
 8012aae:	2b07      	cmp	r3, #7
 8012ab0:	d91e      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ab2:	b350      	cbz	r0, 8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012ab4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012ab6:	4630      	mov	r0, r6
 8012ab8:	f004 febc 	bl	8017834 <ucdr_serialize_string>
 8012abc:	6863      	ldr	r3, [r4, #4]
 8012abe:	2b08      	cmp	r3, #8
 8012ac0:	d916      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ac2:	b310      	cbz	r0, 8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012ac4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012ac6:	4630      	mov	r0, r6
 8012ac8:	f004 feb4 	bl	8017834 <ucdr_serialize_string>
 8012acc:	6863      	ldr	r3, [r4, #4]
 8012ace:	2b09      	cmp	r3, #9
 8012ad0:	d90e      	bls.n	8012af0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012ad2:	b1d0      	cbz	r0, 8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012ad4:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8012ad8:	2709      	movs	r7, #9
 8012ada:	e000      	b.n	8012ade <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8012adc:	b1a8      	cbz	r0, 8012b0a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012ade:	f858 1b04 	ldr.w	r1, [r8], #4
 8012ae2:	4630      	mov	r0, r6
 8012ae4:	f004 fea6 	bl	8017834 <ucdr_serialize_string>
 8012ae8:	6862      	ldr	r2, [r4, #4]
 8012aea:	3701      	adds	r7, #1
 8012aec:	4297      	cmp	r7, r2
 8012aee:	d3f5      	bcc.n	8012adc <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8012af0:	4005      	ands	r5, r0
 8012af2:	b2ed      	uxtb	r5, r5
 8012af4:	e78a      	b.n	8012a0c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012af6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012af8:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012afc:	4630      	mov	r0, r6
 8012afe:	f004 fe6d 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 8012b02:	4005      	ands	r5, r0
 8012b04:	4628      	mov	r0, r5
 8012b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b0a:	2500      	movs	r5, #0
 8012b0c:	e77e      	b.n	8012a0c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012b0e:	4028      	ands	r0, r5
 8012b10:	b2c5      	uxtb	r5, r0
 8012b12:	e77b      	b.n	8012a0c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08012b14 <uxr_serialize_OBJK_Publisher_Binary>:
 8012b14:	b570      	push	{r4, r5, r6, lr}
 8012b16:	460d      	mov	r5, r1
 8012b18:	7809      	ldrb	r1, [r1, #0]
 8012b1a:	4606      	mov	r6, r0
 8012b1c:	f7f8 fe26 	bl	800b76c <ucdr_serialize_bool>
 8012b20:	782b      	ldrb	r3, [r5, #0]
 8012b22:	4604      	mov	r4, r0
 8012b24:	b94b      	cbnz	r3, 8012b3a <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8012b26:	7a29      	ldrb	r1, [r5, #8]
 8012b28:	4630      	mov	r0, r6
 8012b2a:	f7f8 fe1f 	bl	800b76c <ucdr_serialize_bool>
 8012b2e:	7a2b      	ldrb	r3, [r5, #8]
 8012b30:	4004      	ands	r4, r0
 8012b32:	b2e4      	uxtb	r4, r4
 8012b34:	b943      	cbnz	r3, 8012b48 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8012b36:	4620      	mov	r0, r4
 8012b38:	bd70      	pop	{r4, r5, r6, pc}
 8012b3a:	6869      	ldr	r1, [r5, #4]
 8012b3c:	4630      	mov	r0, r6
 8012b3e:	f004 fe79 	bl	8017834 <ucdr_serialize_string>
 8012b42:	4004      	ands	r4, r0
 8012b44:	b2e4      	uxtb	r4, r4
 8012b46:	e7ee      	b.n	8012b26 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8012b48:	f105 010c 	add.w	r1, r5, #12
 8012b4c:	4630      	mov	r0, r6
 8012b4e:	f7ff ff53 	bl	80129f8 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8012b52:	4004      	ands	r4, r0
 8012b54:	4620      	mov	r0, r4
 8012b56:	bd70      	pop	{r4, r5, r6, pc}

08012b58 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8012b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b5c:	460c      	mov	r4, r1
 8012b5e:	7809      	ldrb	r1, [r1, #0]
 8012b60:	4606      	mov	r6, r0
 8012b62:	f7f8 fe03 	bl	800b76c <ucdr_serialize_bool>
 8012b66:	7823      	ldrb	r3, [r4, #0]
 8012b68:	4605      	mov	r5, r0
 8012b6a:	b96b      	cbnz	r3, 8012b88 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8012b6c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012b70:	4630      	mov	r0, r6
 8012b72:	f7f8 fdfb 	bl	800b76c <ucdr_serialize_bool>
 8012b76:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012b7a:	4005      	ands	r5, r0
 8012b7c:	b2ed      	uxtb	r5, r5
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d169      	bne.n	8012c56 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8012b82:	4628      	mov	r0, r5
 8012b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b88:	6861      	ldr	r1, [r4, #4]
 8012b8a:	4630      	mov	r0, r6
 8012b8c:	f7f9 f832 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8012b90:	6863      	ldr	r3, [r4, #4]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d06b      	beq.n	8012c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8012b96:	2800      	cmp	r0, #0
 8012b98:	d067      	beq.n	8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012b9a:	68a1      	ldr	r1, [r4, #8]
 8012b9c:	4630      	mov	r0, r6
 8012b9e:	f004 fe49 	bl	8017834 <ucdr_serialize_string>
 8012ba2:	6863      	ldr	r3, [r4, #4]
 8012ba4:	2b01      	cmp	r3, #1
 8012ba6:	d953      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012ba8:	2800      	cmp	r0, #0
 8012baa:	d05e      	beq.n	8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012bac:	68e1      	ldr	r1, [r4, #12]
 8012bae:	4630      	mov	r0, r6
 8012bb0:	f004 fe40 	bl	8017834 <ucdr_serialize_string>
 8012bb4:	6863      	ldr	r3, [r4, #4]
 8012bb6:	2b02      	cmp	r3, #2
 8012bb8:	d94a      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bba:	2800      	cmp	r0, #0
 8012bbc:	d055      	beq.n	8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012bbe:	6921      	ldr	r1, [r4, #16]
 8012bc0:	4630      	mov	r0, r6
 8012bc2:	f004 fe37 	bl	8017834 <ucdr_serialize_string>
 8012bc6:	6863      	ldr	r3, [r4, #4]
 8012bc8:	2b03      	cmp	r3, #3
 8012bca:	d941      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bcc:	2800      	cmp	r0, #0
 8012bce:	d04c      	beq.n	8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012bd0:	6961      	ldr	r1, [r4, #20]
 8012bd2:	4630      	mov	r0, r6
 8012bd4:	f004 fe2e 	bl	8017834 <ucdr_serialize_string>
 8012bd8:	6863      	ldr	r3, [r4, #4]
 8012bda:	2b04      	cmp	r3, #4
 8012bdc:	d938      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bde:	2800      	cmp	r0, #0
 8012be0:	d043      	beq.n	8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012be2:	69a1      	ldr	r1, [r4, #24]
 8012be4:	4630      	mov	r0, r6
 8012be6:	f004 fe25 	bl	8017834 <ucdr_serialize_string>
 8012bea:	6863      	ldr	r3, [r4, #4]
 8012bec:	2b05      	cmp	r3, #5
 8012bee:	d92f      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012bf0:	2800      	cmp	r0, #0
 8012bf2:	d03a      	beq.n	8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012bf4:	69e1      	ldr	r1, [r4, #28]
 8012bf6:	4630      	mov	r0, r6
 8012bf8:	f004 fe1c 	bl	8017834 <ucdr_serialize_string>
 8012bfc:	6863      	ldr	r3, [r4, #4]
 8012bfe:	2b06      	cmp	r3, #6
 8012c00:	d926      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c02:	b390      	cbz	r0, 8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012c04:	6a21      	ldr	r1, [r4, #32]
 8012c06:	4630      	mov	r0, r6
 8012c08:	f004 fe14 	bl	8017834 <ucdr_serialize_string>
 8012c0c:	6863      	ldr	r3, [r4, #4]
 8012c0e:	2b07      	cmp	r3, #7
 8012c10:	d91e      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c12:	b350      	cbz	r0, 8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012c14:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012c16:	4630      	mov	r0, r6
 8012c18:	f004 fe0c 	bl	8017834 <ucdr_serialize_string>
 8012c1c:	6863      	ldr	r3, [r4, #4]
 8012c1e:	2b08      	cmp	r3, #8
 8012c20:	d916      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c22:	b310      	cbz	r0, 8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012c24:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012c26:	4630      	mov	r0, r6
 8012c28:	f004 fe04 	bl	8017834 <ucdr_serialize_string>
 8012c2c:	6863      	ldr	r3, [r4, #4]
 8012c2e:	2b09      	cmp	r3, #9
 8012c30:	d90e      	bls.n	8012c50 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012c32:	b1d0      	cbz	r0, 8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012c34:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8012c38:	2709      	movs	r7, #9
 8012c3a:	e000      	b.n	8012c3e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8012c3c:	b1a8      	cbz	r0, 8012c6a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012c3e:	f858 1b04 	ldr.w	r1, [r8], #4
 8012c42:	4630      	mov	r0, r6
 8012c44:	f004 fdf6 	bl	8017834 <ucdr_serialize_string>
 8012c48:	6862      	ldr	r2, [r4, #4]
 8012c4a:	3701      	adds	r7, #1
 8012c4c:	4297      	cmp	r7, r2
 8012c4e:	d3f5      	bcc.n	8012c3c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8012c50:	4005      	ands	r5, r0
 8012c52:	b2ed      	uxtb	r5, r5
 8012c54:	e78a      	b.n	8012b6c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012c56:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012c58:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012c5c:	4630      	mov	r0, r6
 8012c5e:	f004 fdbd 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 8012c62:	4005      	ands	r5, r0
 8012c64:	4628      	mov	r0, r5
 8012c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c6a:	2500      	movs	r5, #0
 8012c6c:	e77e      	b.n	8012b6c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012c6e:	4028      	ands	r0, r5
 8012c70:	b2c5      	uxtb	r5, r0
 8012c72:	e77b      	b.n	8012b6c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08012c74 <uxr_serialize_OBJK_Subscriber_Binary>:
 8012c74:	b570      	push	{r4, r5, r6, lr}
 8012c76:	460d      	mov	r5, r1
 8012c78:	7809      	ldrb	r1, [r1, #0]
 8012c7a:	4606      	mov	r6, r0
 8012c7c:	f7f8 fd76 	bl	800b76c <ucdr_serialize_bool>
 8012c80:	782b      	ldrb	r3, [r5, #0]
 8012c82:	4604      	mov	r4, r0
 8012c84:	b94b      	cbnz	r3, 8012c9a <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8012c86:	7a29      	ldrb	r1, [r5, #8]
 8012c88:	4630      	mov	r0, r6
 8012c8a:	f7f8 fd6f 	bl	800b76c <ucdr_serialize_bool>
 8012c8e:	7a2b      	ldrb	r3, [r5, #8]
 8012c90:	4004      	ands	r4, r0
 8012c92:	b2e4      	uxtb	r4, r4
 8012c94:	b943      	cbnz	r3, 8012ca8 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8012c96:	4620      	mov	r0, r4
 8012c98:	bd70      	pop	{r4, r5, r6, pc}
 8012c9a:	6869      	ldr	r1, [r5, #4]
 8012c9c:	4630      	mov	r0, r6
 8012c9e:	f004 fdc9 	bl	8017834 <ucdr_serialize_string>
 8012ca2:	4004      	ands	r4, r0
 8012ca4:	b2e4      	uxtb	r4, r4
 8012ca6:	e7ee      	b.n	8012c86 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8012ca8:	f105 010c 	add.w	r1, r5, #12
 8012cac:	4630      	mov	r0, r6
 8012cae:	f7ff ff53 	bl	8012b58 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8012cb2:	4004      	ands	r4, r0
 8012cb4:	4620      	mov	r0, r4
 8012cb6:	bd70      	pop	{r4, r5, r6, pc}

08012cb8 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8012cb8:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8012cbc:	4688      	mov	r8, r1
 8012cbe:	8809      	ldrh	r1, [r1, #0]
 8012cc0:	4681      	mov	r9, r0
 8012cc2:	f7f8 fdad 	bl	800b820 <ucdr_serialize_uint16_t>
 8012cc6:	f898 1002 	ldrb.w	r1, [r8, #2]
 8012cca:	4606      	mov	r6, r0
 8012ccc:	4648      	mov	r0, r9
 8012cce:	f7f8 fd4d 	bl	800b76c <ucdr_serialize_bool>
 8012cd2:	f898 3002 	ldrb.w	r3, [r8, #2]
 8012cd6:	4006      	ands	r6, r0
 8012cd8:	b2f5      	uxtb	r5, r6
 8012cda:	b9eb      	cbnz	r3, 8012d18 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8012cdc:	f898 1006 	ldrb.w	r1, [r8, #6]
 8012ce0:	4648      	mov	r0, r9
 8012ce2:	f7f8 fd43 	bl	800b76c <ucdr_serialize_bool>
 8012ce6:	f898 3006 	ldrb.w	r3, [r8, #6]
 8012cea:	4005      	ands	r5, r0
 8012cec:	bb7b      	cbnz	r3, 8012d4e <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8012cee:	f898 100c 	ldrb.w	r1, [r8, #12]
 8012cf2:	4648      	mov	r0, r9
 8012cf4:	f7f8 fd3a 	bl	800b76c <ucdr_serialize_bool>
 8012cf8:	f898 300c 	ldrb.w	r3, [r8, #12]
 8012cfc:	4005      	ands	r5, r0
 8012cfe:	b9f3      	cbnz	r3, 8012d3e <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8012d00:	f898 1014 	ldrb.w	r1, [r8, #20]
 8012d04:	4648      	mov	r0, r9
 8012d06:	f7f8 fd31 	bl	800b76c <ucdr_serialize_bool>
 8012d0a:	f898 3014 	ldrb.w	r3, [r8, #20]
 8012d0e:	4005      	ands	r5, r0
 8012d10:	b94b      	cbnz	r3, 8012d26 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8012d12:	4628      	mov	r0, r5
 8012d14:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8012d18:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8012d1c:	4648      	mov	r0, r9
 8012d1e:	f7f8 fd7f 	bl	800b820 <ucdr_serialize_uint16_t>
 8012d22:	4005      	ands	r5, r0
 8012d24:	e7da      	b.n	8012cdc <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8012d26:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8012d2a:	f108 011c 	add.w	r1, r8, #28
 8012d2e:	4648      	mov	r0, r9
 8012d30:	f004 fd54 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 8012d34:	4028      	ands	r0, r5
 8012d36:	b2c5      	uxtb	r5, r0
 8012d38:	4628      	mov	r0, r5
 8012d3a:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8012d3e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8012d42:	4648      	mov	r0, r9
 8012d44:	f7f8 ff56 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8012d48:	4028      	ands	r0, r5
 8012d4a:	b2c5      	uxtb	r5, r0
 8012d4c:	e7d8      	b.n	8012d00 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8012d4e:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8012d52:	4648      	mov	r0, r9
 8012d54:	f7f8 ff4e 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8012d58:	4028      	ands	r0, r5
 8012d5a:	b2c5      	uxtb	r5, r0
 8012d5c:	e7c7      	b.n	8012cee <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8012d5e:	bf00      	nop

08012d60 <uxr_serialize_OBJK_DataReader_Binary>:
 8012d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d62:	2202      	movs	r2, #2
 8012d64:	460c      	mov	r4, r1
 8012d66:	4606      	mov	r6, r0
 8012d68:	f004 fc44 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012d6c:	78a1      	ldrb	r1, [r4, #2]
 8012d6e:	4605      	mov	r5, r0
 8012d70:	4630      	mov	r0, r6
 8012d72:	f7f8 fcfb 	bl	800b76c <ucdr_serialize_bool>
 8012d76:	78a3      	ldrb	r3, [r4, #2]
 8012d78:	4005      	ands	r5, r0
 8012d7a:	b2ed      	uxtb	r5, r5
 8012d7c:	b90b      	cbnz	r3, 8012d82 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8012d7e:	4628      	mov	r0, r5
 8012d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d82:	f104 0108 	add.w	r1, r4, #8
 8012d86:	4630      	mov	r0, r6
 8012d88:	f7ff ff96 	bl	8012cb8 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012d8c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012d90:	4607      	mov	r7, r0
 8012d92:	4630      	mov	r0, r6
 8012d94:	f7f8 fcea 	bl	800b76c <ucdr_serialize_bool>
 8012d98:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012d9c:	4038      	ands	r0, r7
 8012d9e:	b2c7      	uxtb	r7, r0
 8012da0:	b95b      	cbnz	r3, 8012dba <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8012da2:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8012da6:	4630      	mov	r0, r6
 8012da8:	f7f8 fce0 	bl	800b76c <ucdr_serialize_bool>
 8012dac:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8012db0:	4007      	ands	r7, r0
 8012db2:	b94b      	cbnz	r3, 8012dc8 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8012db4:	403d      	ands	r5, r7
 8012db6:	4628      	mov	r0, r5
 8012db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dba:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8012dbe:	4630      	mov	r0, r6
 8012dc0:	f7f9 f96e 	bl	800c0a0 <ucdr_serialize_uint64_t>
 8012dc4:	4007      	ands	r7, r0
 8012dc6:	e7ec      	b.n	8012da2 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8012dc8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8012dca:	4630      	mov	r0, r6
 8012dcc:	f004 fd32 	bl	8017834 <ucdr_serialize_string>
 8012dd0:	4007      	ands	r7, r0
 8012dd2:	b2ff      	uxtb	r7, r7
 8012dd4:	e7ee      	b.n	8012db4 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8012dd6:	bf00      	nop

08012dd8 <uxr_serialize_OBJK_DataWriter_Binary>:
 8012dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dda:	2202      	movs	r2, #2
 8012ddc:	460d      	mov	r5, r1
 8012dde:	4606      	mov	r6, r0
 8012de0:	f004 fc08 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8012de4:	78a9      	ldrb	r1, [r5, #2]
 8012de6:	4604      	mov	r4, r0
 8012de8:	4630      	mov	r0, r6
 8012dea:	f7f8 fcbf 	bl	800b76c <ucdr_serialize_bool>
 8012dee:	78ab      	ldrb	r3, [r5, #2]
 8012df0:	4004      	ands	r4, r0
 8012df2:	b2e4      	uxtb	r4, r4
 8012df4:	b90b      	cbnz	r3, 8012dfa <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8012df6:	4620      	mov	r0, r4
 8012df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dfa:	f105 0108 	add.w	r1, r5, #8
 8012dfe:	4630      	mov	r0, r6
 8012e00:	f7ff ff5a 	bl	8012cb8 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012e04:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8012e08:	4607      	mov	r7, r0
 8012e0a:	4630      	mov	r0, r6
 8012e0c:	f7f8 fcae 	bl	800b76c <ucdr_serialize_bool>
 8012e10:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8012e14:	4038      	ands	r0, r7
 8012e16:	b2c7      	uxtb	r7, r0
 8012e18:	b913      	cbnz	r3, 8012e20 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8012e1a:	403c      	ands	r4, r7
 8012e1c:	4620      	mov	r0, r4
 8012e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e20:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8012e24:	4630      	mov	r0, r6
 8012e26:	f7f9 f93b 	bl	800c0a0 <ucdr_serialize_uint64_t>
 8012e2a:	4007      	ands	r7, r0
 8012e2c:	e7f5      	b.n	8012e1a <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8012e2e:	bf00      	nop

08012e30 <uxr_deserialize_ObjectVariant>:
 8012e30:	b570      	push	{r4, r5, r6, lr}
 8012e32:	4605      	mov	r5, r0
 8012e34:	460e      	mov	r6, r1
 8012e36:	f7f8 fcdd 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8012e3a:	b168      	cbz	r0, 8012e58 <uxr_deserialize_ObjectVariant+0x28>
 8012e3c:	7833      	ldrb	r3, [r6, #0]
 8012e3e:	3b01      	subs	r3, #1
 8012e40:	4604      	mov	r4, r0
 8012e42:	2b0d      	cmp	r3, #13
 8012e44:	d809      	bhi.n	8012e5a <uxr_deserialize_ObjectVariant+0x2a>
 8012e46:	e8df f003 	tbb	[pc, r3]
 8012e4a:	0a41      	.short	0x0a41
 8012e4c:	0a0a2323 	.word	0x0a0a2323
 8012e50:	10080a0a 	.word	0x10080a0a
 8012e54:	565c1010 	.word	0x565c1010
 8012e58:	2400      	movs	r4, #0
 8012e5a:	4620      	mov	r0, r4
 8012e5c:	bd70      	pop	{r4, r5, r6, pc}
 8012e5e:	1d31      	adds	r1, r6, #4
 8012e60:	4628      	mov	r0, r5
 8012e62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e66:	f7ff bd55 	b.w	8012914 <uxr_deserialize_DATAWRITER_Representation>
 8012e6a:	1d31      	adds	r1, r6, #4
 8012e6c:	4628      	mov	r0, r5
 8012e6e:	f7f8 fcc1 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8012e72:	2800      	cmp	r0, #0
 8012e74:	d0f0      	beq.n	8012e58 <uxr_deserialize_ObjectVariant+0x28>
 8012e76:	7933      	ldrb	r3, [r6, #4]
 8012e78:	2b01      	cmp	r3, #1
 8012e7a:	d001      	beq.n	8012e80 <uxr_deserialize_ObjectVariant+0x50>
 8012e7c:	2b02      	cmp	r3, #2
 8012e7e:	d1ec      	bne.n	8012e5a <uxr_deserialize_ObjectVariant+0x2a>
 8012e80:	68b1      	ldr	r1, [r6, #8]
 8012e82:	4628      	mov	r0, r5
 8012e84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e8c:	f004 bce2 	b.w	8017854 <ucdr_deserialize_string>
 8012e90:	1d31      	adds	r1, r6, #4
 8012e92:	4628      	mov	r0, r5
 8012e94:	f7f8 fcae 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8012e98:	4604      	mov	r4, r0
 8012e9a:	b170      	cbz	r0, 8012eba <uxr_deserialize_ObjectVariant+0x8a>
 8012e9c:	7933      	ldrb	r3, [r6, #4]
 8012e9e:	2b02      	cmp	r3, #2
 8012ea0:	d04c      	beq.n	8012f3c <uxr_deserialize_ObjectVariant+0x10c>
 8012ea2:	2b03      	cmp	r3, #3
 8012ea4:	d109      	bne.n	8012eba <uxr_deserialize_ObjectVariant+0x8a>
 8012ea6:	f106 0308 	add.w	r3, r6, #8
 8012eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012eae:	f106 010c 	add.w	r1, r6, #12
 8012eb2:	4628      	mov	r0, r5
 8012eb4:	f004 fca4 	bl	8017800 <ucdr_deserialize_sequence_uint8_t>
 8012eb8:	4604      	mov	r4, r0
 8012eba:	2202      	movs	r2, #2
 8012ebc:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012ec0:	4628      	mov	r0, r5
 8012ec2:	f004 fbfb 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8012ec6:	4020      	ands	r0, r4
 8012ec8:	b2c4      	uxtb	r4, r0
 8012eca:	e7c6      	b.n	8012e5a <uxr_deserialize_ObjectVariant+0x2a>
 8012ecc:	1d31      	adds	r1, r6, #4
 8012ece:	4628      	mov	r0, r5
 8012ed0:	f7f8 fc90 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8012ed4:	4604      	mov	r4, r0
 8012ed6:	b130      	cbz	r0, 8012ee6 <uxr_deserialize_ObjectVariant+0xb6>
 8012ed8:	7933      	ldrb	r3, [r6, #4]
 8012eda:	2b02      	cmp	r3, #2
 8012edc:	d036      	beq.n	8012f4c <uxr_deserialize_ObjectVariant+0x11c>
 8012ede:	2b03      	cmp	r3, #3
 8012ee0:	d03c      	beq.n	8012f5c <uxr_deserialize_ObjectVariant+0x12c>
 8012ee2:	2b01      	cmp	r3, #1
 8012ee4:	d032      	beq.n	8012f4c <uxr_deserialize_ObjectVariant+0x11c>
 8012ee6:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012eea:	4628      	mov	r0, r5
 8012eec:	f7f9 fa28 	bl	800c340 <ucdr_deserialize_int16_t>
 8012ef0:	4020      	ands	r0, r4
 8012ef2:	b2c4      	uxtb	r4, r0
 8012ef4:	e7b1      	b.n	8012e5a <uxr_deserialize_ObjectVariant+0x2a>
 8012ef6:	1d31      	adds	r1, r6, #4
 8012ef8:	4628      	mov	r0, r5
 8012efa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012efe:	f7ff bbbf 	b.w	8012680 <uxr_deserialize_CLIENT_Representation>
 8012f02:	2204      	movs	r2, #4
 8012f04:	18b1      	adds	r1, r6, r2
 8012f06:	4628      	mov	r0, r5
 8012f08:	f004 fbd8 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8012f0c:	2202      	movs	r2, #2
 8012f0e:	f106 0108 	add.w	r1, r6, #8
 8012f12:	4604      	mov	r4, r0
 8012f14:	4628      	mov	r0, r5
 8012f16:	f004 fbd1 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8012f1a:	2202      	movs	r2, #2
 8012f1c:	4004      	ands	r4, r0
 8012f1e:	f106 010a 	add.w	r1, r6, #10
 8012f22:	4628      	mov	r0, r5
 8012f24:	f004 fbca 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8012f28:	b2e4      	uxtb	r4, r4
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	f106 010c 	add.w	r1, r6, #12
 8012f30:	4628      	mov	r0, r5
 8012f32:	401c      	ands	r4, r3
 8012f34:	f7f8 fc30 	bl	800b798 <ucdr_deserialize_bool>
 8012f38:	4004      	ands	r4, r0
 8012f3a:	e78e      	b.n	8012e5a <uxr_deserialize_ObjectVariant+0x2a>
 8012f3c:	68b1      	ldr	r1, [r6, #8]
 8012f3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f42:	4628      	mov	r0, r5
 8012f44:	f004 fc86 	bl	8017854 <ucdr_deserialize_string>
 8012f48:	4604      	mov	r4, r0
 8012f4a:	e7b6      	b.n	8012eba <uxr_deserialize_ObjectVariant+0x8a>
 8012f4c:	68b1      	ldr	r1, [r6, #8]
 8012f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f52:	4628      	mov	r0, r5
 8012f54:	f004 fc7e 	bl	8017854 <ucdr_deserialize_string>
 8012f58:	4604      	mov	r4, r0
 8012f5a:	e7c4      	b.n	8012ee6 <uxr_deserialize_ObjectVariant+0xb6>
 8012f5c:	f106 0308 	add.w	r3, r6, #8
 8012f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f64:	f106 010c 	add.w	r1, r6, #12
 8012f68:	4628      	mov	r0, r5
 8012f6a:	f004 fc49 	bl	8017800 <ucdr_deserialize_sequence_uint8_t>
 8012f6e:	4604      	mov	r4, r0
 8012f70:	e7b9      	b.n	8012ee6 <uxr_deserialize_ObjectVariant+0xb6>
 8012f72:	bf00      	nop

08012f74 <uxr_deserialize_BaseObjectRequest>:
 8012f74:	b570      	push	{r4, r5, r6, lr}
 8012f76:	2202      	movs	r2, #2
 8012f78:	4605      	mov	r5, r0
 8012f7a:	460e      	mov	r6, r1
 8012f7c:	f004 fb9e 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8012f80:	2202      	movs	r2, #2
 8012f82:	4604      	mov	r4, r0
 8012f84:	18b1      	adds	r1, r6, r2
 8012f86:	4628      	mov	r0, r5
 8012f88:	f004 fb98 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8012f8c:	4020      	ands	r0, r4
 8012f8e:	b2c0      	uxtb	r0, r0
 8012f90:	bd70      	pop	{r4, r5, r6, pc}
 8012f92:	bf00      	nop

08012f94 <uxr_serialize_ActivityInfoVariant>:
 8012f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f98:	460d      	mov	r5, r1
 8012f9a:	7809      	ldrb	r1, [r1, #0]
 8012f9c:	4607      	mov	r7, r0
 8012f9e:	f7f8 fc13 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8012fa2:	4681      	mov	r9, r0
 8012fa4:	b138      	cbz	r0, 8012fb6 <uxr_serialize_ActivityInfoVariant+0x22>
 8012fa6:	782b      	ldrb	r3, [r5, #0]
 8012fa8:	2b06      	cmp	r3, #6
 8012faa:	f000 8082 	beq.w	80130b2 <uxr_serialize_ActivityInfoVariant+0x11e>
 8012fae:	2b0d      	cmp	r3, #13
 8012fb0:	d016      	beq.n	8012fe0 <uxr_serialize_ActivityInfoVariant+0x4c>
 8012fb2:	2b05      	cmp	r3, #5
 8012fb4:	d002      	beq.n	8012fbc <uxr_serialize_ActivityInfoVariant+0x28>
 8012fb6:	4648      	mov	r0, r9
 8012fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fbc:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8012fc0:	4638      	mov	r0, r7
 8012fc2:	f7f9 f93d 	bl	800c240 <ucdr_serialize_int16_t>
 8012fc6:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8012fca:	4681      	mov	r9, r0
 8012fcc:	4638      	mov	r0, r7
 8012fce:	f7f9 f867 	bl	800c0a0 <ucdr_serialize_uint64_t>
 8012fd2:	ea09 0000 	and.w	r0, r9, r0
 8012fd6:	fa5f f980 	uxtb.w	r9, r0
 8012fda:	4648      	mov	r0, r9
 8012fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fe0:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8012fe4:	4638      	mov	r0, r7
 8012fe6:	f7f9 f92b 	bl	800c240 <ucdr_serialize_int16_t>
 8012fea:	68e9      	ldr	r1, [r5, #12]
 8012fec:	4681      	mov	r9, r0
 8012fee:	4638      	mov	r0, r7
 8012ff0:	f7f8 fe00 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8012ff4:	68eb      	ldr	r3, [r5, #12]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d0eb      	beq.n	8012fd2 <uxr_serialize_ActivityInfoVariant+0x3e>
 8012ffa:	b320      	cbz	r0, 8013046 <uxr_serialize_ActivityInfoVariant+0xb2>
 8012ffc:	f105 080c 	add.w	r8, r5, #12
 8013000:	2600      	movs	r6, #0
 8013002:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8013006:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 801300a:	f89a 1010 	ldrb.w	r1, [sl, #16]
 801300e:	4638      	mov	r0, r7
 8013010:	f7f8 fbda 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8013014:	2800      	cmp	r0, #0
 8013016:	d053      	beq.n	80130c0 <uxr_serialize_ActivityInfoVariant+0x12c>
 8013018:	f89a 3010 	ldrb.w	r3, [sl, #16]
 801301c:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013020:	0074      	lsls	r4, r6, #1
 8013022:	00c9      	lsls	r1, r1, #3
 8013024:	2b03      	cmp	r3, #3
 8013026:	d854      	bhi.n	80130d2 <uxr_serialize_ActivityInfoVariant+0x13e>
 8013028:	e8df f003 	tbb	[pc, r3]
 801302c:	02102132 	.word	0x02102132
 8013030:	4441      	add	r1, r8
 8013032:	4638      	mov	r0, r7
 8013034:	6889      	ldr	r1, [r1, #8]
 8013036:	f004 fbfd 	bl	8017834 <ucdr_serialize_string>
 801303a:	68ea      	ldr	r2, [r5, #12]
 801303c:	3601      	adds	r6, #1
 801303e:	4296      	cmp	r6, r2
 8013040:	d242      	bcs.n	80130c8 <uxr_serialize_ActivityInfoVariant+0x134>
 8013042:	2800      	cmp	r0, #0
 8013044:	d1dd      	bne.n	8013002 <uxr_serialize_ActivityInfoVariant+0x6e>
 8013046:	f04f 0900 	mov.w	r9, #0
 801304a:	e7b4      	b.n	8012fb6 <uxr_serialize_ActivityInfoVariant+0x22>
 801304c:	3108      	adds	r1, #8
 801304e:	4441      	add	r1, r8
 8013050:	2210      	movs	r2, #16
 8013052:	4638      	mov	r0, r7
 8013054:	f004 face 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8013058:	4434      	add	r4, r6
 801305a:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 801305e:	4604      	mov	r4, r0
 8013060:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8013062:	4638      	mov	r0, r7
 8013064:	f7f8 fdc6 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8013068:	4020      	ands	r0, r4
 801306a:	b2c0      	uxtb	r0, r0
 801306c:	e7e5      	b.n	801303a <uxr_serialize_ActivityInfoVariant+0xa6>
 801306e:	3108      	adds	r1, #8
 8013070:	4441      	add	r1, r8
 8013072:	2204      	movs	r2, #4
 8013074:	4638      	mov	r0, r7
 8013076:	f004 fabd 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 801307a:	4434      	add	r4, r6
 801307c:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013080:	4604      	mov	r4, r0
 8013082:	8b19      	ldrh	r1, [r3, #24]
 8013084:	4638      	mov	r0, r7
 8013086:	f7f8 fbcb 	bl	800b820 <ucdr_serialize_uint16_t>
 801308a:	4020      	ands	r0, r4
 801308c:	b2c0      	uxtb	r0, r0
 801308e:	e7d4      	b.n	801303a <uxr_serialize_ActivityInfoVariant+0xa6>
 8013090:	3108      	adds	r1, #8
 8013092:	4441      	add	r1, r8
 8013094:	2202      	movs	r2, #2
 8013096:	4638      	mov	r0, r7
 8013098:	f004 faac 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 801309c:	4434      	add	r4, r6
 801309e:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80130a2:	4604      	mov	r4, r0
 80130a4:	7d99      	ldrb	r1, [r3, #22]
 80130a6:	4638      	mov	r0, r7
 80130a8:	f7f8 fb8e 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80130ac:	4020      	ands	r0, r4
 80130ae:	b2c0      	uxtb	r0, r0
 80130b0:	e7c3      	b.n	801303a <uxr_serialize_ActivityInfoVariant+0xa6>
 80130b2:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80130b6:	4638      	mov	r0, r7
 80130b8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130bc:	f7f9 b8c0 	b.w	800c240 <ucdr_serialize_int16_t>
 80130c0:	68ea      	ldr	r2, [r5, #12]
 80130c2:	3601      	adds	r6, #1
 80130c4:	42b2      	cmp	r2, r6
 80130c6:	d8be      	bhi.n	8013046 <uxr_serialize_ActivityInfoVariant+0xb2>
 80130c8:	ea09 0900 	and.w	r9, r9, r0
 80130cc:	fa5f f989 	uxtb.w	r9, r9
 80130d0:	e771      	b.n	8012fb6 <uxr_serialize_ActivityInfoVariant+0x22>
 80130d2:	68eb      	ldr	r3, [r5, #12]
 80130d4:	3601      	adds	r6, #1
 80130d6:	429e      	cmp	r6, r3
 80130d8:	f10a 0a18 	add.w	sl, sl, #24
 80130dc:	d395      	bcc.n	801300a <uxr_serialize_ActivityInfoVariant+0x76>
 80130de:	e76a      	b.n	8012fb6 <uxr_serialize_ActivityInfoVariant+0x22>

080130e0 <uxr_deserialize_BaseObjectReply>:
 80130e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130e4:	2202      	movs	r2, #2
 80130e6:	4606      	mov	r6, r0
 80130e8:	460f      	mov	r7, r1
 80130ea:	f004 fae7 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80130ee:	2202      	movs	r2, #2
 80130f0:	18b9      	adds	r1, r7, r2
 80130f2:	4605      	mov	r5, r0
 80130f4:	4630      	mov	r0, r6
 80130f6:	f004 fae1 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80130fa:	1d39      	adds	r1, r7, #4
 80130fc:	4680      	mov	r8, r0
 80130fe:	4630      	mov	r0, r6
 8013100:	f7f8 fb78 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8013104:	1d79      	adds	r1, r7, #5
 8013106:	4604      	mov	r4, r0
 8013108:	4630      	mov	r0, r6
 801310a:	f7f8 fb73 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 801310e:	ea05 0508 	and.w	r5, r5, r8
 8013112:	402c      	ands	r4, r5
 8013114:	4020      	ands	r0, r4
 8013116:	b2c0      	uxtb	r0, r0
 8013118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801311c <uxr_serialize_ReadSpecification>:
 801311c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013120:	460e      	mov	r6, r1
 8013122:	7809      	ldrb	r1, [r1, #0]
 8013124:	4607      	mov	r7, r0
 8013126:	f7f8 fb4f 	bl	800b7c8 <ucdr_serialize_uint8_t>
 801312a:	7871      	ldrb	r1, [r6, #1]
 801312c:	4604      	mov	r4, r0
 801312e:	4638      	mov	r0, r7
 8013130:	f7f8 fb4a 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8013134:	78b1      	ldrb	r1, [r6, #2]
 8013136:	4004      	ands	r4, r0
 8013138:	4638      	mov	r0, r7
 801313a:	f7f8 fb17 	bl	800b76c <ucdr_serialize_bool>
 801313e:	78b3      	ldrb	r3, [r6, #2]
 8013140:	b2e4      	uxtb	r4, r4
 8013142:	4004      	ands	r4, r0
 8013144:	b94b      	cbnz	r3, 801315a <uxr_serialize_ReadSpecification+0x3e>
 8013146:	7a31      	ldrb	r1, [r6, #8]
 8013148:	4638      	mov	r0, r7
 801314a:	f7f8 fb0f 	bl	800b76c <ucdr_serialize_bool>
 801314e:	7a33      	ldrb	r3, [r6, #8]
 8013150:	4004      	ands	r4, r0
 8013152:	b943      	cbnz	r3, 8013166 <uxr_serialize_ReadSpecification+0x4a>
 8013154:	4620      	mov	r0, r4
 8013156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801315a:	6871      	ldr	r1, [r6, #4]
 801315c:	4638      	mov	r0, r7
 801315e:	f004 fb69 	bl	8017834 <ucdr_serialize_string>
 8013162:	4004      	ands	r4, r0
 8013164:	e7ef      	b.n	8013146 <uxr_serialize_ReadSpecification+0x2a>
 8013166:	8971      	ldrh	r1, [r6, #10]
 8013168:	4638      	mov	r0, r7
 801316a:	f7f8 fb59 	bl	800b820 <ucdr_serialize_uint16_t>
 801316e:	89b1      	ldrh	r1, [r6, #12]
 8013170:	4605      	mov	r5, r0
 8013172:	4638      	mov	r0, r7
 8013174:	f7f8 fb54 	bl	800b820 <ucdr_serialize_uint16_t>
 8013178:	89f1      	ldrh	r1, [r6, #14]
 801317a:	4005      	ands	r5, r0
 801317c:	4638      	mov	r0, r7
 801317e:	f7f8 fb4f 	bl	800b820 <ucdr_serialize_uint16_t>
 8013182:	8a31      	ldrh	r1, [r6, #16]
 8013184:	4680      	mov	r8, r0
 8013186:	4638      	mov	r0, r7
 8013188:	f7f8 fb4a 	bl	800b820 <ucdr_serialize_uint16_t>
 801318c:	b2ed      	uxtb	r5, r5
 801318e:	4025      	ands	r5, r4
 8013190:	ea08 0505 	and.w	r5, r8, r5
 8013194:	ea00 0405 	and.w	r4, r0, r5
 8013198:	4620      	mov	r0, r4
 801319a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801319e:	bf00      	nop

080131a0 <uxr_serialize_CREATE_CLIENT_Payload>:
 80131a0:	f7ff ba16 	b.w	80125d0 <uxr_serialize_CLIENT_Representation>

080131a4 <uxr_serialize_CREATE_Payload>:
 80131a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131a6:	2202      	movs	r2, #2
 80131a8:	4607      	mov	r7, r0
 80131aa:	460e      	mov	r6, r1
 80131ac:	f004 fa22 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80131b0:	2202      	movs	r2, #2
 80131b2:	18b1      	adds	r1, r6, r2
 80131b4:	4605      	mov	r5, r0
 80131b6:	4638      	mov	r0, r7
 80131b8:	f004 fa1c 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80131bc:	7931      	ldrb	r1, [r6, #4]
 80131be:	4604      	mov	r4, r0
 80131c0:	4638      	mov	r0, r7
 80131c2:	f7f8 fb01 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80131c6:	b170      	cbz	r0, 80131e6 <uxr_serialize_CREATE_Payload+0x42>
 80131c8:	7933      	ldrb	r3, [r6, #4]
 80131ca:	402c      	ands	r4, r5
 80131cc:	3b01      	subs	r3, #1
 80131ce:	b2e4      	uxtb	r4, r4
 80131d0:	2b0d      	cmp	r3, #13
 80131d2:	d809      	bhi.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 80131d4:	e8df f003 	tbb	[pc, r3]
 80131d8:	23230a4c 	.word	0x23230a4c
 80131dc:	0a0a0a0a 	.word	0x0a0a0a0a
 80131e0:	12121208 	.word	0x12121208
 80131e4:	3e45      	.short	0x3e45
 80131e6:	2400      	movs	r4, #0
 80131e8:	4620      	mov	r0, r4
 80131ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131ec:	f106 0108 	add.w	r1, r6, #8
 80131f0:	4638      	mov	r0, r7
 80131f2:	f7ff faf3 	bl	80127dc <uxr_serialize_DATAWRITER_Representation>
 80131f6:	4004      	ands	r4, r0
 80131f8:	4620      	mov	r0, r4
 80131fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131fc:	7a31      	ldrb	r1, [r6, #8]
 80131fe:	4638      	mov	r0, r7
 8013200:	f7f8 fae2 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8013204:	2800      	cmp	r0, #0
 8013206:	d0ee      	beq.n	80131e6 <uxr_serialize_CREATE_Payload+0x42>
 8013208:	7a33      	ldrb	r3, [r6, #8]
 801320a:	2b01      	cmp	r3, #1
 801320c:	d001      	beq.n	8013212 <uxr_serialize_CREATE_Payload+0x6e>
 801320e:	2b02      	cmp	r3, #2
 8013210:	d1ea      	bne.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 8013212:	68f1      	ldr	r1, [r6, #12]
 8013214:	4638      	mov	r0, r7
 8013216:	f004 fb0d 	bl	8017834 <ucdr_serialize_string>
 801321a:	4004      	ands	r4, r0
 801321c:	e7e4      	b.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 801321e:	7a31      	ldrb	r1, [r6, #8]
 8013220:	4638      	mov	r0, r7
 8013222:	f7f8 fad1 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8013226:	4605      	mov	r5, r0
 8013228:	b158      	cbz	r0, 8013242 <uxr_serialize_CREATE_Payload+0x9e>
 801322a:	7a33      	ldrb	r3, [r6, #8]
 801322c:	2b02      	cmp	r3, #2
 801322e:	d034      	beq.n	801329a <uxr_serialize_CREATE_Payload+0xf6>
 8013230:	2b03      	cmp	r3, #3
 8013232:	d106      	bne.n	8013242 <uxr_serialize_CREATE_Payload+0x9e>
 8013234:	68f2      	ldr	r2, [r6, #12]
 8013236:	f106 0110 	add.w	r1, r6, #16
 801323a:	4638      	mov	r0, r7
 801323c:	f004 face 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 8013240:	4605      	mov	r5, r0
 8013242:	2202      	movs	r2, #2
 8013244:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8013248:	4638      	mov	r0, r7
 801324a:	f004 f9d3 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 801324e:	4028      	ands	r0, r5
 8013250:	4004      	ands	r4, r0
 8013252:	e7c9      	b.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 8013254:	f106 0108 	add.w	r1, r6, #8
 8013258:	4638      	mov	r0, r7
 801325a:	f7ff f9b9 	bl	80125d0 <uxr_serialize_CLIENT_Representation>
 801325e:	4004      	ands	r4, r0
 8013260:	e7c2      	b.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 8013262:	f106 0108 	add.w	r1, r6, #8
 8013266:	4638      	mov	r0, r7
 8013268:	f7ff fa6e 	bl	8012748 <uxr_serialize_AGENT_Representation>
 801326c:	4004      	ands	r4, r0
 801326e:	e7bb      	b.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 8013270:	7a31      	ldrb	r1, [r6, #8]
 8013272:	4638      	mov	r0, r7
 8013274:	f7f8 faa8 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8013278:	4605      	mov	r5, r0
 801327a:	b130      	cbz	r0, 801328a <uxr_serialize_CREATE_Payload+0xe6>
 801327c:	7a33      	ldrb	r3, [r6, #8]
 801327e:	2b02      	cmp	r3, #2
 8013280:	d011      	beq.n	80132a6 <uxr_serialize_CREATE_Payload+0x102>
 8013282:	2b03      	cmp	r3, #3
 8013284:	d015      	beq.n	80132b2 <uxr_serialize_CREATE_Payload+0x10e>
 8013286:	2b01      	cmp	r3, #1
 8013288:	d00d      	beq.n	80132a6 <uxr_serialize_CREATE_Payload+0x102>
 801328a:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 801328e:	4638      	mov	r0, r7
 8013290:	f7f8 ffd6 	bl	800c240 <ucdr_serialize_int16_t>
 8013294:	4028      	ands	r0, r5
 8013296:	4004      	ands	r4, r0
 8013298:	e7a6      	b.n	80131e8 <uxr_serialize_CREATE_Payload+0x44>
 801329a:	68f1      	ldr	r1, [r6, #12]
 801329c:	4638      	mov	r0, r7
 801329e:	f004 fac9 	bl	8017834 <ucdr_serialize_string>
 80132a2:	4605      	mov	r5, r0
 80132a4:	e7cd      	b.n	8013242 <uxr_serialize_CREATE_Payload+0x9e>
 80132a6:	68f1      	ldr	r1, [r6, #12]
 80132a8:	4638      	mov	r0, r7
 80132aa:	f004 fac3 	bl	8017834 <ucdr_serialize_string>
 80132ae:	4605      	mov	r5, r0
 80132b0:	e7eb      	b.n	801328a <uxr_serialize_CREATE_Payload+0xe6>
 80132b2:	68f2      	ldr	r2, [r6, #12]
 80132b4:	f106 0110 	add.w	r1, r6, #16
 80132b8:	4638      	mov	r0, r7
 80132ba:	f004 fa8f 	bl	80177dc <ucdr_serialize_sequence_uint8_t>
 80132be:	4605      	mov	r5, r0
 80132c0:	e7e3      	b.n	801328a <uxr_serialize_CREATE_Payload+0xe6>
 80132c2:	bf00      	nop

080132c4 <uxr_serialize_GET_INFO_Payload>:
 80132c4:	b570      	push	{r4, r5, r6, lr}
 80132c6:	2202      	movs	r2, #2
 80132c8:	4605      	mov	r5, r0
 80132ca:	460e      	mov	r6, r1
 80132cc:	f004 f992 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80132d0:	2202      	movs	r2, #2
 80132d2:	18b1      	adds	r1, r6, r2
 80132d4:	4604      	mov	r4, r0
 80132d6:	4628      	mov	r0, r5
 80132d8:	f004 f98c 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80132dc:	6871      	ldr	r1, [r6, #4]
 80132de:	4004      	ands	r4, r0
 80132e0:	4628      	mov	r0, r5
 80132e2:	f7f8 fc87 	bl	800bbf4 <ucdr_serialize_uint32_t>
 80132e6:	b2e4      	uxtb	r4, r4
 80132e8:	4020      	ands	r0, r4
 80132ea:	bd70      	pop	{r4, r5, r6, pc}

080132ec <uxr_deserialize_GET_INFO_Payload>:
 80132ec:	b570      	push	{r4, r5, r6, lr}
 80132ee:	2202      	movs	r2, #2
 80132f0:	4605      	mov	r5, r0
 80132f2:	460e      	mov	r6, r1
 80132f4:	f004 f9e2 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80132f8:	2202      	movs	r2, #2
 80132fa:	18b1      	adds	r1, r6, r2
 80132fc:	4604      	mov	r4, r0
 80132fe:	4628      	mov	r0, r5
 8013300:	f004 f9dc 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8013304:	1d31      	adds	r1, r6, #4
 8013306:	4004      	ands	r4, r0
 8013308:	4628      	mov	r0, r5
 801330a:	f7f8 fda3 	bl	800be54 <ucdr_deserialize_uint32_t>
 801330e:	b2e4      	uxtb	r4, r4
 8013310:	4020      	ands	r0, r4
 8013312:	bd70      	pop	{r4, r5, r6, pc}

08013314 <uxr_serialize_DELETE_Payload>:
 8013314:	b570      	push	{r4, r5, r6, lr}
 8013316:	2202      	movs	r2, #2
 8013318:	4605      	mov	r5, r0
 801331a:	460e      	mov	r6, r1
 801331c:	f004 f96a 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8013320:	2202      	movs	r2, #2
 8013322:	4604      	mov	r4, r0
 8013324:	18b1      	adds	r1, r6, r2
 8013326:	4628      	mov	r0, r5
 8013328:	f004 f964 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 801332c:	4020      	ands	r0, r4
 801332e:	b2c0      	uxtb	r0, r0
 8013330:	bd70      	pop	{r4, r5, r6, pc}
 8013332:	bf00      	nop

08013334 <uxr_deserialize_STATUS_AGENT_Payload>:
 8013334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013338:	4605      	mov	r5, r0
 801333a:	460e      	mov	r6, r1
 801333c:	f7f8 fa5a 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8013340:	1c71      	adds	r1, r6, #1
 8013342:	4604      	mov	r4, r0
 8013344:	4628      	mov	r0, r5
 8013346:	f7f8 fa55 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 801334a:	2204      	movs	r2, #4
 801334c:	18b1      	adds	r1, r6, r2
 801334e:	4680      	mov	r8, r0
 8013350:	4628      	mov	r0, r5
 8013352:	f004 f9b3 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8013356:	f106 0108 	add.w	r1, r6, #8
 801335a:	4607      	mov	r7, r0
 801335c:	2202      	movs	r2, #2
 801335e:	4628      	mov	r0, r5
 8013360:	f004 f9ac 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8013364:	ea04 0308 	and.w	r3, r4, r8
 8013368:	b2db      	uxtb	r3, r3
 801336a:	ea03 0407 	and.w	r4, r3, r7
 801336e:	2202      	movs	r2, #2
 8013370:	4607      	mov	r7, r0
 8013372:	f106 010a 	add.w	r1, r6, #10
 8013376:	4628      	mov	r0, r5
 8013378:	f004 f9a0 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 801337c:	f106 010c 	add.w	r1, r6, #12
 8013380:	4603      	mov	r3, r0
 8013382:	4628      	mov	r0, r5
 8013384:	461d      	mov	r5, r3
 8013386:	f7f8 fa07 	bl	800b798 <ucdr_deserialize_bool>
 801338a:	403c      	ands	r4, r7
 801338c:	4025      	ands	r5, r4
 801338e:	4028      	ands	r0, r5
 8013390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013394 <uxr_deserialize_STATUS_Payload>:
 8013394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013398:	2202      	movs	r2, #2
 801339a:	4606      	mov	r6, r0
 801339c:	460f      	mov	r7, r1
 801339e:	f004 f98d 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80133a2:	2202      	movs	r2, #2
 80133a4:	18b9      	adds	r1, r7, r2
 80133a6:	4605      	mov	r5, r0
 80133a8:	4630      	mov	r0, r6
 80133aa:	f004 f987 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80133ae:	1d39      	adds	r1, r7, #4
 80133b0:	4680      	mov	r8, r0
 80133b2:	4630      	mov	r0, r6
 80133b4:	f7f8 fa1e 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80133b8:	1d79      	adds	r1, r7, #5
 80133ba:	4604      	mov	r4, r0
 80133bc:	4630      	mov	r0, r6
 80133be:	f7f8 fa19 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80133c2:	ea05 0508 	and.w	r5, r5, r8
 80133c6:	402c      	ands	r4, r5
 80133c8:	4020      	ands	r0, r4
 80133ca:	b2c0      	uxtb	r0, r0
 80133cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080133d0 <uxr_serialize_INFO_Payload>:
 80133d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133d4:	2202      	movs	r2, #2
 80133d6:	460c      	mov	r4, r1
 80133d8:	4605      	mov	r5, r0
 80133da:	f004 f90b 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80133de:	2202      	movs	r2, #2
 80133e0:	18a1      	adds	r1, r4, r2
 80133e2:	4680      	mov	r8, r0
 80133e4:	4628      	mov	r0, r5
 80133e6:	f004 f905 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80133ea:	7921      	ldrb	r1, [r4, #4]
 80133ec:	4607      	mov	r7, r0
 80133ee:	4628      	mov	r0, r5
 80133f0:	f7f8 f9ea 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80133f4:	7961      	ldrb	r1, [r4, #5]
 80133f6:	4606      	mov	r6, r0
 80133f8:	4628      	mov	r0, r5
 80133fa:	f7f8 f9e5 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80133fe:	ea08 0807 	and.w	r8, r8, r7
 8013402:	ea06 0608 	and.w	r6, r6, r8
 8013406:	4006      	ands	r6, r0
 8013408:	7a21      	ldrb	r1, [r4, #8]
 801340a:	4628      	mov	r0, r5
 801340c:	f7f8 f9ae 	bl	800b76c <ucdr_serialize_bool>
 8013410:	7a23      	ldrb	r3, [r4, #8]
 8013412:	b2f7      	uxtb	r7, r6
 8013414:	4606      	mov	r6, r0
 8013416:	b96b      	cbnz	r3, 8013434 <uxr_serialize_INFO_Payload+0x64>
 8013418:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 801341c:	4628      	mov	r0, r5
 801341e:	f7f8 f9a5 	bl	800b76c <ucdr_serialize_bool>
 8013422:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013426:	4030      	ands	r0, r6
 8013428:	b2c6      	uxtb	r6, r0
 801342a:	b983      	cbnz	r3, 801344e <uxr_serialize_INFO_Payload+0x7e>
 801342c:	ea06 0007 	and.w	r0, r6, r7
 8013430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013434:	7b21      	ldrb	r1, [r4, #12]
 8013436:	4628      	mov	r0, r5
 8013438:	f7f8 f9c6 	bl	800b7c8 <ucdr_serialize_uint8_t>
 801343c:	b188      	cbz	r0, 8013462 <uxr_serialize_INFO_Payload+0x92>
 801343e:	f104 010c 	add.w	r1, r4, #12
 8013442:	4628      	mov	r0, r5
 8013444:	f7ff f9f2 	bl	801282c <uxr_serialize_ObjectVariant.part.0>
 8013448:	4030      	ands	r0, r6
 801344a:	b2c6      	uxtb	r6, r0
 801344c:	e7e4      	b.n	8013418 <uxr_serialize_INFO_Payload+0x48>
 801344e:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013452:	4628      	mov	r0, r5
 8013454:	f7ff fd9e 	bl	8012f94 <uxr_serialize_ActivityInfoVariant>
 8013458:	4006      	ands	r6, r0
 801345a:	ea06 0007 	and.w	r0, r6, r7
 801345e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013462:	4606      	mov	r6, r0
 8013464:	e7d8      	b.n	8013418 <uxr_serialize_INFO_Payload+0x48>
 8013466:	bf00      	nop

08013468 <uxr_serialize_READ_DATA_Payload>:
 8013468:	b570      	push	{r4, r5, r6, lr}
 801346a:	2202      	movs	r2, #2
 801346c:	4605      	mov	r5, r0
 801346e:	460e      	mov	r6, r1
 8013470:	f004 f8c0 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8013474:	2202      	movs	r2, #2
 8013476:	18b1      	adds	r1, r6, r2
 8013478:	4604      	mov	r4, r0
 801347a:	4628      	mov	r0, r5
 801347c:	f004 f8ba 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 8013480:	1d31      	adds	r1, r6, #4
 8013482:	4004      	ands	r4, r0
 8013484:	4628      	mov	r0, r5
 8013486:	f7ff fe49 	bl	801311c <uxr_serialize_ReadSpecification>
 801348a:	b2e4      	uxtb	r4, r4
 801348c:	4020      	ands	r0, r4
 801348e:	bd70      	pop	{r4, r5, r6, pc}

08013490 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013490:	b570      	push	{r4, r5, r6, lr}
 8013492:	2202      	movs	r2, #2
 8013494:	4605      	mov	r5, r0
 8013496:	460e      	mov	r6, r1
 8013498:	f004 f8ac 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 801349c:	2202      	movs	r2, #2
 801349e:	4604      	mov	r4, r0
 80134a0:	18b1      	adds	r1, r6, r2
 80134a2:	4628      	mov	r0, r5
 80134a4:	f004 f8a6 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80134a8:	4020      	ands	r0, r4
 80134aa:	b2c0      	uxtb	r0, r0
 80134ac:	bd70      	pop	{r4, r5, r6, pc}
 80134ae:	bf00      	nop

080134b0 <uxr_serialize_ACKNACK_Payload>:
 80134b0:	b570      	push	{r4, r5, r6, lr}
 80134b2:	460c      	mov	r4, r1
 80134b4:	460e      	mov	r6, r1
 80134b6:	f834 1b02 	ldrh.w	r1, [r4], #2
 80134ba:	4605      	mov	r5, r0
 80134bc:	f7f8 f9b0 	bl	800b820 <ucdr_serialize_uint16_t>
 80134c0:	2202      	movs	r2, #2
 80134c2:	4621      	mov	r1, r4
 80134c4:	4604      	mov	r4, r0
 80134c6:	4628      	mov	r0, r5
 80134c8:	f004 f894 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80134cc:	7931      	ldrb	r1, [r6, #4]
 80134ce:	4004      	ands	r4, r0
 80134d0:	4628      	mov	r0, r5
 80134d2:	f7f8 f979 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80134d6:	b2e4      	uxtb	r4, r4
 80134d8:	4020      	ands	r0, r4
 80134da:	bd70      	pop	{r4, r5, r6, pc}

080134dc <uxr_deserialize_ACKNACK_Payload>:
 80134dc:	b570      	push	{r4, r5, r6, lr}
 80134de:	4605      	mov	r5, r0
 80134e0:	460e      	mov	r6, r1
 80134e2:	f7f8 fa9d 	bl	800ba20 <ucdr_deserialize_uint16_t>
 80134e6:	2202      	movs	r2, #2
 80134e8:	18b1      	adds	r1, r6, r2
 80134ea:	4604      	mov	r4, r0
 80134ec:	4628      	mov	r0, r5
 80134ee:	f004 f8e5 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 80134f2:	1d31      	adds	r1, r6, #4
 80134f4:	4004      	ands	r4, r0
 80134f6:	4628      	mov	r0, r5
 80134f8:	f7f8 f97c 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 80134fc:	b2e4      	uxtb	r4, r4
 80134fe:	4020      	ands	r0, r4
 8013500:	bd70      	pop	{r4, r5, r6, pc}
 8013502:	bf00      	nop

08013504 <uxr_serialize_HEARTBEAT_Payload>:
 8013504:	b570      	push	{r4, r5, r6, lr}
 8013506:	460d      	mov	r5, r1
 8013508:	8809      	ldrh	r1, [r1, #0]
 801350a:	4606      	mov	r6, r0
 801350c:	f7f8 f988 	bl	800b820 <ucdr_serialize_uint16_t>
 8013510:	8869      	ldrh	r1, [r5, #2]
 8013512:	4604      	mov	r4, r0
 8013514:	4630      	mov	r0, r6
 8013516:	f7f8 f983 	bl	800b820 <ucdr_serialize_uint16_t>
 801351a:	7929      	ldrb	r1, [r5, #4]
 801351c:	4004      	ands	r4, r0
 801351e:	4630      	mov	r0, r6
 8013520:	f7f8 f952 	bl	800b7c8 <ucdr_serialize_uint8_t>
 8013524:	b2e4      	uxtb	r4, r4
 8013526:	4020      	ands	r0, r4
 8013528:	bd70      	pop	{r4, r5, r6, pc}
 801352a:	bf00      	nop

0801352c <uxr_deserialize_HEARTBEAT_Payload>:
 801352c:	b570      	push	{r4, r5, r6, lr}
 801352e:	4605      	mov	r5, r0
 8013530:	460e      	mov	r6, r1
 8013532:	f7f8 fa75 	bl	800ba20 <ucdr_deserialize_uint16_t>
 8013536:	1cb1      	adds	r1, r6, #2
 8013538:	4604      	mov	r4, r0
 801353a:	4628      	mov	r0, r5
 801353c:	f7f8 fa70 	bl	800ba20 <ucdr_deserialize_uint16_t>
 8013540:	1d31      	adds	r1, r6, #4
 8013542:	4004      	ands	r4, r0
 8013544:	4628      	mov	r0, r5
 8013546:	f7f8 f955 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 801354a:	b2e4      	uxtb	r4, r4
 801354c:	4020      	ands	r0, r4
 801354e:	bd70      	pop	{r4, r5, r6, pc}

08013550 <uxr_serialize_TIMESTAMP_Payload>:
 8013550:	b570      	push	{r4, r5, r6, lr}
 8013552:	460d      	mov	r5, r1
 8013554:	6809      	ldr	r1, [r1, #0]
 8013556:	4606      	mov	r6, r0
 8013558:	f7f8 ff66 	bl	800c428 <ucdr_serialize_int32_t>
 801355c:	6869      	ldr	r1, [r5, #4]
 801355e:	4604      	mov	r4, r0
 8013560:	4630      	mov	r0, r6
 8013562:	f7f8 fb47 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8013566:	4020      	ands	r0, r4
 8013568:	b2c0      	uxtb	r0, r0
 801356a:	bd70      	pop	{r4, r5, r6, pc}

0801356c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 801356c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013570:	4605      	mov	r5, r0
 8013572:	460e      	mov	r6, r1
 8013574:	f7f8 fff0 	bl	800c558 <ucdr_deserialize_int32_t>
 8013578:	1d31      	adds	r1, r6, #4
 801357a:	4607      	mov	r7, r0
 801357c:	4628      	mov	r0, r5
 801357e:	f7f8 fc69 	bl	800be54 <ucdr_deserialize_uint32_t>
 8013582:	f106 0108 	add.w	r1, r6, #8
 8013586:	4680      	mov	r8, r0
 8013588:	4628      	mov	r0, r5
 801358a:	f7f8 ffe5 	bl	800c558 <ucdr_deserialize_int32_t>
 801358e:	f106 010c 	add.w	r1, r6, #12
 8013592:	4604      	mov	r4, r0
 8013594:	4628      	mov	r0, r5
 8013596:	f7f8 fc5d 	bl	800be54 <ucdr_deserialize_uint32_t>
 801359a:	ea07 0708 	and.w	r7, r7, r8
 801359e:	403c      	ands	r4, r7
 80135a0:	f106 0110 	add.w	r1, r6, #16
 80135a4:	4004      	ands	r4, r0
 80135a6:	4628      	mov	r0, r5
 80135a8:	f7f8 ffd6 	bl	800c558 <ucdr_deserialize_int32_t>
 80135ac:	f106 0114 	add.w	r1, r6, #20
 80135b0:	4607      	mov	r7, r0
 80135b2:	4628      	mov	r0, r5
 80135b4:	f7f8 fc4e 	bl	800be54 <ucdr_deserialize_uint32_t>
 80135b8:	b2e4      	uxtb	r4, r4
 80135ba:	403c      	ands	r4, r7
 80135bc:	4020      	ands	r0, r4
 80135be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135c2:	bf00      	nop

080135c4 <uxr_serialize_SampleIdentity>:
 80135c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135c8:	220c      	movs	r2, #12
 80135ca:	4604      	mov	r4, r0
 80135cc:	460d      	mov	r5, r1
 80135ce:	f004 f811 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80135d2:	2203      	movs	r2, #3
 80135d4:	f105 010c 	add.w	r1, r5, #12
 80135d8:	4607      	mov	r7, r0
 80135da:	4620      	mov	r0, r4
 80135dc:	f004 f80a 	bl	80175f4 <ucdr_serialize_array_uint8_t>
 80135e0:	7be9      	ldrb	r1, [r5, #15]
 80135e2:	4680      	mov	r8, r0
 80135e4:	4620      	mov	r0, r4
 80135e6:	f7f8 f8ef 	bl	800b7c8 <ucdr_serialize_uint8_t>
 80135ea:	6929      	ldr	r1, [r5, #16]
 80135ec:	4606      	mov	r6, r0
 80135ee:	4620      	mov	r0, r4
 80135f0:	f7f8 ff1a 	bl	800c428 <ucdr_serialize_int32_t>
 80135f4:	6969      	ldr	r1, [r5, #20]
 80135f6:	4603      	mov	r3, r0
 80135f8:	4620      	mov	r0, r4
 80135fa:	ea07 0708 	and.w	r7, r7, r8
 80135fe:	461c      	mov	r4, r3
 8013600:	f7f8 faf8 	bl	800bbf4 <ucdr_serialize_uint32_t>
 8013604:	403e      	ands	r6, r7
 8013606:	4034      	ands	r4, r6
 8013608:	4020      	ands	r0, r4
 801360a:	b2c0      	uxtb	r0, r0
 801360c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013610 <uxr_deserialize_SampleIdentity>:
 8013610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013614:	220c      	movs	r2, #12
 8013616:	4604      	mov	r4, r0
 8013618:	460d      	mov	r5, r1
 801361a:	f004 f84f 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 801361e:	2203      	movs	r2, #3
 8013620:	f105 010c 	add.w	r1, r5, #12
 8013624:	4607      	mov	r7, r0
 8013626:	4620      	mov	r0, r4
 8013628:	f004 f848 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 801362c:	f105 010f 	add.w	r1, r5, #15
 8013630:	4680      	mov	r8, r0
 8013632:	4620      	mov	r0, r4
 8013634:	f7f8 f8de 	bl	800b7f4 <ucdr_deserialize_uint8_t>
 8013638:	f105 0110 	add.w	r1, r5, #16
 801363c:	4606      	mov	r6, r0
 801363e:	4620      	mov	r0, r4
 8013640:	f7f8 ff8a 	bl	800c558 <ucdr_deserialize_int32_t>
 8013644:	f105 0114 	add.w	r1, r5, #20
 8013648:	4603      	mov	r3, r0
 801364a:	4620      	mov	r0, r4
 801364c:	ea07 0708 	and.w	r7, r7, r8
 8013650:	461c      	mov	r4, r3
 8013652:	f7f8 fbff 	bl	800be54 <ucdr_deserialize_uint32_t>
 8013656:	403e      	ands	r6, r7
 8013658:	4034      	ands	r4, r6
 801365a:	4020      	ands	r0, r4
 801365c:	b2c0      	uxtb	r0, r0
 801365e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013662:	bf00      	nop

08013664 <rcl_client_get_rmw_handle>:
 8013664:	b118      	cbz	r0, 801366e <rcl_client_get_rmw_handle+0xa>
 8013666:	6800      	ldr	r0, [r0, #0]
 8013668:	b108      	cbz	r0, 801366e <rcl_client_get_rmw_handle+0xa>
 801366a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801366e:	4770      	bx	lr

08013670 <rcl_send_request>:
 8013670:	b570      	push	{r4, r5, r6, lr}
 8013672:	b082      	sub	sp, #8
 8013674:	b1e8      	cbz	r0, 80136b2 <rcl_send_request+0x42>
 8013676:	4604      	mov	r4, r0
 8013678:	6800      	ldr	r0, [r0, #0]
 801367a:	b1d0      	cbz	r0, 80136b2 <rcl_send_request+0x42>
 801367c:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013680:	b1bb      	cbz	r3, 80136b2 <rcl_send_request+0x42>
 8013682:	460e      	mov	r6, r1
 8013684:	b1d1      	cbz	r1, 80136bc <rcl_send_request+0x4c>
 8013686:	4615      	mov	r5, r2
 8013688:	b1c2      	cbz	r2, 80136bc <rcl_send_request+0x4c>
 801368a:	2105      	movs	r1, #5
 801368c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013690:	f002 fd06 	bl	80160a0 <__atomic_load_8>
 8013694:	6823      	ldr	r3, [r4, #0]
 8013696:	e9c5 0100 	strd	r0, r1, [r5]
 801369a:	462a      	mov	r2, r5
 801369c:	4631      	mov	r1, r6
 801369e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80136a2:	f003 fc01 	bl	8016ea8 <rmw_send_request>
 80136a6:	4606      	mov	r6, r0
 80136a8:	b160      	cbz	r0, 80136c4 <rcl_send_request+0x54>
 80136aa:	2601      	movs	r6, #1
 80136ac:	4630      	mov	r0, r6
 80136ae:	b002      	add	sp, #8
 80136b0:	bd70      	pop	{r4, r5, r6, pc}
 80136b2:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80136b6:	4630      	mov	r0, r6
 80136b8:	b002      	add	sp, #8
 80136ba:	bd70      	pop	{r4, r5, r6, pc}
 80136bc:	260b      	movs	r6, #11
 80136be:	4630      	mov	r0, r6
 80136c0:	b002      	add	sp, #8
 80136c2:	bd70      	pop	{r4, r5, r6, pc}
 80136c4:	6820      	ldr	r0, [r4, #0]
 80136c6:	2105      	movs	r1, #5
 80136c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80136cc:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80136d0:	9100      	str	r1, [sp, #0]
 80136d2:	f002 fd51 	bl	8016178 <__atomic_exchange_8>
 80136d6:	4630      	mov	r0, r6
 80136d8:	b002      	add	sp, #8
 80136da:	bd70      	pop	{r4, r5, r6, pc}
 80136dc:	0000      	movs	r0, r0
	...

080136e0 <rcl_take_response>:
 80136e0:	b570      	push	{r4, r5, r6, lr}
 80136e2:	468e      	mov	lr, r1
 80136e4:	460c      	mov	r4, r1
 80136e6:	4616      	mov	r6, r2
 80136e8:	4605      	mov	r5, r0
 80136ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80136ee:	b08c      	sub	sp, #48	@ 0x30
 80136f0:	f10d 0c18 	add.w	ip, sp, #24
 80136f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80136f8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80136fc:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013700:	b35d      	cbz	r5, 801375a <rcl_take_response+0x7a>
 8013702:	682b      	ldr	r3, [r5, #0]
 8013704:	b34b      	cbz	r3, 801375a <rcl_take_response+0x7a>
 8013706:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801370a:	b330      	cbz	r0, 801375a <rcl_take_response+0x7a>
 801370c:	b346      	cbz	r6, 8013760 <rcl_take_response+0x80>
 801370e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013768 <rcl_take_response+0x88>
 8013712:	2300      	movs	r3, #0
 8013714:	f88d 3007 	strb.w	r3, [sp, #7]
 8013718:	4632      	mov	r2, r6
 801371a:	f10d 0307 	add.w	r3, sp, #7
 801371e:	a902      	add	r1, sp, #8
 8013720:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013724:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013728:	f003 fcc6 	bl	80170b8 <rmw_take_response>
 801372c:	4605      	mov	r5, r0
 801372e:	b9c8      	cbnz	r0, 8013764 <rcl_take_response+0x84>
 8013730:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013734:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013738:	2a00      	cmp	r2, #0
 801373a:	bf08      	it	eq
 801373c:	461d      	moveq	r5, r3
 801373e:	f10d 0e18 	add.w	lr, sp, #24
 8013742:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013746:	46a4      	mov	ip, r4
 8013748:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801374c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013750:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013754:	4628      	mov	r0, r5
 8013756:	b00c      	add	sp, #48	@ 0x30
 8013758:	bd70      	pop	{r4, r5, r6, pc}
 801375a:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 801375e:	e7ee      	b.n	801373e <rcl_take_response+0x5e>
 8013760:	250b      	movs	r5, #11
 8013762:	e7ec      	b.n	801373e <rcl_take_response+0x5e>
 8013764:	2501      	movs	r5, #1
 8013766:	e7ea      	b.n	801373e <rcl_take_response+0x5e>
	...

08013770 <rcl_client_is_valid>:
 8013770:	b130      	cbz	r0, 8013780 <rcl_client_is_valid+0x10>
 8013772:	6800      	ldr	r0, [r0, #0]
 8013774:	b120      	cbz	r0, 8013780 <rcl_client_is_valid+0x10>
 8013776:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801377a:	3800      	subs	r0, #0
 801377c:	bf18      	it	ne
 801377e:	2001      	movne	r0, #1
 8013780:	4770      	bx	lr
 8013782:	bf00      	nop

08013784 <rcl_convert_rmw_ret_to_rcl_ret>:
 8013784:	280b      	cmp	r0, #11
 8013786:	dc0d      	bgt.n	80137a4 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013788:	2800      	cmp	r0, #0
 801378a:	db09      	blt.n	80137a0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801378c:	280b      	cmp	r0, #11
 801378e:	d807      	bhi.n	80137a0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013790:	e8df f000 	tbb	[pc, r0]
 8013794:	07060607 	.word	0x07060607
 8013798:	06060606 	.word	0x06060606
 801379c:	07070606 	.word	0x07070606
 80137a0:	2001      	movs	r0, #1
 80137a2:	4770      	bx	lr
 80137a4:	28cb      	cmp	r0, #203	@ 0xcb
 80137a6:	bf18      	it	ne
 80137a8:	2001      	movne	r0, #1
 80137aa:	4770      	bx	lr

080137ac <rcl_get_zero_initialized_context>:
 80137ac:	4a03      	ldr	r2, [pc, #12]	@ (80137bc <rcl_get_zero_initialized_context+0x10>)
 80137ae:	4603      	mov	r3, r0
 80137b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80137b4:	e883 0003 	stmia.w	r3, {r0, r1}
 80137b8:	4618      	mov	r0, r3
 80137ba:	4770      	bx	lr
 80137bc:	0801ad88 	.word	0x0801ad88

080137c0 <rcl_context_is_valid>:
 80137c0:	b118      	cbz	r0, 80137ca <rcl_context_is_valid+0xa>
 80137c2:	6840      	ldr	r0, [r0, #4]
 80137c4:	3800      	subs	r0, #0
 80137c6:	bf18      	it	ne
 80137c8:	2001      	movne	r0, #1
 80137ca:	4770      	bx	lr

080137cc <__cleanup_context>:
 80137cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137d0:	4606      	mov	r6, r0
 80137d2:	6800      	ldr	r0, [r0, #0]
 80137d4:	2300      	movs	r3, #0
 80137d6:	6073      	str	r3, [r6, #4]
 80137d8:	2800      	cmp	r0, #0
 80137da:	d049      	beq.n	8013870 <__cleanup_context+0xa4>
 80137dc:	6947      	ldr	r7, [r0, #20]
 80137de:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80137e2:	f8d0 9010 	ldr.w	r9, [r0, #16]
 80137e6:	b137      	cbz	r7, 80137f6 <__cleanup_context+0x2a>
 80137e8:	3014      	adds	r0, #20
 80137ea:	f7f9 fb2f 	bl	800ce4c <rcl_init_options_fini>
 80137ee:	4607      	mov	r7, r0
 80137f0:	2800      	cmp	r0, #0
 80137f2:	d144      	bne.n	801387e <__cleanup_context+0xb2>
 80137f4:	6830      	ldr	r0, [r6, #0]
 80137f6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80137f8:	b143      	cbz	r3, 801380c <__cleanup_context+0x40>
 80137fa:	3028      	adds	r0, #40	@ 0x28
 80137fc:	f7fa ffd0 	bl	800e7a0 <rmw_context_fini>
 8013800:	b118      	cbz	r0, 801380a <__cleanup_context+0x3e>
 8013802:	2f00      	cmp	r7, #0
 8013804:	d03e      	beq.n	8013884 <__cleanup_context+0xb8>
 8013806:	f7fa fc8f 	bl	800e128 <rcutils_reset_error>
 801380a:	6830      	ldr	r0, [r6, #0]
 801380c:	6a03      	ldr	r3, [r0, #32]
 801380e:	b1db      	cbz	r3, 8013848 <__cleanup_context+0x7c>
 8013810:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8013814:	2a01      	cmp	r2, #1
 8013816:	f17c 0100 	sbcs.w	r1, ip, #0
 801381a:	db11      	blt.n	8013840 <__cleanup_context+0x74>
 801381c:	2400      	movs	r4, #0
 801381e:	4625      	mov	r5, r4
 8013820:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013824:	4649      	mov	r1, r9
 8013826:	b1b8      	cbz	r0, 8013858 <__cleanup_context+0x8c>
 8013828:	47c0      	blx	r8
 801382a:	6833      	ldr	r3, [r6, #0]
 801382c:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8013830:	3401      	adds	r4, #1
 8013832:	f145 0500 	adc.w	r5, r5, #0
 8013836:	4294      	cmp	r4, r2
 8013838:	eb75 010c 	sbcs.w	r1, r5, ip
 801383c:	6a1b      	ldr	r3, [r3, #32]
 801383e:	dbef      	blt.n	8013820 <__cleanup_context+0x54>
 8013840:	4618      	mov	r0, r3
 8013842:	4649      	mov	r1, r9
 8013844:	47c0      	blx	r8
 8013846:	6830      	ldr	r0, [r6, #0]
 8013848:	4649      	mov	r1, r9
 801384a:	47c0      	blx	r8
 801384c:	2300      	movs	r3, #0
 801384e:	e9c6 3300 	strd	r3, r3, [r6]
 8013852:	4638      	mov	r0, r7
 8013854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013858:	3401      	adds	r4, #1
 801385a:	f145 0500 	adc.w	r5, r5, #0
 801385e:	4294      	cmp	r4, r2
 8013860:	eb75 010c 	sbcs.w	r1, r5, ip
 8013864:	dbdc      	blt.n	8013820 <__cleanup_context+0x54>
 8013866:	4618      	mov	r0, r3
 8013868:	4649      	mov	r1, r9
 801386a:	47c0      	blx	r8
 801386c:	6830      	ldr	r0, [r6, #0]
 801386e:	e7eb      	b.n	8013848 <__cleanup_context+0x7c>
 8013870:	4607      	mov	r7, r0
 8013872:	2300      	movs	r3, #0
 8013874:	e9c6 3300 	strd	r3, r3, [r6]
 8013878:	4638      	mov	r0, r7
 801387a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801387e:	f7fa fc53 	bl	800e128 <rcutils_reset_error>
 8013882:	e7b7      	b.n	80137f4 <__cleanup_context+0x28>
 8013884:	f7ff ff7e 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 8013888:	4607      	mov	r7, r0
 801388a:	e7bc      	b.n	8013806 <__cleanup_context+0x3a>

0801388c <rcl_init>:
 801388c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013890:	1e05      	subs	r5, r0, #0
 8013892:	b09c      	sub	sp, #112	@ 0x70
 8013894:	460e      	mov	r6, r1
 8013896:	4690      	mov	r8, r2
 8013898:	461f      	mov	r7, r3
 801389a:	f340 8099 	ble.w	80139d0 <rcl_init+0x144>
 801389e:	2900      	cmp	r1, #0
 80138a0:	f000 8099 	beq.w	80139d6 <rcl_init+0x14a>
 80138a4:	f1a1 0e04 	sub.w	lr, r1, #4
 80138a8:	f04f 0c00 	mov.w	ip, #0
 80138ac:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80138b0:	f10c 0c01 	add.w	ip, ip, #1
 80138b4:	2c00      	cmp	r4, #0
 80138b6:	f000 808e 	beq.w	80139d6 <rcl_init+0x14a>
 80138ba:	4565      	cmp	r5, ip
 80138bc:	d1f6      	bne.n	80138ac <rcl_init+0x20>
 80138be:	f1b8 0f00 	cmp.w	r8, #0
 80138c2:	f000 8088 	beq.w	80139d6 <rcl_init+0x14a>
 80138c6:	f8d8 4000 	ldr.w	r4, [r8]
 80138ca:	2c00      	cmp	r4, #0
 80138cc:	f000 8083 	beq.w	80139d6 <rcl_init+0x14a>
 80138d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80138d2:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80138d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80138da:	6823      	ldr	r3, [r4, #0]
 80138dc:	f8cc 3000 	str.w	r3, [ip]
 80138e0:	a817      	add	r0, sp, #92	@ 0x5c
 80138e2:	f7fa fbfb 	bl	800e0dc <rcutils_allocator_is_valid>
 80138e6:	2800      	cmp	r0, #0
 80138e8:	d075      	beq.n	80139d6 <rcl_init+0x14a>
 80138ea:	2f00      	cmp	r7, #0
 80138ec:	d073      	beq.n	80139d6 <rcl_init+0x14a>
 80138ee:	683b      	ldr	r3, [r7, #0]
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d175      	bne.n	80139e0 <rcl_init+0x154>
 80138f4:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 80138f8:	2178      	movs	r1, #120	@ 0x78
 80138fa:	2001      	movs	r0, #1
 80138fc:	4798      	blx	r3
 80138fe:	4604      	mov	r4, r0
 8013900:	6038      	str	r0, [r7, #0]
 8013902:	2800      	cmp	r0, #0
 8013904:	f000 80a0 	beq.w	8013a48 <rcl_init+0x1bc>
 8013908:	a802      	add	r0, sp, #8
 801390a:	f002 ff09 	bl	8016720 <rmw_get_zero_initialized_context>
 801390e:	a902      	add	r1, sp, #8
 8013910:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8013914:	2250      	movs	r2, #80	@ 0x50
 8013916:	ac17      	add	r4, sp, #92	@ 0x5c
 8013918:	f005 fd9d 	bl	8019456 <memcpy>
 801391c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801391e:	f8d7 e000 	ldr.w	lr, [r7]
 8013922:	46f4      	mov	ip, lr
 8013924:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013928:	6823      	ldr	r3, [r4, #0]
 801392a:	f8cc 3000 	str.w	r3, [ip]
 801392e:	f10e 0114 	add.w	r1, lr, #20
 8013932:	4640      	mov	r0, r8
 8013934:	f7f9 fab4 	bl	800cea0 <rcl_init_options_copy>
 8013938:	4604      	mov	r4, r0
 801393a:	2800      	cmp	r0, #0
 801393c:	d144      	bne.n	80139c8 <rcl_init+0x13c>
 801393e:	f8d7 9000 	ldr.w	r9, [r7]
 8013942:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8013946:	f8c9 0020 	str.w	r0, [r9, #32]
 801394a:	f8c9 5018 	str.w	r5, [r9, #24]
 801394e:	f8c9 801c 	str.w	r8, [r9, #28]
 8013952:	2d00      	cmp	r5, #0
 8013954:	d04b      	beq.n	80139ee <rcl_init+0x162>
 8013956:	2e00      	cmp	r6, #0
 8013958:	d049      	beq.n	80139ee <rcl_init+0x162>
 801395a:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 801395e:	2104      	movs	r1, #4
 8013960:	4628      	mov	r0, r5
 8013962:	4798      	blx	r3
 8013964:	f8c9 0020 	str.w	r0, [r9, #32]
 8013968:	f8d7 9000 	ldr.w	r9, [r7]
 801396c:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8013970:	46ca      	mov	sl, r9
 8013972:	b343      	cbz	r3, 80139c6 <rcl_init+0x13a>
 8013974:	2d01      	cmp	r5, #1
 8013976:	f178 0300 	sbcs.w	r3, r8, #0
 801397a:	db38      	blt.n	80139ee <rcl_init+0x162>
 801397c:	2400      	movs	r4, #0
 801397e:	3e04      	subs	r6, #4
 8013980:	46a1      	mov	r9, r4
 8013982:	e00b      	b.n	801399c <rcl_init+0x110>
 8013984:	6831      	ldr	r1, [r6, #0]
 8013986:	f005 fd66 	bl	8019456 <memcpy>
 801398a:	3401      	adds	r4, #1
 801398c:	f149 0900 	adc.w	r9, r9, #0
 8013990:	45c8      	cmp	r8, r9
 8013992:	bf08      	it	eq
 8013994:	42a5      	cmpeq	r5, r4
 8013996:	d028      	beq.n	80139ea <rcl_init+0x15e>
 8013998:	f8d7 a000 	ldr.w	sl, [r7]
 801399c:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80139a0:	f7ec fc48 	bl	8000234 <strlen>
 80139a4:	1c42      	adds	r2, r0, #1
 80139a6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80139a8:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80139aa:	f8da a020 	ldr.w	sl, [sl, #32]
 80139ae:	9201      	str	r2, [sp, #4]
 80139b0:	4610      	mov	r0, r2
 80139b2:	4798      	blx	r3
 80139b4:	683b      	ldr	r3, [r7, #0]
 80139b6:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80139ba:	6a1b      	ldr	r3, [r3, #32]
 80139bc:	9a01      	ldr	r2, [sp, #4]
 80139be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80139c2:	2800      	cmp	r0, #0
 80139c4:	d1de      	bne.n	8013984 <rcl_init+0xf8>
 80139c6:	240a      	movs	r4, #10
 80139c8:	4638      	mov	r0, r7
 80139ca:	f7ff feff 	bl	80137cc <__cleanup_context>
 80139ce:	e003      	b.n	80139d8 <rcl_init+0x14c>
 80139d0:	2900      	cmp	r1, #0
 80139d2:	f43f af74 	beq.w	80138be <rcl_init+0x32>
 80139d6:	240b      	movs	r4, #11
 80139d8:	4620      	mov	r0, r4
 80139da:	b01c      	add	sp, #112	@ 0x70
 80139dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139e0:	2464      	movs	r4, #100	@ 0x64
 80139e2:	4620      	mov	r0, r4
 80139e4:	b01c      	add	sp, #112	@ 0x70
 80139e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139ea:	f8d7 9000 	ldr.w	r9, [r7]
 80139ee:	491d      	ldr	r1, [pc, #116]	@ (8013a64 <rcl_init+0x1d8>)
 80139f0:	680b      	ldr	r3, [r1, #0]
 80139f2:	3301      	adds	r3, #1
 80139f4:	d023      	beq.n	8013a3e <rcl_init+0x1b2>
 80139f6:	600b      	str	r3, [r1, #0]
 80139f8:	461a      	mov	r2, r3
 80139fa:	2400      	movs	r4, #0
 80139fc:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013a00:	607b      	str	r3, [r7, #4]
 8013a02:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8013a04:	6182      	str	r2, [r0, #24]
 8013a06:	3301      	adds	r3, #1
 8013a08:	61c4      	str	r4, [r0, #28]
 8013a0a:	d01f      	beq.n	8013a4c <rcl_init+0x1c0>
 8013a0c:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8013a10:	b94b      	cbnz	r3, 8013a26 <rcl_init+0x19a>
 8013a12:	3030      	adds	r0, #48	@ 0x30
 8013a14:	f000 f828 	bl	8013a68 <rcl_get_localhost_only>
 8013a18:	4604      	mov	r4, r0
 8013a1a:	2800      	cmp	r0, #0
 8013a1c:	d1d4      	bne.n	80139c8 <rcl_init+0x13c>
 8013a1e:	f8d7 9000 	ldr.w	r9, [r7]
 8013a22:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013a26:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 8013a2a:	3018      	adds	r0, #24
 8013a2c:	f7fa fd82 	bl	800e534 <rmw_init>
 8013a30:	4604      	mov	r4, r0
 8013a32:	2800      	cmp	r0, #0
 8013a34:	d0d0      	beq.n	80139d8 <rcl_init+0x14c>
 8013a36:	f7ff fea5 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 8013a3a:	4604      	mov	r4, r0
 8013a3c:	e7c4      	b.n	80139c8 <rcl_init+0x13c>
 8013a3e:	2201      	movs	r2, #1
 8013a40:	461c      	mov	r4, r3
 8013a42:	600a      	str	r2, [r1, #0]
 8013a44:	4613      	mov	r3, r2
 8013a46:	e7d9      	b.n	80139fc <rcl_init+0x170>
 8013a48:	240a      	movs	r4, #10
 8013a4a:	e7c5      	b.n	80139d8 <rcl_init+0x14c>
 8013a4c:	3024      	adds	r0, #36	@ 0x24
 8013a4e:	f004 fc71 	bl	8018334 <rcl_get_default_domain_id>
 8013a52:	4604      	mov	r4, r0
 8013a54:	2800      	cmp	r0, #0
 8013a56:	d1b7      	bne.n	80139c8 <rcl_init+0x13c>
 8013a58:	f8d7 9000 	ldr.w	r9, [r7]
 8013a5c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013a60:	e7d4      	b.n	8013a0c <rcl_init+0x180>
 8013a62:	bf00      	nop
 8013a64:	2000adb0 	.word	0x2000adb0

08013a68 <rcl_get_localhost_only>:
 8013a68:	b510      	push	{r4, lr}
 8013a6a:	b082      	sub	sp, #8
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	9301      	str	r3, [sp, #4]
 8013a70:	b1b8      	cbz	r0, 8013aa2 <rcl_get_localhost_only+0x3a>
 8013a72:	4604      	mov	r4, r0
 8013a74:	a901      	add	r1, sp, #4
 8013a76:	480c      	ldr	r0, [pc, #48]	@ (8013aa8 <rcl_get_localhost_only+0x40>)
 8013a78:	f002 fbb6 	bl	80161e8 <rcutils_get_env>
 8013a7c:	b110      	cbz	r0, 8013a84 <rcl_get_localhost_only+0x1c>
 8013a7e:	2001      	movs	r0, #1
 8013a80:	b002      	add	sp, #8
 8013a82:	bd10      	pop	{r4, pc}
 8013a84:	9b01      	ldr	r3, [sp, #4]
 8013a86:	b113      	cbz	r3, 8013a8e <rcl_get_localhost_only+0x26>
 8013a88:	781a      	ldrb	r2, [r3, #0]
 8013a8a:	2a31      	cmp	r2, #49	@ 0x31
 8013a8c:	d004      	beq.n	8013a98 <rcl_get_localhost_only+0x30>
 8013a8e:	2302      	movs	r3, #2
 8013a90:	2000      	movs	r0, #0
 8013a92:	7023      	strb	r3, [r4, #0]
 8013a94:	b002      	add	sp, #8
 8013a96:	bd10      	pop	{r4, pc}
 8013a98:	785b      	ldrb	r3, [r3, #1]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d1f7      	bne.n	8013a8e <rcl_get_localhost_only+0x26>
 8013a9e:	2301      	movs	r3, #1
 8013aa0:	e7f6      	b.n	8013a90 <rcl_get_localhost_only+0x28>
 8013aa2:	200b      	movs	r0, #11
 8013aa4:	b002      	add	sp, #8
 8013aa6:	bd10      	pop	{r4, pc}
 8013aa8:	0801a5ec 	.word	0x0801a5ec

08013aac <rcl_get_zero_initialized_node>:
 8013aac:	4a03      	ldr	r2, [pc, #12]	@ (8013abc <rcl_get_zero_initialized_node+0x10>)
 8013aae:	4603      	mov	r3, r0
 8013ab0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013ab4:	e883 0003 	stmia.w	r3, {r0, r1}
 8013ab8:	4618      	mov	r0, r3
 8013aba:	4770      	bx	lr
 8013abc:	0801ad90 	.word	0x0801ad90

08013ac0 <rcl_node_init>:
 8013ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ac4:	b0a9      	sub	sp, #164	@ 0xa4
 8013ac6:	4604      	mov	r4, r0
 8013ac8:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 8013acc:	a823      	add	r0, sp, #140	@ 0x8c
 8013ace:	460e      	mov	r6, r1
 8013ad0:	4615      	mov	r5, r2
 8013ad2:	461f      	mov	r7, r3
 8013ad4:	f004 fea2 	bl	801881c <rcl_guard_condition_get_default_options>
 8013ad8:	f1b8 0f00 	cmp.w	r8, #0
 8013adc:	f000 80e6 	beq.w	8013cac <rcl_node_init+0x1ec>
 8013ae0:	4640      	mov	r0, r8
 8013ae2:	f7fa fafb 	bl	800e0dc <rcutils_allocator_is_valid>
 8013ae6:	2800      	cmp	r0, #0
 8013ae8:	f000 80e0 	beq.w	8013cac <rcl_node_init+0x1ec>
 8013aec:	2e00      	cmp	r6, #0
 8013aee:	f000 80dd 	beq.w	8013cac <rcl_node_init+0x1ec>
 8013af2:	2d00      	cmp	r5, #0
 8013af4:	f000 80da 	beq.w	8013cac <rcl_node_init+0x1ec>
 8013af8:	2c00      	cmp	r4, #0
 8013afa:	f000 80d7 	beq.w	8013cac <rcl_node_init+0x1ec>
 8013afe:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013b02:	f1b9 0f00 	cmp.w	r9, #0
 8013b06:	f040 80fd 	bne.w	8013d04 <rcl_node_init+0x244>
 8013b0a:	2f00      	cmp	r7, #0
 8013b0c:	f000 80ce 	beq.w	8013cac <rcl_node_init+0x1ec>
 8013b10:	4638      	mov	r0, r7
 8013b12:	f7ff fe55 	bl	80137c0 <rcl_context_is_valid>
 8013b16:	4682      	mov	sl, r0
 8013b18:	2800      	cmp	r0, #0
 8013b1a:	f000 80cd 	beq.w	8013cb8 <rcl_node_init+0x1f8>
 8013b1e:	464a      	mov	r2, r9
 8013b20:	a922      	add	r1, sp, #136	@ 0x88
 8013b22:	4630      	mov	r0, r6
 8013b24:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 8013b28:	f002 ff98 	bl	8016a5c <rmw_validate_node_name>
 8013b2c:	4681      	mov	r9, r0
 8013b2e:	2800      	cmp	r0, #0
 8013b30:	f040 80be 	bne.w	8013cb0 <rcl_node_init+0x1f0>
 8013b34:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013b36:	2800      	cmp	r0, #0
 8013b38:	f040 80f0 	bne.w	8013d1c <rcl_node_init+0x25c>
 8013b3c:	4628      	mov	r0, r5
 8013b3e:	f7ec fb79 	bl	8000234 <strlen>
 8013b42:	2800      	cmp	r0, #0
 8013b44:	f040 80bb 	bne.w	8013cbe <rcl_node_init+0x1fe>
 8013b48:	4d7c      	ldr	r5, [pc, #496]	@ (8013d3c <rcl_node_init+0x27c>)
 8013b4a:	a922      	add	r1, sp, #136	@ 0x88
 8013b4c:	2200      	movs	r2, #0
 8013b4e:	4628      	mov	r0, r5
 8013b50:	f002 ff66 	bl	8016a20 <rmw_validate_namespace>
 8013b54:	4681      	mov	r9, r0
 8013b56:	2800      	cmp	r0, #0
 8013b58:	f040 80aa 	bne.w	8013cb0 <rcl_node_init+0x1f0>
 8013b5c:	4682      	mov	sl, r0
 8013b5e:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013b60:	2800      	cmp	r0, #0
 8013b62:	f040 80e0 	bne.w	8013d26 <rcl_node_init+0x266>
 8013b66:	f8d8 3000 	ldr.w	r3, [r8]
 8013b6a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013b6e:	2078      	movs	r0, #120	@ 0x78
 8013b70:	4798      	blx	r3
 8013b72:	4681      	mov	r9, r0
 8013b74:	6060      	str	r0, [r4, #4]
 8013b76:	2800      	cmp	r0, #0
 8013b78:	f000 80ca 	beq.w	8013d10 <rcl_node_init+0x250>
 8013b7c:	2200      	movs	r2, #0
 8013b7e:	2300      	movs	r3, #0
 8013b80:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 8013b84:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 8013b88:	a808      	add	r0, sp, #32
 8013b8a:	f000 f907 	bl	8013d9c <rcl_node_get_default_options>
 8013b8e:	a908      	add	r1, sp, #32
 8013b90:	4648      	mov	r0, r9
 8013b92:	2268      	movs	r2, #104	@ 0x68
 8013b94:	f005 fc5f 	bl	8019456 <memcpy>
 8013b98:	6861      	ldr	r1, [r4, #4]
 8013b9a:	6027      	str	r7, [r4, #0]
 8013b9c:	4640      	mov	r0, r8
 8013b9e:	f000 f90b 	bl	8013db8 <rcl_node_options_copy>
 8013ba2:	2800      	cmp	r0, #0
 8013ba4:	d158      	bne.n	8013c58 <rcl_node_init+0x198>
 8013ba6:	4628      	mov	r0, r5
 8013ba8:	f7ec fb44 	bl	8000234 <strlen>
 8013bac:	4428      	add	r0, r5
 8013bae:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8013bb2:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8013bb6:	2b2f      	cmp	r3, #47	@ 0x2f
 8013bb8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013bbc:	9300      	str	r3, [sp, #0]
 8013bbe:	bf0c      	ite	eq
 8013bc0:	4b5f      	ldreq	r3, [pc, #380]	@ (8013d40 <rcl_node_init+0x280>)
 8013bc2:	4b60      	ldrne	r3, [pc, #384]	@ (8013d44 <rcl_node_init+0x284>)
 8013bc4:	9302      	str	r3, [sp, #8]
 8013bc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013bca:	9301      	str	r3, [sp, #4]
 8013bcc:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013bd0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013bd4:	f002 fb20 	bl	8016218 <rcutils_format_string_limit>
 8013bd8:	6823      	ldr	r3, [r4, #0]
 8013bda:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 8013bde:	6818      	ldr	r0, [r3, #0]
 8013be0:	4631      	mov	r1, r6
 8013be2:	3028      	adds	r0, #40	@ 0x28
 8013be4:	462a      	mov	r2, r5
 8013be6:	6866      	ldr	r6, [r4, #4]
 8013be8:	f7fa fe86 	bl	800e8f8 <rmw_create_node>
 8013bec:	6863      	ldr	r3, [r4, #4]
 8013bee:	66b0      	str	r0, [r6, #104]	@ 0x68
 8013bf0:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8013bf2:	2800      	cmp	r0, #0
 8013bf4:	d032      	beq.n	8013c5c <rcl_node_init+0x19c>
 8013bf6:	f7fa ff13 	bl	800ea20 <rmw_node_get_graph_guard_condition>
 8013bfa:	4681      	mov	r9, r0
 8013bfc:	b360      	cbz	r0, 8013c58 <rcl_node_init+0x198>
 8013bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8013c02:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013c06:	6866      	ldr	r6, [r4, #4]
 8013c08:	2008      	movs	r0, #8
 8013c0a:	4798      	blx	r3
 8013c0c:	6863      	ldr	r3, [r4, #4]
 8013c0e:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8013c10:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 8013c14:	f1bb 0f00 	cmp.w	fp, #0
 8013c18:	d020      	beq.n	8013c5c <rcl_node_init+0x19c>
 8013c1a:	a806      	add	r0, sp, #24
 8013c1c:	f004 fd22 	bl	8018664 <rcl_get_zero_initialized_guard_condition>
 8013c20:	a806      	add	r0, sp, #24
 8013c22:	c803      	ldmia	r0, {r0, r1}
 8013c24:	6863      	ldr	r3, [r4, #4]
 8013c26:	46c4      	mov	ip, r8
 8013c28:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8013c2c:	e88b 0003 	stmia.w	fp, {r0, r1}
 8013c30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013c34:	ae23      	add	r6, sp, #140	@ 0x8c
 8013c36:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013c38:	f8dc 3000 	ldr.w	r3, [ip]
 8013c3c:	6033      	str	r3, [r6, #0]
 8013c3e:	ab28      	add	r3, sp, #160	@ 0xa0
 8013c40:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8013c44:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013c48:	4649      	mov	r1, r9
 8013c4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013c4c:	463a      	mov	r2, r7
 8013c4e:	4670      	mov	r0, lr
 8013c50:	f004 fd5e 	bl	8018710 <rcl_guard_condition_init_from_rmw>
 8013c54:	4681      	mov	r9, r0
 8013c56:	b328      	cbz	r0, 8013ca4 <rcl_node_init+0x1e4>
 8013c58:	6863      	ldr	r3, [r4, #4]
 8013c5a:	b1f3      	cbz	r3, 8013c9a <rcl_node_init+0x1da>
 8013c5c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8013c5e:	b128      	cbz	r0, 8013c6c <rcl_node_init+0x1ac>
 8013c60:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013c64:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013c68:	4798      	blx	r3
 8013c6a:	6863      	ldr	r3, [r4, #4]
 8013c6c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8013c6e:	b110      	cbz	r0, 8013c76 <rcl_node_init+0x1b6>
 8013c70:	f7fa fe5a 	bl	800e928 <rmw_destroy_node>
 8013c74:	6863      	ldr	r3, [r4, #4]
 8013c76:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8013c78:	b148      	cbz	r0, 8013c8e <rcl_node_init+0x1ce>
 8013c7a:	f004 fda9 	bl	80187d0 <rcl_guard_condition_fini>
 8013c7e:	6863      	ldr	r3, [r4, #4]
 8013c80:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013c84:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8013c86:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013c8a:	4798      	blx	r3
 8013c8c:	6863      	ldr	r3, [r4, #4]
 8013c8e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013c92:	4618      	mov	r0, r3
 8013c94:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013c98:	4798      	blx	r3
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	e9c4 3300 	strd	r3, r3, [r4]
 8013ca0:	f04f 0901 	mov.w	r9, #1
 8013ca4:	f1ba 0f00 	cmp.w	sl, #0
 8013ca8:	d125      	bne.n	8013cf6 <rcl_node_init+0x236>
 8013caa:	e001      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013cac:	f04f 090b 	mov.w	r9, #11
 8013cb0:	4648      	mov	r0, r9
 8013cb2:	b029      	add	sp, #164	@ 0xa4
 8013cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cb8:	f04f 0965 	mov.w	r9, #101	@ 0x65
 8013cbc:	e7f8      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013cbe:	782b      	ldrb	r3, [r5, #0]
 8013cc0:	2b2f      	cmp	r3, #47	@ 0x2f
 8013cc2:	f43f af42 	beq.w	8013b4a <rcl_node_init+0x8a>
 8013cc6:	9503      	str	r5, [sp, #12]
 8013cc8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013ccc:	9300      	str	r3, [sp, #0]
 8013cce:	4b1e      	ldr	r3, [pc, #120]	@ (8013d48 <rcl_node_init+0x288>)
 8013cd0:	9302      	str	r3, [sp, #8]
 8013cd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013cd6:	9301      	str	r3, [sp, #4]
 8013cd8:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013cdc:	f002 fa9c 	bl	8016218 <rcutils_format_string_limit>
 8013ce0:	4605      	mov	r5, r0
 8013ce2:	b340      	cbz	r0, 8013d36 <rcl_node_init+0x276>
 8013ce4:	2200      	movs	r2, #0
 8013ce6:	a922      	add	r1, sp, #136	@ 0x88
 8013ce8:	9222      	str	r2, [sp, #136]	@ 0x88
 8013cea:	f002 fe99 	bl	8016a20 <rmw_validate_namespace>
 8013cee:	4681      	mov	r9, r0
 8013cf0:	2800      	cmp	r0, #0
 8013cf2:	f43f af34 	beq.w	8013b5e <rcl_node_init+0x9e>
 8013cf6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013cfa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013cfe:	4628      	mov	r0, r5
 8013d00:	4798      	blx	r3
 8013d02:	e7d5      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013d04:	f04f 0964 	mov.w	r9, #100	@ 0x64
 8013d08:	4648      	mov	r0, r9
 8013d0a:	b029      	add	sp, #164	@ 0xa4
 8013d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d10:	f04f 090a 	mov.w	r9, #10
 8013d14:	f1ba 0f00 	cmp.w	sl, #0
 8013d18:	d1ed      	bne.n	8013cf6 <rcl_node_init+0x236>
 8013d1a:	e7c9      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013d1c:	f002 fef0 	bl	8016b00 <rmw_node_name_validation_result_string>
 8013d20:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 8013d24:	e7c4      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013d26:	f002 fe8d 	bl	8016a44 <rmw_namespace_validation_result_string>
 8013d2a:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 8013d2e:	f1ba 0f00 	cmp.w	sl, #0
 8013d32:	d1e0      	bne.n	8013cf6 <rcl_node_init+0x236>
 8013d34:	e7bc      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013d36:	f04f 090a 	mov.w	r9, #10
 8013d3a:	e7b9      	b.n	8013cb0 <rcl_node_init+0x1f0>
 8013d3c:	0801a604 	.word	0x0801a604
 8013d40:	0801a4e0 	.word	0x0801a4e0
 8013d44:	0801a4bc 	.word	0x0801a4bc
 8013d48:	0801a608 	.word	0x0801a608

08013d4c <rcl_node_is_valid>:
 8013d4c:	b130      	cbz	r0, 8013d5c <rcl_node_is_valid+0x10>
 8013d4e:	6843      	ldr	r3, [r0, #4]
 8013d50:	b123      	cbz	r3, 8013d5c <rcl_node_is_valid+0x10>
 8013d52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013d54:	b113      	cbz	r3, 8013d5c <rcl_node_is_valid+0x10>
 8013d56:	6800      	ldr	r0, [r0, #0]
 8013d58:	f7ff bd32 	b.w	80137c0 <rcl_context_is_valid>
 8013d5c:	2000      	movs	r0, #0
 8013d5e:	4770      	bx	lr

08013d60 <rcl_node_get_name>:
 8013d60:	b120      	cbz	r0, 8013d6c <rcl_node_get_name+0xc>
 8013d62:	6840      	ldr	r0, [r0, #4]
 8013d64:	b110      	cbz	r0, 8013d6c <rcl_node_get_name+0xc>
 8013d66:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013d68:	b100      	cbz	r0, 8013d6c <rcl_node_get_name+0xc>
 8013d6a:	6880      	ldr	r0, [r0, #8]
 8013d6c:	4770      	bx	lr
 8013d6e:	bf00      	nop

08013d70 <rcl_node_get_namespace>:
 8013d70:	b120      	cbz	r0, 8013d7c <rcl_node_get_namespace+0xc>
 8013d72:	6840      	ldr	r0, [r0, #4]
 8013d74:	b110      	cbz	r0, 8013d7c <rcl_node_get_namespace+0xc>
 8013d76:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013d78:	b100      	cbz	r0, 8013d7c <rcl_node_get_namespace+0xc>
 8013d7a:	68c0      	ldr	r0, [r0, #12]
 8013d7c:	4770      	bx	lr
 8013d7e:	bf00      	nop

08013d80 <rcl_node_get_options>:
 8013d80:	b128      	cbz	r0, 8013d8e <rcl_node_get_options+0xe>
 8013d82:	6840      	ldr	r0, [r0, #4]
 8013d84:	b118      	cbz	r0, 8013d8e <rcl_node_get_options+0xe>
 8013d86:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	bf08      	it	eq
 8013d8c:	2000      	moveq	r0, #0
 8013d8e:	4770      	bx	lr

08013d90 <rcl_node_get_rmw_handle>:
 8013d90:	b110      	cbz	r0, 8013d98 <rcl_node_get_rmw_handle+0x8>
 8013d92:	6840      	ldr	r0, [r0, #4]
 8013d94:	b100      	cbz	r0, 8013d98 <rcl_node_get_rmw_handle+0x8>
 8013d96:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013d98:	4770      	bx	lr
 8013d9a:	bf00      	nop

08013d9c <rcl_node_get_default_options>:
 8013d9c:	b510      	push	{r4, lr}
 8013d9e:	2268      	movs	r2, #104	@ 0x68
 8013da0:	4604      	mov	r4, r0
 8013da2:	2100      	movs	r1, #0
 8013da4:	f005 fa8e 	bl	80192c4 <memset>
 8013da8:	4620      	mov	r0, r4
 8013daa:	f7fa f989 	bl	800e0c0 <rcutils_get_default_allocator>
 8013dae:	2301      	movs	r3, #1
 8013db0:	7523      	strb	r3, [r4, #20]
 8013db2:	4620      	mov	r0, r4
 8013db4:	bd10      	pop	{r4, pc}
 8013db6:	bf00      	nop

08013db8 <rcl_node_options_copy>:
 8013db8:	b1d0      	cbz	r0, 8013df0 <rcl_node_options_copy+0x38>
 8013dba:	b570      	push	{r4, r5, r6, lr}
 8013dbc:	460c      	mov	r4, r1
 8013dbe:	b1a9      	cbz	r1, 8013dec <rcl_node_options_copy+0x34>
 8013dc0:	4288      	cmp	r0, r1
 8013dc2:	4684      	mov	ip, r0
 8013dc4:	d012      	beq.n	8013dec <rcl_node_options_copy+0x34>
 8013dc6:	4605      	mov	r5, r0
 8013dc8:	8a86      	ldrh	r6, [r0, #20]
 8013dca:	468e      	mov	lr, r1
 8013dcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013dce:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013dd2:	682b      	ldr	r3, [r5, #0]
 8013dd4:	f8ce 3000 	str.w	r3, [lr]
 8013dd8:	f10c 0118 	add.w	r1, ip, #24
 8013ddc:	2250      	movs	r2, #80	@ 0x50
 8013dde:	82a6      	strh	r6, [r4, #20]
 8013de0:	f104 0018 	add.w	r0, r4, #24
 8013de4:	f005 fb37 	bl	8019456 <memcpy>
 8013de8:	2000      	movs	r0, #0
 8013dea:	bd70      	pop	{r4, r5, r6, pc}
 8013dec:	200b      	movs	r0, #11
 8013dee:	bd70      	pop	{r4, r5, r6, pc}
 8013df0:	200b      	movs	r0, #11
 8013df2:	4770      	bx	lr

08013df4 <rcl_node_resolve_name>:
 8013df4:	b082      	sub	sp, #8
 8013df6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dfa:	b091      	sub	sp, #68	@ 0x44
 8013dfc:	ac1a      	add	r4, sp, #104	@ 0x68
 8013dfe:	e884 000c 	stmia.w	r4, {r2, r3}
 8013e02:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8013e06:	2800      	cmp	r0, #0
 8013e08:	d03b      	beq.n	8013e82 <rcl_node_resolve_name+0x8e>
 8013e0a:	460c      	mov	r4, r1
 8013e0c:	4605      	mov	r5, r0
 8013e0e:	f7ff ffb7 	bl	8013d80 <rcl_node_get_options>
 8013e12:	2800      	cmp	r0, #0
 8013e14:	d037      	beq.n	8013e86 <rcl_node_resolve_name+0x92>
 8013e16:	4628      	mov	r0, r5
 8013e18:	f7ff ffa2 	bl	8013d60 <rcl_node_get_name>
 8013e1c:	4606      	mov	r6, r0
 8013e1e:	4628      	mov	r0, r5
 8013e20:	f7ff ffa6 	bl	8013d70 <rcl_node_get_namespace>
 8013e24:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8013e28:	4681      	mov	r9, r0
 8013e2a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013e2e:	ad0b      	add	r5, sp, #44	@ 0x2c
 8013e30:	46ac      	mov	ip, r5
 8013e32:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013e36:	f8de 3000 	ldr.w	r3, [lr]
 8013e3a:	f8cc 3000 	str.w	r3, [ip]
 8013e3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013e40:	b1fb      	cbz	r3, 8013e82 <rcl_node_resolve_name+0x8e>
 8013e42:	468a      	mov	sl, r1
 8013e44:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8013e48:	f002 fb3e 	bl	80164c8 <rcutils_get_zero_initialized_string_map>
 8013e4c:	ab10      	add	r3, sp, #64	@ 0x40
 8013e4e:	9008      	str	r0, [sp, #32]
 8013e50:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8013e54:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013e58:	2100      	movs	r1, #0
 8013e5a:	e895 000c 	ldmia.w	r5, {r2, r3}
 8013e5e:	a808      	add	r0, sp, #32
 8013e60:	f002 fbaa 	bl	80165b8 <rcutils_string_map_init>
 8013e64:	4607      	mov	r7, r0
 8013e66:	b180      	cbz	r0, 8013e8a <rcl_node_resolve_name+0x96>
 8013e68:	f7fa f946 	bl	800e0f8 <rcutils_get_error_string>
 8013e6c:	f7fa f95c 	bl	800e128 <rcutils_reset_error>
 8013e70:	2f0a      	cmp	r7, #10
 8013e72:	bf18      	it	ne
 8013e74:	2701      	movne	r7, #1
 8013e76:	4638      	mov	r0, r7
 8013e78:	b011      	add	sp, #68	@ 0x44
 8013e7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e7e:	b002      	add	sp, #8
 8013e80:	4770      	bx	lr
 8013e82:	270b      	movs	r7, #11
 8013e84:	e7f7      	b.n	8013e76 <rcl_node_resolve_name+0x82>
 8013e86:	2701      	movs	r7, #1
 8013e88:	e7f5      	b.n	8013e76 <rcl_node_resolve_name+0x82>
 8013e8a:	9009      	str	r0, [sp, #36]	@ 0x24
 8013e8c:	9007      	str	r0, [sp, #28]
 8013e8e:	a808      	add	r0, sp, #32
 8013e90:	f004 fbe2 	bl	8018658 <rcl_get_default_topic_name_substitutions>
 8013e94:	4607      	mov	r7, r0
 8013e96:	b1a8      	cbz	r0, 8013ec4 <rcl_node_resolve_name+0xd0>
 8013e98:	280a      	cmp	r0, #10
 8013e9a:	9c07      	ldr	r4, [sp, #28]
 8013e9c:	d000      	beq.n	8013ea0 <rcl_node_resolve_name+0xac>
 8013e9e:	2701      	movs	r7, #1
 8013ea0:	a808      	add	r0, sp, #32
 8013ea2:	f002 fbc9 	bl	8016638 <rcutils_string_map_fini>
 8013ea6:	2800      	cmp	r0, #0
 8013ea8:	d13d      	bne.n	8013f26 <rcl_node_resolve_name+0x132>
 8013eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013eac:	4659      	mov	r1, fp
 8013eae:	47d0      	blx	sl
 8013eb0:	4659      	mov	r1, fp
 8013eb2:	4620      	mov	r0, r4
 8013eb4:	47d0      	blx	sl
 8013eb6:	f1b8 0f00 	cmp.w	r8, #0
 8013eba:	d0dc      	beq.n	8013e76 <rcl_node_resolve_name+0x82>
 8013ebc:	2f67      	cmp	r7, #103	@ 0x67
 8013ebe:	bf08      	it	eq
 8013ec0:	2768      	moveq	r7, #104	@ 0x68
 8013ec2:	e7d8      	b.n	8013e76 <rcl_node_resolve_name+0x82>
 8013ec4:	ab09      	add	r3, sp, #36	@ 0x24
 8013ec6:	9305      	str	r3, [sp, #20]
 8013ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013eca:	46ec      	mov	ip, sp
 8013ecc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ed0:	682b      	ldr	r3, [r5, #0]
 8013ed2:	f8cc 3000 	str.w	r3, [ip]
 8013ed6:	464a      	mov	r2, r9
 8013ed8:	4631      	mov	r1, r6
 8013eda:	4620      	mov	r0, r4
 8013edc:	ab08      	add	r3, sp, #32
 8013ede:	f004 fa5d 	bl	801839c <rcl_expand_topic_name>
 8013ee2:	4607      	mov	r7, r0
 8013ee4:	b9b8      	cbnz	r0, 8013f16 <rcl_node_resolve_name+0x122>
 8013ee6:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8013ee8:	9009      	str	r0, [sp, #36]	@ 0x24
 8013eea:	4602      	mov	r2, r0
 8013eec:	a90a      	add	r1, sp, #40	@ 0x28
 8013eee:	4620      	mov	r0, r4
 8013ef0:	f002 fcd2 	bl	8016898 <rmw_validate_full_topic_name>
 8013ef4:	b988      	cbnz	r0, 8013f1a <rcl_node_resolve_name+0x126>
 8013ef6:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8013ef8:	b9d5      	cbnz	r5, 8013f30 <rcl_node_resolve_name+0x13c>
 8013efa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013efc:	a808      	add	r0, sp, #32
 8013efe:	601c      	str	r4, [r3, #0]
 8013f00:	f002 fb9a 	bl	8016638 <rcutils_string_map_fini>
 8013f04:	4607      	mov	r7, r0
 8013f06:	b1a8      	cbz	r0, 8013f34 <rcl_node_resolve_name+0x140>
 8013f08:	f7fa f8f6 	bl	800e0f8 <rcutils_get_error_string>
 8013f0c:	462c      	mov	r4, r5
 8013f0e:	f7fa f90b 	bl	800e128 <rcutils_reset_error>
 8013f12:	2701      	movs	r7, #1
 8013f14:	e7c9      	b.n	8013eaa <rcl_node_resolve_name+0xb6>
 8013f16:	9c07      	ldr	r4, [sp, #28]
 8013f18:	e7c2      	b.n	8013ea0 <rcl_node_resolve_name+0xac>
 8013f1a:	f7fa f8ed 	bl	800e0f8 <rcutils_get_error_string>
 8013f1e:	2701      	movs	r7, #1
 8013f20:	f7fa f902 	bl	800e128 <rcutils_reset_error>
 8013f24:	e7bc      	b.n	8013ea0 <rcl_node_resolve_name+0xac>
 8013f26:	f7fa f8e7 	bl	800e0f8 <rcutils_get_error_string>
 8013f2a:	f7fa f8fd 	bl	800e128 <rcutils_reset_error>
 8013f2e:	e7bc      	b.n	8013eaa <rcl_node_resolve_name+0xb6>
 8013f30:	2767      	movs	r7, #103	@ 0x67
 8013f32:	e7b5      	b.n	8013ea0 <rcl_node_resolve_name+0xac>
 8013f34:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013f36:	4659      	mov	r1, fp
 8013f38:	47d0      	blx	sl
 8013f3a:	4659      	mov	r1, fp
 8013f3c:	4638      	mov	r0, r7
 8013f3e:	47d0      	blx	sl
 8013f40:	e799      	b.n	8013e76 <rcl_node_resolve_name+0x82>
 8013f42:	bf00      	nop

08013f44 <rcl_service_get_rmw_handle>:
 8013f44:	b118      	cbz	r0, 8013f4e <rcl_service_get_rmw_handle+0xa>
 8013f46:	6800      	ldr	r0, [r0, #0]
 8013f48:	b108      	cbz	r0, 8013f4e <rcl_service_get_rmw_handle+0xa>
 8013f4a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013f4e:	4770      	bx	lr

08013f50 <rcl_take_request>:
 8013f50:	b570      	push	{r4, r5, r6, lr}
 8013f52:	468e      	mov	lr, r1
 8013f54:	460c      	mov	r4, r1
 8013f56:	4616      	mov	r6, r2
 8013f58:	4605      	mov	r5, r0
 8013f5a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013f5e:	b08c      	sub	sp, #48	@ 0x30
 8013f60:	f10d 0c18 	add.w	ip, sp, #24
 8013f64:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013f68:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013f6c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013f70:	b30d      	cbz	r5, 8013fb6 <rcl_take_request+0x66>
 8013f72:	682b      	ldr	r3, [r5, #0]
 8013f74:	b1fb      	cbz	r3, 8013fb6 <rcl_take_request+0x66>
 8013f76:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013f7a:	b1e0      	cbz	r0, 8013fb6 <rcl_take_request+0x66>
 8013f7c:	b336      	cbz	r6, 8013fcc <rcl_take_request+0x7c>
 8013f7e:	2300      	movs	r3, #0
 8013f80:	f88d 3007 	strb.w	r3, [sp, #7]
 8013f84:	4632      	mov	r2, r6
 8013f86:	f10d 0307 	add.w	r3, sp, #7
 8013f8a:	a902      	add	r1, sp, #8
 8013f8c:	f002 ffda 	bl	8016f44 <rmw_take_request>
 8013f90:	4605      	mov	r5, r0
 8013f92:	b198      	cbz	r0, 8013fbc <rcl_take_request+0x6c>
 8013f94:	280a      	cmp	r0, #10
 8013f96:	bf18      	it	ne
 8013f98:	2501      	movne	r5, #1
 8013f9a:	f10d 0e18 	add.w	lr, sp, #24
 8013f9e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013fa2:	46a4      	mov	ip, r4
 8013fa4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013fa8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013fac:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013fb0:	4628      	mov	r0, r5
 8013fb2:	b00c      	add	sp, #48	@ 0x30
 8013fb4:	bd70      	pop	{r4, r5, r6, pc}
 8013fb6:	f44f 7516 	mov.w	r5, #600	@ 0x258
 8013fba:	e7ee      	b.n	8013f9a <rcl_take_request+0x4a>
 8013fbc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013fc0:	f240 2359 	movw	r3, #601	@ 0x259
 8013fc4:	2a00      	cmp	r2, #0
 8013fc6:	bf08      	it	eq
 8013fc8:	461d      	moveq	r5, r3
 8013fca:	e7e6      	b.n	8013f9a <rcl_take_request+0x4a>
 8013fcc:	250b      	movs	r5, #11
 8013fce:	e7e4      	b.n	8013f9a <rcl_take_request+0x4a>

08013fd0 <rcl_send_response>:
 8013fd0:	b170      	cbz	r0, 8013ff0 <rcl_send_response+0x20>
 8013fd2:	6800      	ldr	r0, [r0, #0]
 8013fd4:	b160      	cbz	r0, 8013ff0 <rcl_send_response+0x20>
 8013fd6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013fda:	b148      	cbz	r0, 8013ff0 <rcl_send_response+0x20>
 8013fdc:	b159      	cbz	r1, 8013ff6 <rcl_send_response+0x26>
 8013fde:	b510      	push	{r4, lr}
 8013fe0:	b15a      	cbz	r2, 8013ffa <rcl_send_response+0x2a>
 8013fe2:	f003 f80d 	bl	8017000 <rmw_send_response>
 8013fe6:	b110      	cbz	r0, 8013fee <rcl_send_response+0x1e>
 8013fe8:	2802      	cmp	r0, #2
 8013fea:	bf18      	it	ne
 8013fec:	2001      	movne	r0, #1
 8013fee:	bd10      	pop	{r4, pc}
 8013ff0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8013ff4:	4770      	bx	lr
 8013ff6:	200b      	movs	r0, #11
 8013ff8:	4770      	bx	lr
 8013ffa:	200b      	movs	r0, #11
 8013ffc:	bd10      	pop	{r4, pc}
 8013ffe:	bf00      	nop

08014000 <rcl_service_is_valid>:
 8014000:	b130      	cbz	r0, 8014010 <rcl_service_is_valid+0x10>
 8014002:	6800      	ldr	r0, [r0, #0]
 8014004:	b120      	cbz	r0, 8014010 <rcl_service_is_valid+0x10>
 8014006:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801400a:	3800      	subs	r0, #0
 801400c:	bf18      	it	ne
 801400e:	2001      	movne	r0, #1
 8014010:	4770      	bx	lr
 8014012:	bf00      	nop

08014014 <rcl_get_zero_initialized_subscription>:
 8014014:	4b01      	ldr	r3, [pc, #4]	@ (801401c <rcl_get_zero_initialized_subscription+0x8>)
 8014016:	6818      	ldr	r0, [r3, #0]
 8014018:	4770      	bx	lr
 801401a:	bf00      	nop
 801401c:	0801ad98 	.word	0x0801ad98

08014020 <rcl_subscription_init>:
 8014020:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014024:	b089      	sub	sp, #36	@ 0x24
 8014026:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014028:	b1d6      	cbz	r6, 8014060 <rcl_subscription_init+0x40>
 801402a:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 801402e:	4604      	mov	r4, r0
 8014030:	4648      	mov	r0, r9
 8014032:	460d      	mov	r5, r1
 8014034:	4690      	mov	r8, r2
 8014036:	461f      	mov	r7, r3
 8014038:	f7fa f850 	bl	800e0dc <rcutils_allocator_is_valid>
 801403c:	b180      	cbz	r0, 8014060 <rcl_subscription_init+0x40>
 801403e:	b17c      	cbz	r4, 8014060 <rcl_subscription_init+0x40>
 8014040:	4628      	mov	r0, r5
 8014042:	f7ff fe83 	bl	8013d4c <rcl_node_is_valid>
 8014046:	2800      	cmp	r0, #0
 8014048:	d054      	beq.n	80140f4 <rcl_subscription_init+0xd4>
 801404a:	f1b8 0f00 	cmp.w	r8, #0
 801404e:	d007      	beq.n	8014060 <rcl_subscription_init+0x40>
 8014050:	b137      	cbz	r7, 8014060 <rcl_subscription_init+0x40>
 8014052:	6823      	ldr	r3, [r4, #0]
 8014054:	b14b      	cbz	r3, 801406a <rcl_subscription_init+0x4a>
 8014056:	2764      	movs	r7, #100	@ 0x64
 8014058:	4638      	mov	r0, r7
 801405a:	b009      	add	sp, #36	@ 0x24
 801405c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014060:	270b      	movs	r7, #11
 8014062:	4638      	mov	r0, r7
 8014064:	b009      	add	sp, #36	@ 0x24
 8014066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801406a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 801406e:	aa07      	add	r2, sp, #28
 8014070:	9205      	str	r2, [sp, #20]
 8014072:	9307      	str	r3, [sp, #28]
 8014074:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8014078:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801407c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014080:	4639      	mov	r1, r7
 8014082:	e899 000c 	ldmia.w	r9, {r2, r3}
 8014086:	4628      	mov	r0, r5
 8014088:	f7ff feb4 	bl	8013df4 <rcl_node_resolve_name>
 801408c:	4607      	mov	r7, r0
 801408e:	2800      	cmp	r0, #0
 8014090:	d15f      	bne.n	8014152 <rcl_subscription_init+0x132>
 8014092:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014096:	21c8      	movs	r1, #200	@ 0xc8
 8014098:	2001      	movs	r0, #1
 801409a:	4798      	blx	r3
 801409c:	6020      	str	r0, [r4, #0]
 801409e:	2800      	cmp	r0, #0
 80140a0:	d05d      	beq.n	801415e <rcl_subscription_init+0x13e>
 80140a2:	4628      	mov	r0, r5
 80140a4:	f7ff fe74 	bl	8013d90 <rcl_node_get_rmw_handle>
 80140a8:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 80140ac:	9300      	str	r3, [sp, #0]
 80140ae:	9a07      	ldr	r2, [sp, #28]
 80140b0:	6827      	ldr	r7, [r4, #0]
 80140b2:	4641      	mov	r1, r8
 80140b4:	4633      	mov	r3, r6
 80140b6:	f7fa fea1 	bl	800edfc <rmw_create_subscription>
 80140ba:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 80140be:	6827      	ldr	r7, [r4, #0]
 80140c0:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80140c4:	b348      	cbz	r0, 801411a <rcl_subscription_init+0xfa>
 80140c6:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 80140ca:	f7fa ff79 	bl	800efc0 <rmw_subscription_get_actual_qos>
 80140ce:	4607      	mov	r7, r0
 80140d0:	b9a8      	cbnz	r0, 80140fe <rcl_subscription_init+0xde>
 80140d2:	6820      	ldr	r0, [r4, #0]
 80140d4:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 80140d8:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 80140dc:	2270      	movs	r2, #112	@ 0x70
 80140de:	4631      	mov	r1, r6
 80140e0:	f005 f9b9 	bl	8019456 <memcpy>
 80140e4:	9807      	ldr	r0, [sp, #28]
 80140e6:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 80140e8:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 80140ea:	4798      	blx	r3
 80140ec:	4638      	mov	r0, r7
 80140ee:	b009      	add	sp, #36	@ 0x24
 80140f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140f4:	27c8      	movs	r7, #200	@ 0xc8
 80140f6:	4638      	mov	r0, r7
 80140f8:	b009      	add	sp, #36	@ 0x24
 80140fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140fe:	6827      	ldr	r7, [r4, #0]
 8014100:	b32f      	cbz	r7, 801414e <rcl_subscription_init+0x12e>
 8014102:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8014106:	b14b      	cbz	r3, 801411c <rcl_subscription_init+0xfc>
 8014108:	4628      	mov	r0, r5
 801410a:	f7ff fe41 	bl	8013d90 <rcl_node_get_rmw_handle>
 801410e:	6823      	ldr	r3, [r4, #0]
 8014110:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8014114:	f7fa ff64 	bl	800efe0 <rmw_destroy_subscription>
 8014118:	6827      	ldr	r7, [r4, #0]
 801411a:	b197      	cbz	r7, 8014142 <rcl_subscription_init+0x122>
 801411c:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8014120:	4628      	mov	r0, r5
 8014122:	f7f9 ffdb 	bl	800e0dc <rcutils_allocator_is_valid>
 8014126:	b158      	cbz	r0, 8014140 <rcl_subscription_init+0x120>
 8014128:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801412a:	b148      	cbz	r0, 8014140 <rcl_subscription_init+0x120>
 801412c:	4629      	mov	r1, r5
 801412e:	f002 fb07 	bl	8016740 <rmw_subscription_content_filter_options_fini>
 8014132:	4605      	mov	r5, r0
 8014134:	b9b8      	cbnz	r0, 8014166 <rcl_subscription_init+0x146>
 8014136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014138:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801413a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801413c:	4798      	blx	r3
 801413e:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8014140:	6827      	ldr	r7, [r4, #0]
 8014142:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014144:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014146:	4638      	mov	r0, r7
 8014148:	4798      	blx	r3
 801414a:	2300      	movs	r3, #0
 801414c:	6023      	str	r3, [r4, #0]
 801414e:	2701      	movs	r7, #1
 8014150:	e7c8      	b.n	80140e4 <rcl_subscription_init+0xc4>
 8014152:	2867      	cmp	r0, #103	@ 0x67
 8014154:	d0c6      	beq.n	80140e4 <rcl_subscription_init+0xc4>
 8014156:	2869      	cmp	r0, #105	@ 0x69
 8014158:	d003      	beq.n	8014162 <rcl_subscription_init+0x142>
 801415a:	280a      	cmp	r0, #10
 801415c:	d1f7      	bne.n	801414e <rcl_subscription_init+0x12e>
 801415e:	270a      	movs	r7, #10
 8014160:	e7c0      	b.n	80140e4 <rcl_subscription_init+0xc4>
 8014162:	2767      	movs	r7, #103	@ 0x67
 8014164:	e7be      	b.n	80140e4 <rcl_subscription_init+0xc4>
 8014166:	f7ff fb0d 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 801416a:	6827      	ldr	r7, [r4, #0]
 801416c:	e7e9      	b.n	8014142 <rcl_subscription_init+0x122>
 801416e:	bf00      	nop

08014170 <rcl_subscription_get_default_options>:
 8014170:	b570      	push	{r4, r5, r6, lr}
 8014172:	4d14      	ldr	r5, [pc, #80]	@ (80141c4 <rcl_subscription_get_default_options+0x54>)
 8014174:	4914      	ldr	r1, [pc, #80]	@ (80141c8 <rcl_subscription_get_default_options+0x58>)
 8014176:	b08a      	sub	sp, #40	@ 0x28
 8014178:	4604      	mov	r4, r0
 801417a:	2250      	movs	r2, #80	@ 0x50
 801417c:	4628      	mov	r0, r5
 801417e:	f005 f96a 	bl	8019456 <memcpy>
 8014182:	a804      	add	r0, sp, #16
 8014184:	f7f9 ff9c 	bl	800e0c0 <rcutils_get_default_allocator>
 8014188:	f10d 0c10 	add.w	ip, sp, #16
 801418c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014190:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 8014194:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014198:	466e      	mov	r6, sp
 801419a:	f8dc 3000 	ldr.w	r3, [ip]
 801419e:	f8ce 3000 	str.w	r3, [lr]
 80141a2:	4630      	mov	r0, r6
 80141a4:	f002 fae6 	bl	8016774 <rmw_get_default_subscription_options>
 80141a8:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80141ac:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 80141b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80141b4:	2270      	movs	r2, #112	@ 0x70
 80141b6:	4629      	mov	r1, r5
 80141b8:	4620      	mov	r0, r4
 80141ba:	f005 f94c 	bl	8019456 <memcpy>
 80141be:	4620      	mov	r0, r4
 80141c0:	b00a      	add	sp, #40	@ 0x28
 80141c2:	bd70      	pop	{r4, r5, r6, pc}
 80141c4:	2000adb8 	.word	0x2000adb8
 80141c8:	0801ada0 	.word	0x0801ada0

080141cc <rcl_take>:
 80141cc:	2800      	cmp	r0, #0
 80141ce:	d04a      	beq.n	8014266 <rcl_take+0x9a>
 80141d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141d4:	4604      	mov	r4, r0
 80141d6:	6800      	ldr	r0, [r0, #0]
 80141d8:	b0a4      	sub	sp, #144	@ 0x90
 80141da:	2800      	cmp	r0, #0
 80141dc:	d03b      	beq.n	8014256 <rcl_take+0x8a>
 80141de:	461f      	mov	r7, r3
 80141e0:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d036      	beq.n	8014256 <rcl_take+0x8a>
 80141e8:	460e      	mov	r6, r1
 80141ea:	2900      	cmp	r1, #0
 80141ec:	d039      	beq.n	8014262 <rcl_take+0x96>
 80141ee:	4615      	mov	r5, r2
 80141f0:	2a00      	cmp	r2, #0
 80141f2:	d03c      	beq.n	801426e <rcl_take+0xa2>
 80141f4:	a802      	add	r0, sp, #8
 80141f6:	f002 fb47 	bl	8016888 <rmw_get_zero_initialized_message_info>
 80141fa:	f10d 0c08 	add.w	ip, sp, #8
 80141fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014202:	46ae      	mov	lr, r5
 8014204:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014208:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801420c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014210:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014214:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014218:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 801421c:	f04f 0800 	mov.w	r8, #0
 8014220:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8014224:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 8014228:	6822      	ldr	r2, [r4, #0]
 801422a:	462b      	mov	r3, r5
 801422c:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 8014230:	9700      	str	r7, [sp, #0]
 8014232:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 8014236:	4631      	mov	r1, r6
 8014238:	f002 ff88 	bl	801714c <rmw_take_with_info>
 801423c:	4603      	mov	r3, r0
 801423e:	b9c0      	cbnz	r0, 8014272 <rcl_take+0xa6>
 8014240:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 8014244:	f240 1291 	movw	r2, #401	@ 0x191
 8014248:	2900      	cmp	r1, #0
 801424a:	bf08      	it	eq
 801424c:	4613      	moveq	r3, r2
 801424e:	4618      	mov	r0, r3
 8014250:	b024      	add	sp, #144	@ 0x90
 8014252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014256:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801425a:	4618      	mov	r0, r3
 801425c:	b024      	add	sp, #144	@ 0x90
 801425e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014262:	230b      	movs	r3, #11
 8014264:	e7f3      	b.n	801424e <rcl_take+0x82>
 8014266:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801426a:	4618      	mov	r0, r3
 801426c:	4770      	bx	lr
 801426e:	ad14      	add	r5, sp, #80	@ 0x50
 8014270:	e7c0      	b.n	80141f4 <rcl_take+0x28>
 8014272:	f7ff fa87 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 8014276:	4603      	mov	r3, r0
 8014278:	e7e9      	b.n	801424e <rcl_take+0x82>
 801427a:	bf00      	nop

0801427c <rcl_subscription_get_rmw_handle>:
 801427c:	b118      	cbz	r0, 8014286 <rcl_subscription_get_rmw_handle+0xa>
 801427e:	6800      	ldr	r0, [r0, #0]
 8014280:	b108      	cbz	r0, 8014286 <rcl_subscription_get_rmw_handle+0xa>
 8014282:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 8014286:	4770      	bx	lr

08014288 <rcl_subscription_is_valid>:
 8014288:	b130      	cbz	r0, 8014298 <rcl_subscription_is_valid+0x10>
 801428a:	6800      	ldr	r0, [r0, #0]
 801428c:	b120      	cbz	r0, 8014298 <rcl_subscription_is_valid+0x10>
 801428e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 8014292:	3800      	subs	r0, #0
 8014294:	bf18      	it	ne
 8014296:	2001      	movne	r0, #1
 8014298:	4770      	bx	lr
 801429a:	bf00      	nop

0801429c <rcl_get_system_time>:
 801429c:	4608      	mov	r0, r1
 801429e:	f7f9 bf5f 	b.w	800e160 <rcutils_system_time_now>
 80142a2:	bf00      	nop

080142a4 <rcl_get_steady_time>:
 80142a4:	4608      	mov	r0, r1
 80142a6:	f7f9 bf83 	b.w	800e1b0 <rcutils_steady_time_now>
 80142aa:	bf00      	nop

080142ac <rcl_get_ros_time>:
 80142ac:	7a03      	ldrb	r3, [r0, #8]
 80142ae:	b510      	push	{r4, lr}
 80142b0:	460c      	mov	r4, r1
 80142b2:	b133      	cbz	r3, 80142c2 <rcl_get_ros_time+0x16>
 80142b4:	2105      	movs	r1, #5
 80142b6:	f001 fef3 	bl	80160a0 <__atomic_load_8>
 80142ba:	e9c4 0100 	strd	r0, r1, [r4]
 80142be:	2000      	movs	r0, #0
 80142c0:	bd10      	pop	{r4, pc}
 80142c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142c6:	4608      	mov	r0, r1
 80142c8:	f7f9 bf4a 	b.w	800e160 <rcutils_system_time_now>

080142cc <rcl_clock_init>:
 80142cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142ce:	4605      	mov	r5, r0
 80142d0:	4610      	mov	r0, r2
 80142d2:	4614      	mov	r4, r2
 80142d4:	460e      	mov	r6, r1
 80142d6:	f7f9 ff01 	bl	800e0dc <rcutils_allocator_is_valid>
 80142da:	b128      	cbz	r0, 80142e8 <rcl_clock_init+0x1c>
 80142dc:	2d03      	cmp	r5, #3
 80142de:	d803      	bhi.n	80142e8 <rcl_clock_init+0x1c>
 80142e0:	e8df f005 	tbb	[pc, r5]
 80142e4:	06532e1d 	.word	0x06532e1d
 80142e8:	f04f 0c0b 	mov.w	ip, #11
 80142ec:	4660      	mov	r0, ip
 80142ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80142f0:	2e00      	cmp	r6, #0
 80142f2:	d0f9      	beq.n	80142e8 <rcl_clock_init+0x1c>
 80142f4:	2c00      	cmp	r4, #0
 80142f6:	d0f7      	beq.n	80142e8 <rcl_clock_init+0x1c>
 80142f8:	2300      	movs	r3, #0
 80142fa:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80142fe:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 80143b4 <rcl_clock_init+0xe8>
 8014302:	6133      	str	r3, [r6, #16]
 8014304:	f106 0514 	add.w	r5, r6, #20
 8014308:	469c      	mov	ip, r3
 801430a:	2703      	movs	r7, #3
 801430c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801430e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014310:	6823      	ldr	r3, [r4, #0]
 8014312:	602b      	str	r3, [r5, #0]
 8014314:	7037      	strb	r7, [r6, #0]
 8014316:	f8c6 e00c 	str.w	lr, [r6, #12]
 801431a:	4660      	mov	r0, ip
 801431c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801431e:	2e00      	cmp	r6, #0
 8014320:	d0e2      	beq.n	80142e8 <rcl_clock_init+0x1c>
 8014322:	2300      	movs	r3, #0
 8014324:	7033      	strb	r3, [r6, #0]
 8014326:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801432a:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801432e:	469c      	mov	ip, r3
 8014330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014332:	f106 0514 	add.w	r5, r6, #20
 8014336:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014338:	6823      	ldr	r3, [r4, #0]
 801433a:	602b      	str	r3, [r5, #0]
 801433c:	4660      	mov	r0, ip
 801433e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014340:	2e00      	cmp	r6, #0
 8014342:	d0d1      	beq.n	80142e8 <rcl_clock_init+0x1c>
 8014344:	2c00      	cmp	r4, #0
 8014346:	d0cf      	beq.n	80142e8 <rcl_clock_init+0x1c>
 8014348:	2700      	movs	r7, #0
 801434a:	7037      	strb	r7, [r6, #0]
 801434c:	46a4      	mov	ip, r4
 801434e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014352:	f106 0514 	add.w	r5, r6, #20
 8014356:	e9c6 7701 	strd	r7, r7, [r6, #4]
 801435a:	e9c6 7703 	strd	r7, r7, [r6, #12]
 801435e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014360:	f8dc 3000 	ldr.w	r3, [ip]
 8014364:	602b      	str	r3, [r5, #0]
 8014366:	6921      	ldr	r1, [r4, #16]
 8014368:	6823      	ldr	r3, [r4, #0]
 801436a:	2010      	movs	r0, #16
 801436c:	4798      	blx	r3
 801436e:	6130      	str	r0, [r6, #16]
 8014370:	b1d0      	cbz	r0, 80143a8 <rcl_clock_init+0xdc>
 8014372:	2200      	movs	r2, #0
 8014374:	2300      	movs	r3, #0
 8014376:	e9c0 2300 	strd	r2, r3, [r0]
 801437a:	2301      	movs	r3, #1
 801437c:	7207      	strb	r7, [r0, #8]
 801437e:	4a0c      	ldr	r2, [pc, #48]	@ (80143b0 <rcl_clock_init+0xe4>)
 8014380:	7033      	strb	r3, [r6, #0]
 8014382:	46bc      	mov	ip, r7
 8014384:	60f2      	str	r2, [r6, #12]
 8014386:	4660      	mov	r0, ip
 8014388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801438a:	2e00      	cmp	r6, #0
 801438c:	d0ac      	beq.n	80142e8 <rcl_clock_init+0x1c>
 801438e:	2c00      	cmp	r4, #0
 8014390:	d0aa      	beq.n	80142e8 <rcl_clock_init+0x1c>
 8014392:	2300      	movs	r3, #0
 8014394:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014398:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 80143b8 <rcl_clock_init+0xec>
 801439c:	6133      	str	r3, [r6, #16]
 801439e:	f106 0514 	add.w	r5, r6, #20
 80143a2:	469c      	mov	ip, r3
 80143a4:	2702      	movs	r7, #2
 80143a6:	e7b1      	b.n	801430c <rcl_clock_init+0x40>
 80143a8:	f04f 0c0a 	mov.w	ip, #10
 80143ac:	e79e      	b.n	80142ec <rcl_clock_init+0x20>
 80143ae:	bf00      	nop
 80143b0:	080142ad 	.word	0x080142ad
 80143b4:	080142a5 	.word	0x080142a5
 80143b8:	0801429d 	.word	0x0801429d

080143bc <rcl_clock_get_now>:
 80143bc:	b140      	cbz	r0, 80143d0 <rcl_clock_get_now+0x14>
 80143be:	b139      	cbz	r1, 80143d0 <rcl_clock_get_now+0x14>
 80143c0:	7803      	ldrb	r3, [r0, #0]
 80143c2:	b11b      	cbz	r3, 80143cc <rcl_clock_get_now+0x10>
 80143c4:	68c3      	ldr	r3, [r0, #12]
 80143c6:	b10b      	cbz	r3, 80143cc <rcl_clock_get_now+0x10>
 80143c8:	6900      	ldr	r0, [r0, #16]
 80143ca:	4718      	bx	r3
 80143cc:	2001      	movs	r0, #1
 80143ce:	4770      	bx	lr
 80143d0:	200b      	movs	r0, #11
 80143d2:	4770      	bx	lr

080143d4 <rcl_clock_add_jump_callback>:
 80143d4:	b082      	sub	sp, #8
 80143d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143da:	a906      	add	r1, sp, #24
 80143dc:	e881 000c 	stmia.w	r1, {r2, r3}
 80143e0:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 80143e4:	b320      	cbz	r0, 8014430 <rcl_clock_add_jump_callback+0x5c>
 80143e6:	4604      	mov	r4, r0
 80143e8:	3014      	adds	r0, #20
 80143ea:	f7f9 fe77 	bl	800e0dc <rcutils_allocator_is_valid>
 80143ee:	b1f8      	cbz	r0, 8014430 <rcl_clock_add_jump_callback+0x5c>
 80143f0:	b1f6      	cbz	r6, 8014430 <rcl_clock_add_jump_callback+0x5c>
 80143f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	db1b      	blt.n	8014430 <rcl_clock_add_jump_callback+0x5c>
 80143f8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80143fc:	2a01      	cmp	r2, #1
 80143fe:	f173 0300 	sbcs.w	r3, r3, #0
 8014402:	da15      	bge.n	8014430 <rcl_clock_add_jump_callback+0x5c>
 8014404:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 8014408:	2f00      	cmp	r7, #0
 801440a:	d042      	beq.n	8014492 <rcl_clock_add_jump_callback+0xbe>
 801440c:	2300      	movs	r3, #0
 801440e:	4602      	mov	r2, r0
 8014410:	e003      	b.n	801441a <rcl_clock_add_jump_callback+0x46>
 8014412:	42bb      	cmp	r3, r7
 8014414:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8014418:	d011      	beq.n	801443e <rcl_clock_add_jump_callback+0x6a>
 801441a:	6811      	ldr	r1, [r2, #0]
 801441c:	42b1      	cmp	r1, r6
 801441e:	f103 0301 	add.w	r3, r3, #1
 8014422:	d1f6      	bne.n	8014412 <rcl_clock_add_jump_callback+0x3e>
 8014424:	6a11      	ldr	r1, [r2, #32]
 8014426:	42a9      	cmp	r1, r5
 8014428:	d1f3      	bne.n	8014412 <rcl_clock_add_jump_callback+0x3e>
 801442a:	f04f 0e01 	mov.w	lr, #1
 801442e:	e001      	b.n	8014434 <rcl_clock_add_jump_callback+0x60>
 8014430:	f04f 0e0b 	mov.w	lr, #11
 8014434:	4670      	mov	r0, lr
 8014436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801443a:	b002      	add	sp, #8
 801443c:	4770      	bx	lr
 801443e:	3301      	adds	r3, #1
 8014440:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014444:	00d9      	lsls	r1, r3, #3
 8014446:	69e3      	ldr	r3, [r4, #28]
 8014448:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801444a:	4798      	blx	r3
 801444c:	b1f0      	cbz	r0, 801448c <rcl_clock_add_jump_callback+0xb8>
 801444e:	68a3      	ldr	r3, [r4, #8]
 8014450:	6060      	str	r0, [r4, #4]
 8014452:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8014456:	f10d 0c18 	add.w	ip, sp, #24
 801445a:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 801445e:	f103 0801 	add.w	r8, r3, #1
 8014462:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8014466:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801446a:	f106 0708 	add.w	r7, r6, #8
 801446e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014470:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014474:	f04f 0e00 	mov.w	lr, #0
 8014478:	e887 0003 	stmia.w	r7, {r0, r1}
 801447c:	6235      	str	r5, [r6, #32]
 801447e:	4670      	mov	r0, lr
 8014480:	f8c4 8008 	str.w	r8, [r4, #8]
 8014484:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014488:	b002      	add	sp, #8
 801448a:	4770      	bx	lr
 801448c:	f04f 0e0a 	mov.w	lr, #10
 8014490:	e7d0      	b.n	8014434 <rcl_clock_add_jump_callback+0x60>
 8014492:	2128      	movs	r1, #40	@ 0x28
 8014494:	e7d7      	b.n	8014446 <rcl_clock_add_jump_callback+0x72>
 8014496:	bf00      	nop

08014498 <rcl_clock_remove_jump_callback>:
 8014498:	2800      	cmp	r0, #0
 801449a:	d057      	beq.n	801454c <rcl_clock_remove_jump_callback+0xb4>
 801449c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144a0:	4605      	mov	r5, r0
 80144a2:	3014      	adds	r0, #20
 80144a4:	4688      	mov	r8, r1
 80144a6:	4692      	mov	sl, r2
 80144a8:	f7f9 fe18 	bl	800e0dc <rcutils_allocator_is_valid>
 80144ac:	2800      	cmp	r0, #0
 80144ae:	d03b      	beq.n	8014528 <rcl_clock_remove_jump_callback+0x90>
 80144b0:	f1b8 0f00 	cmp.w	r8, #0
 80144b4:	d038      	beq.n	8014528 <rcl_clock_remove_jump_callback+0x90>
 80144b6:	68ae      	ldr	r6, [r5, #8]
 80144b8:	b166      	cbz	r6, 80144d4 <rcl_clock_remove_jump_callback+0x3c>
 80144ba:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80144be:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80144c2:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 80144c6:	464c      	mov	r4, r9
 80144c8:	6823      	ldr	r3, [r4, #0]
 80144ca:	4543      	cmp	r3, r8
 80144cc:	d005      	beq.n	80144da <rcl_clock_remove_jump_callback+0x42>
 80144ce:	3428      	adds	r4, #40	@ 0x28
 80144d0:	42a7      	cmp	r7, r4
 80144d2:	d1f9      	bne.n	80144c8 <rcl_clock_remove_jump_callback+0x30>
 80144d4:	2001      	movs	r0, #1
 80144d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144da:	6a23      	ldr	r3, [r4, #32]
 80144dc:	3428      	adds	r4, #40	@ 0x28
 80144de:	42bc      	cmp	r4, r7
 80144e0:	d02d      	beq.n	801453e <rcl_clock_remove_jump_callback+0xa6>
 80144e2:	4553      	cmp	r3, sl
 80144e4:	d1f0      	bne.n	80144c8 <rcl_clock_remove_jump_callback+0x30>
 80144e6:	46a6      	mov	lr, r4
 80144e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144ec:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 80144f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144fc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014500:	3428      	adds	r4, #40	@ 0x28
 8014502:	42a7      	cmp	r7, r4
 8014504:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014508:	d1ed      	bne.n	80144e6 <rcl_clock_remove_jump_callback+0x4e>
 801450a:	3e01      	subs	r6, #1
 801450c:	60ae      	str	r6, [r5, #8]
 801450e:	b176      	cbz	r6, 801452e <rcl_clock_remove_jump_callback+0x96>
 8014510:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8014514:	69eb      	ldr	r3, [r5, #28]
 8014516:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014518:	00f1      	lsls	r1, r6, #3
 801451a:	4648      	mov	r0, r9
 801451c:	4798      	blx	r3
 801451e:	b1b8      	cbz	r0, 8014550 <rcl_clock_remove_jump_callback+0xb8>
 8014520:	6068      	str	r0, [r5, #4]
 8014522:	2000      	movs	r0, #0
 8014524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014528:	200b      	movs	r0, #11
 801452a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801452e:	4648      	mov	r0, r9
 8014530:	69ab      	ldr	r3, [r5, #24]
 8014532:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8014534:	4798      	blx	r3
 8014536:	606e      	str	r6, [r5, #4]
 8014538:	4630      	mov	r0, r6
 801453a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801453e:	4553      	cmp	r3, sl
 8014540:	d1c8      	bne.n	80144d4 <rcl_clock_remove_jump_callback+0x3c>
 8014542:	3e01      	subs	r6, #1
 8014544:	60ae      	str	r6, [r5, #8]
 8014546:	2e00      	cmp	r6, #0
 8014548:	d1e2      	bne.n	8014510 <rcl_clock_remove_jump_callback+0x78>
 801454a:	e7f0      	b.n	801452e <rcl_clock_remove_jump_callback+0x96>
 801454c:	200b      	movs	r0, #11
 801454e:	4770      	bx	lr
 8014550:	200a      	movs	r0, #10
 8014552:	e7ea      	b.n	801452a <rcl_clock_remove_jump_callback+0x92>

08014554 <_rcl_timer_time_jump>:
 8014554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014558:	4605      	mov	r5, r0
 801455a:	b084      	sub	sp, #16
 801455c:	4614      	mov	r4, r2
 801455e:	b131      	cbz	r1, 801456e <_rcl_timer_time_jump+0x1a>
 8014560:	7803      	ldrb	r3, [r0, #0]
 8014562:	3b02      	subs	r3, #2
 8014564:	2b01      	cmp	r3, #1
 8014566:	d93f      	bls.n	80145e8 <_rcl_timer_time_jump+0x94>
 8014568:	b004      	add	sp, #16
 801456a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801456e:	6813      	ldr	r3, [r2, #0]
 8014570:	a902      	add	r1, sp, #8
 8014572:	6818      	ldr	r0, [r3, #0]
 8014574:	f7ff ff22 	bl	80143bc <rcl_clock_get_now>
 8014578:	2800      	cmp	r0, #0
 801457a:	d1f5      	bne.n	8014568 <_rcl_timer_time_jump+0x14>
 801457c:	6820      	ldr	r0, [r4, #0]
 801457e:	2105      	movs	r1, #5
 8014580:	3020      	adds	r0, #32
 8014582:	f001 fd8d 	bl	80160a0 <__atomic_load_8>
 8014586:	6823      	ldr	r3, [r4, #0]
 8014588:	4681      	mov	r9, r0
 801458a:	4688      	mov	r8, r1
 801458c:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 8014590:	2105      	movs	r1, #5
 8014592:	f001 fd85 	bl	80160a0 <__atomic_load_8>
 8014596:	4607      	mov	r7, r0
 8014598:	6820      	ldr	r0, [r4, #0]
 801459a:	460e      	mov	r6, r1
 801459c:	3018      	adds	r0, #24
 801459e:	2105      	movs	r1, #5
 80145a0:	f001 fd7e 	bl	80160a0 <__atomic_load_8>
 80145a4:	782b      	ldrb	r3, [r5, #0]
 80145a6:	9a02      	ldr	r2, [sp, #8]
 80145a8:	3b02      	subs	r3, #2
 80145aa:	2b01      	cmp	r3, #1
 80145ac:	460d      	mov	r5, r1
 80145ae:	9b03      	ldr	r3, [sp, #12]
 80145b0:	4682      	mov	sl, r0
 80145b2:	d937      	bls.n	8014624 <_rcl_timer_time_jump+0xd0>
 80145b4:	42ba      	cmp	r2, r7
 80145b6:	eb73 0106 	sbcs.w	r1, r3, r6
 80145ba:	da5f      	bge.n	801467c <_rcl_timer_time_jump+0x128>
 80145bc:	454a      	cmp	r2, r9
 80145be:	eb73 0108 	sbcs.w	r1, r3, r8
 80145c2:	dad1      	bge.n	8014568 <_rcl_timer_time_jump+0x14>
 80145c4:	6820      	ldr	r0, [r4, #0]
 80145c6:	eb1a 0202 	adds.w	r2, sl, r2
 80145ca:	eb43 0305 	adc.w	r3, r3, r5
 80145ce:	2505      	movs	r5, #5
 80145d0:	3028      	adds	r0, #40	@ 0x28
 80145d2:	9500      	str	r5, [sp, #0]
 80145d4:	f001 fd9a 	bl	801610c <__atomic_store_8>
 80145d8:	6820      	ldr	r0, [r4, #0]
 80145da:	9500      	str	r5, [sp, #0]
 80145dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80145e0:	3020      	adds	r0, #32
 80145e2:	f001 fd93 	bl	801610c <__atomic_store_8>
 80145e6:	e7bf      	b.n	8014568 <_rcl_timer_time_jump+0x14>
 80145e8:	6813      	ldr	r3, [r2, #0]
 80145ea:	a902      	add	r1, sp, #8
 80145ec:	6818      	ldr	r0, [r3, #0]
 80145ee:	f7ff fee5 	bl	80143bc <rcl_clock_get_now>
 80145f2:	2800      	cmp	r0, #0
 80145f4:	d1b8      	bne.n	8014568 <_rcl_timer_time_jump+0x14>
 80145f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80145fa:	4313      	orrs	r3, r2
 80145fc:	d0b4      	beq.n	8014568 <_rcl_timer_time_jump+0x14>
 80145fe:	6820      	ldr	r0, [r4, #0]
 8014600:	2105      	movs	r1, #5
 8014602:	3028      	adds	r0, #40	@ 0x28
 8014604:	f001 fd4c 	bl	80160a0 <__atomic_load_8>
 8014608:	9d02      	ldr	r5, [sp, #8]
 801460a:	9b03      	ldr	r3, [sp, #12]
 801460c:	4602      	mov	r2, r0
 801460e:	6820      	ldr	r0, [r4, #0]
 8014610:	1b52      	subs	r2, r2, r5
 8014612:	f04f 0405 	mov.w	r4, #5
 8014616:	9400      	str	r4, [sp, #0]
 8014618:	eb61 0303 	sbc.w	r3, r1, r3
 801461c:	3030      	adds	r0, #48	@ 0x30
 801461e:	f001 fd75 	bl	801610c <__atomic_store_8>
 8014622:	e7a1      	b.n	8014568 <_rcl_timer_time_jump+0x14>
 8014624:	4313      	orrs	r3, r2
 8014626:	d09f      	beq.n	8014568 <_rcl_timer_time_jump+0x14>
 8014628:	6820      	ldr	r0, [r4, #0]
 801462a:	f04f 0805 	mov.w	r8, #5
 801462e:	2300      	movs	r3, #0
 8014630:	f8cd 8000 	str.w	r8, [sp]
 8014634:	3030      	adds	r0, #48	@ 0x30
 8014636:	2200      	movs	r2, #0
 8014638:	f001 fd9e 	bl	8016178 <__atomic_exchange_8>
 801463c:	ea51 0300 	orrs.w	r3, r1, r0
 8014640:	4606      	mov	r6, r0
 8014642:	460f      	mov	r7, r1
 8014644:	d090      	beq.n	8014568 <_rcl_timer_time_jump+0x14>
 8014646:	9a02      	ldr	r2, [sp, #8]
 8014648:	9b03      	ldr	r3, [sp, #12]
 801464a:	f8cd 8000 	str.w	r8, [sp]
 801464e:	1a12      	subs	r2, r2, r0
 8014650:	6820      	ldr	r0, [r4, #0]
 8014652:	eb63 0301 	sbc.w	r3, r3, r1
 8014656:	eb12 020a 	adds.w	r2, r2, sl
 801465a:	eb43 0305 	adc.w	r3, r3, r5
 801465e:	3028      	adds	r0, #40	@ 0x28
 8014660:	f001 fd54 	bl	801610c <__atomic_store_8>
 8014664:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014668:	f8cd 8000 	str.w	r8, [sp]
 801466c:	6820      	ldr	r0, [r4, #0]
 801466e:	1b92      	subs	r2, r2, r6
 8014670:	eb63 0307 	sbc.w	r3, r3, r7
 8014674:	3020      	adds	r0, #32
 8014676:	f001 fd49 	bl	801610c <__atomic_store_8>
 801467a:	e775      	b.n	8014568 <_rcl_timer_time_jump+0x14>
 801467c:	6820      	ldr	r0, [r4, #0]
 801467e:	3008      	adds	r0, #8
 8014680:	f004 f8e8 	bl	8018854 <rcl_trigger_guard_condition>
 8014684:	e770      	b.n	8014568 <_rcl_timer_time_jump+0x14>
 8014686:	bf00      	nop

08014688 <rcl_get_zero_initialized_timer>:
 8014688:	4b01      	ldr	r3, [pc, #4]	@ (8014690 <rcl_get_zero_initialized_timer+0x8>)
 801468a:	6818      	ldr	r0, [r3, #0]
 801468c:	4770      	bx	lr
 801468e:	bf00      	nop
 8014690:	0801adf0 	.word	0x0801adf0
 8014694:	00000000 	.word	0x00000000

08014698 <rcl_timer_init>:
 8014698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801469c:	b0aa      	sub	sp, #168	@ 0xa8
 801469e:	4604      	mov	r4, r0
 80146a0:	a835      	add	r0, sp, #212	@ 0xd4
 80146a2:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 80146a6:	460d      	mov	r5, r1
 80146a8:	4692      	mov	sl, r2
 80146aa:	f7f9 fd17 	bl	800e0dc <rcutils_allocator_is_valid>
 80146ae:	2800      	cmp	r0, #0
 80146b0:	d064      	beq.n	801477c <rcl_timer_init+0xe4>
 80146b2:	2c00      	cmp	r4, #0
 80146b4:	d062      	beq.n	801477c <rcl_timer_init+0xe4>
 80146b6:	2d00      	cmp	r5, #0
 80146b8:	d060      	beq.n	801477c <rcl_timer_init+0xe4>
 80146ba:	2f00      	cmp	r7, #0
 80146bc:	db5e      	blt.n	801477c <rcl_timer_init+0xe4>
 80146be:	6823      	ldr	r3, [r4, #0]
 80146c0:	b123      	cbz	r3, 80146cc <rcl_timer_init+0x34>
 80146c2:	2664      	movs	r6, #100	@ 0x64
 80146c4:	4630      	mov	r0, r6
 80146c6:	b02a      	add	sp, #168	@ 0xa8
 80146c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146cc:	a908      	add	r1, sp, #32
 80146ce:	4628      	mov	r0, r5
 80146d0:	f7ff fe74 	bl	80143bc <rcl_clock_get_now>
 80146d4:	4606      	mov	r6, r0
 80146d6:	2800      	cmp	r0, #0
 80146d8:	d1f4      	bne.n	80146c4 <rcl_timer_init+0x2c>
 80146da:	ae06      	add	r6, sp, #24
 80146dc:	4630      	mov	r0, r6
 80146de:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 80146e2:	f003 ffbf 	bl	8018664 <rcl_get_zero_initialized_guard_condition>
 80146e6:	e896 0003 	ldmia.w	r6, {r0, r1}
 80146ea:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 80146ee:	ae0b      	add	r6, sp, #44	@ 0x2c
 80146f0:	e889 0003 	stmia.w	r9, {r0, r1}
 80146f4:	4630      	mov	r0, r6
 80146f6:	f004 f891 	bl	801881c <rcl_guard_condition_get_default_options>
 80146fa:	ab0d      	add	r3, sp, #52	@ 0x34
 80146fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014700:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014704:	4651      	mov	r1, sl
 8014706:	e896 000c 	ldmia.w	r6, {r2, r3}
 801470a:	4648      	mov	r0, r9
 801470c:	f003 ffb4 	bl	8018678 <rcl_guard_condition_init>
 8014710:	4606      	mov	r6, r0
 8014712:	2800      	cmp	r0, #0
 8014714:	d1d6      	bne.n	80146c4 <rcl_timer_init+0x2c>
 8014716:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014718:	781b      	ldrb	r3, [r3, #0]
 801471a:	2b01      	cmp	r3, #1
 801471c:	d033      	beq.n	8014786 <rcl_timer_init+0xee>
 801471e:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8014720:	911a      	str	r1, [sp, #104]	@ 0x68
 8014722:	4642      	mov	r2, r8
 8014724:	463b      	mov	r3, r7
 8014726:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 801472a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801472e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80147e0 <rcl_timer_init+0x148>
 8014732:	eb12 0008 	adds.w	r0, r2, r8
 8014736:	eb47 0103 	adc.w	r1, r7, r3
 801473a:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 801473e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8014742:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8014746:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 801474a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801474e:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 8014752:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014756:	f8de 3000 	ldr.w	r3, [lr]
 801475a:	f8cc 3000 	str.w	r3, [ip]
 801475e:	f04f 0a00 	mov.w	sl, #0
 8014762:	4619      	mov	r1, r3
 8014764:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 8014768:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 801476a:	2050      	movs	r0, #80	@ 0x50
 801476c:	4798      	blx	r3
 801476e:	6020      	str	r0, [r4, #0]
 8014770:	b358      	cbz	r0, 80147ca <rcl_timer_init+0x132>
 8014772:	2250      	movs	r2, #80	@ 0x50
 8014774:	a916      	add	r1, sp, #88	@ 0x58
 8014776:	f004 fe6e 	bl	8019456 <memcpy>
 801477a:	e7a3      	b.n	80146c4 <rcl_timer_init+0x2c>
 801477c:	260b      	movs	r6, #11
 801477e:	4630      	mov	r0, r6
 8014780:	b02a      	add	sp, #168	@ 0xa8
 8014782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014786:	2001      	movs	r0, #1
 8014788:	2100      	movs	r1, #0
 801478a:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 801478e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014792:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8014796:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801479a:	4a13      	ldr	r2, [pc, #76]	@ (80147e8 <rcl_timer_init+0x150>)
 801479c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80147a0:	9405      	str	r4, [sp, #20]
 80147a2:	9204      	str	r2, [sp, #16]
 80147a4:	ab12      	add	r3, sp, #72	@ 0x48
 80147a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80147a8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80147ac:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80147b0:	e89c 000c 	ldmia.w	ip, {r2, r3}
 80147b4:	4628      	mov	r0, r5
 80147b6:	f7ff fe0d 	bl	80143d4 <rcl_clock_add_jump_callback>
 80147ba:	4682      	mov	sl, r0
 80147bc:	2800      	cmp	r0, #0
 80147be:	d0ae      	beq.n	801471e <rcl_timer_init+0x86>
 80147c0:	4648      	mov	r0, r9
 80147c2:	f004 f805 	bl	80187d0 <rcl_guard_condition_fini>
 80147c6:	4656      	mov	r6, sl
 80147c8:	e77c      	b.n	80146c4 <rcl_timer_init+0x2c>
 80147ca:	4648      	mov	r0, r9
 80147cc:	f004 f800 	bl	80187d0 <rcl_guard_condition_fini>
 80147d0:	4905      	ldr	r1, [pc, #20]	@ (80147e8 <rcl_timer_init+0x150>)
 80147d2:	4622      	mov	r2, r4
 80147d4:	4628      	mov	r0, r5
 80147d6:	f7ff fe5f 	bl	8014498 <rcl_clock_remove_jump_callback>
 80147da:	260a      	movs	r6, #10
 80147dc:	e772      	b.n	80146c4 <rcl_timer_init+0x2c>
 80147de:	bf00      	nop
	...
 80147e8:	08014555 	.word	0x08014555

080147ec <rcl_timer_call>:
 80147ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147f0:	b087      	sub	sp, #28
 80147f2:	2800      	cmp	r0, #0
 80147f4:	d06d      	beq.n	80148d2 <rcl_timer_call+0xe6>
 80147f6:	6803      	ldr	r3, [r0, #0]
 80147f8:	4604      	mov	r4, r0
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d063      	beq.n	80148c6 <rcl_timer_call+0xda>
 80147fe:	f3bf 8f5b 	dmb	ish
 8014802:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014806:	f3bf 8f5b 	dmb	ish
 801480a:	2b00      	cmp	r3, #0
 801480c:	d150      	bne.n	80148b0 <rcl_timer_call+0xc4>
 801480e:	6803      	ldr	r3, [r0, #0]
 8014810:	a904      	add	r1, sp, #16
 8014812:	6818      	ldr	r0, [r3, #0]
 8014814:	f7ff fdd2 	bl	80143bc <rcl_clock_get_now>
 8014818:	4605      	mov	r5, r0
 801481a:	2800      	cmp	r0, #0
 801481c:	d14a      	bne.n	80148b4 <rcl_timer_call+0xc8>
 801481e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014822:	2b00      	cmp	r3, #0
 8014824:	db4a      	blt.n	80148bc <rcl_timer_call+0xd0>
 8014826:	6820      	ldr	r0, [r4, #0]
 8014828:	f04f 0a05 	mov.w	sl, #5
 801482c:	f8cd a000 	str.w	sl, [sp]
 8014830:	3020      	adds	r0, #32
 8014832:	f001 fca1 	bl	8016178 <__atomic_exchange_8>
 8014836:	6823      	ldr	r3, [r4, #0]
 8014838:	f3bf 8f5b 	dmb	ish
 801483c:	4680      	mov	r8, r0
 801483e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8014842:	f3bf 8f5b 	dmb	ish
 8014846:	6820      	ldr	r0, [r4, #0]
 8014848:	4689      	mov	r9, r1
 801484a:	3028      	adds	r0, #40	@ 0x28
 801484c:	4651      	mov	r1, sl
 801484e:	f001 fc27 	bl	80160a0 <__atomic_load_8>
 8014852:	4606      	mov	r6, r0
 8014854:	6820      	ldr	r0, [r4, #0]
 8014856:	460f      	mov	r7, r1
 8014858:	3018      	adds	r0, #24
 801485a:	4651      	mov	r1, sl
 801485c:	f001 fc20 	bl	80160a0 <__atomic_load_8>
 8014860:	1836      	adds	r6, r6, r0
 8014862:	4602      	mov	r2, r0
 8014864:	4682      	mov	sl, r0
 8014866:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 801486a:	eb47 0701 	adc.w	r7, r7, r1
 801486e:	4286      	cmp	r6, r0
 8014870:	460b      	mov	r3, r1
 8014872:	eb77 010c 	sbcs.w	r1, r7, ip
 8014876:	da04      	bge.n	8014882 <rcl_timer_call+0x96>
 8014878:	ea53 0102 	orrs.w	r1, r3, r2
 801487c:	d12e      	bne.n	80148dc <rcl_timer_call+0xf0>
 801487e:	4606      	mov	r6, r0
 8014880:	4667      	mov	r7, ip
 8014882:	6820      	ldr	r0, [r4, #0]
 8014884:	2105      	movs	r1, #5
 8014886:	4632      	mov	r2, r6
 8014888:	463b      	mov	r3, r7
 801488a:	3028      	adds	r0, #40	@ 0x28
 801488c:	9100      	str	r1, [sp, #0]
 801488e:	f001 fc3d 	bl	801610c <__atomic_store_8>
 8014892:	f1bb 0f00 	cmp.w	fp, #0
 8014896:	d00d      	beq.n	80148b4 <rcl_timer_call+0xc8>
 8014898:	9a04      	ldr	r2, [sp, #16]
 801489a:	9b05      	ldr	r3, [sp, #20]
 801489c:	ebb2 0208 	subs.w	r2, r2, r8
 80148a0:	4620      	mov	r0, r4
 80148a2:	eb63 0309 	sbc.w	r3, r3, r9
 80148a6:	47d8      	blx	fp
 80148a8:	4628      	mov	r0, r5
 80148aa:	b007      	add	sp, #28
 80148ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148b0:	f240 3521 	movw	r5, #801	@ 0x321
 80148b4:	4628      	mov	r0, r5
 80148b6:	b007      	add	sp, #28
 80148b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148bc:	2501      	movs	r5, #1
 80148be:	4628      	mov	r0, r5
 80148c0:	b007      	add	sp, #28
 80148c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148c6:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80148ca:	4628      	mov	r0, r5
 80148cc:	b007      	add	sp, #28
 80148ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148d2:	250b      	movs	r5, #11
 80148d4:	4628      	mov	r0, r5
 80148d6:	b007      	add	sp, #28
 80148d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148dc:	1b80      	subs	r0, r0, r6
 80148de:	eb6c 0107 	sbc.w	r1, ip, r7
 80148e2:	3801      	subs	r0, #1
 80148e4:	f161 0100 	sbc.w	r1, r1, #0
 80148e8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80148ec:	f7ec f9c6 	bl	8000c7c <__aeabi_ldivmod>
 80148f0:	9b02      	ldr	r3, [sp, #8]
 80148f2:	3001      	adds	r0, #1
 80148f4:	f141 0100 	adc.w	r1, r1, #0
 80148f8:	fb00 f303 	mul.w	r3, r0, r3
 80148fc:	fb01 330a 	mla	r3, r1, sl, r3
 8014900:	fba0 0a0a 	umull	r0, sl, r0, sl
 8014904:	1986      	adds	r6, r0, r6
 8014906:	4453      	add	r3, sl
 8014908:	eb43 0707 	adc.w	r7, r3, r7
 801490c:	e7b9      	b.n	8014882 <rcl_timer_call+0x96>
 801490e:	bf00      	nop

08014910 <rcl_timer_is_ready>:
 8014910:	b570      	push	{r4, r5, r6, lr}
 8014912:	b082      	sub	sp, #8
 8014914:	b378      	cbz	r0, 8014976 <rcl_timer_is_ready+0x66>
 8014916:	6803      	ldr	r3, [r0, #0]
 8014918:	4604      	mov	r4, r0
 801491a:	b383      	cbz	r3, 801497e <rcl_timer_is_ready+0x6e>
 801491c:	460d      	mov	r5, r1
 801491e:	b351      	cbz	r1, 8014976 <rcl_timer_is_ready+0x66>
 8014920:	f3bf 8f5b 	dmb	ish
 8014924:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014928:	f3bf 8f5b 	dmb	ish
 801492c:	b953      	cbnz	r3, 8014944 <rcl_timer_is_ready+0x34>
 801492e:	6803      	ldr	r3, [r0, #0]
 8014930:	4669      	mov	r1, sp
 8014932:	6818      	ldr	r0, [r3, #0]
 8014934:	f7ff fd42 	bl	80143bc <rcl_clock_get_now>
 8014938:	4606      	mov	r6, r0
 801493a:	b140      	cbz	r0, 801494e <rcl_timer_is_ready+0x3e>
 801493c:	f240 3321 	movw	r3, #801	@ 0x321
 8014940:	4298      	cmp	r0, r3
 8014942:	d101      	bne.n	8014948 <rcl_timer_is_ready+0x38>
 8014944:	2600      	movs	r6, #0
 8014946:	702e      	strb	r6, [r5, #0]
 8014948:	4630      	mov	r0, r6
 801494a:	b002      	add	sp, #8
 801494c:	bd70      	pop	{r4, r5, r6, pc}
 801494e:	6820      	ldr	r0, [r4, #0]
 8014950:	2105      	movs	r1, #5
 8014952:	3028      	adds	r0, #40	@ 0x28
 8014954:	f001 fba4 	bl	80160a0 <__atomic_load_8>
 8014958:	9b00      	ldr	r3, [sp, #0]
 801495a:	1ac0      	subs	r0, r0, r3
 801495c:	9b01      	ldr	r3, [sp, #4]
 801495e:	eb61 0103 	sbc.w	r1, r1, r3
 8014962:	2801      	cmp	r0, #1
 8014964:	f171 0300 	sbcs.w	r3, r1, #0
 8014968:	bfb4      	ite	lt
 801496a:	2301      	movlt	r3, #1
 801496c:	2300      	movge	r3, #0
 801496e:	4630      	mov	r0, r6
 8014970:	702b      	strb	r3, [r5, #0]
 8014972:	b002      	add	sp, #8
 8014974:	bd70      	pop	{r4, r5, r6, pc}
 8014976:	260b      	movs	r6, #11
 8014978:	4630      	mov	r0, r6
 801497a:	b002      	add	sp, #8
 801497c:	bd70      	pop	{r4, r5, r6, pc}
 801497e:	f44f 7648 	mov.w	r6, #800	@ 0x320
 8014982:	e7e1      	b.n	8014948 <rcl_timer_is_ready+0x38>

08014984 <rcl_timer_get_time_until_next_call>:
 8014984:	b570      	push	{r4, r5, r6, lr}
 8014986:	b082      	sub	sp, #8
 8014988:	b330      	cbz	r0, 80149d8 <rcl_timer_get_time_until_next_call+0x54>
 801498a:	6803      	ldr	r3, [r0, #0]
 801498c:	4604      	mov	r4, r0
 801498e:	b33b      	cbz	r3, 80149e0 <rcl_timer_get_time_until_next_call+0x5c>
 8014990:	460d      	mov	r5, r1
 8014992:	b309      	cbz	r1, 80149d8 <rcl_timer_get_time_until_next_call+0x54>
 8014994:	f3bf 8f5b 	dmb	ish
 8014998:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801499c:	f3bf 8f5b 	dmb	ish
 80149a0:	b9ab      	cbnz	r3, 80149ce <rcl_timer_get_time_until_next_call+0x4a>
 80149a2:	6803      	ldr	r3, [r0, #0]
 80149a4:	4669      	mov	r1, sp
 80149a6:	6818      	ldr	r0, [r3, #0]
 80149a8:	f7ff fd08 	bl	80143bc <rcl_clock_get_now>
 80149ac:	4606      	mov	r6, r0
 80149ae:	b958      	cbnz	r0, 80149c8 <rcl_timer_get_time_until_next_call+0x44>
 80149b0:	6820      	ldr	r0, [r4, #0]
 80149b2:	2105      	movs	r1, #5
 80149b4:	3028      	adds	r0, #40	@ 0x28
 80149b6:	f001 fb73 	bl	80160a0 <__atomic_load_8>
 80149ba:	9b00      	ldr	r3, [sp, #0]
 80149bc:	1ac0      	subs	r0, r0, r3
 80149be:	9b01      	ldr	r3, [sp, #4]
 80149c0:	6028      	str	r0, [r5, #0]
 80149c2:	eb61 0103 	sbc.w	r1, r1, r3
 80149c6:	6069      	str	r1, [r5, #4]
 80149c8:	4630      	mov	r0, r6
 80149ca:	b002      	add	sp, #8
 80149cc:	bd70      	pop	{r4, r5, r6, pc}
 80149ce:	f240 3621 	movw	r6, #801	@ 0x321
 80149d2:	4630      	mov	r0, r6
 80149d4:	b002      	add	sp, #8
 80149d6:	bd70      	pop	{r4, r5, r6, pc}
 80149d8:	260b      	movs	r6, #11
 80149da:	4630      	mov	r0, r6
 80149dc:	b002      	add	sp, #8
 80149de:	bd70      	pop	{r4, r5, r6, pc}
 80149e0:	f44f 7648 	mov.w	r6, #800	@ 0x320
 80149e4:	e7f0      	b.n	80149c8 <rcl_timer_get_time_until_next_call+0x44>
 80149e6:	bf00      	nop

080149e8 <rcl_timer_get_guard_condition>:
 80149e8:	b130      	cbz	r0, 80149f8 <rcl_timer_get_guard_condition+0x10>
 80149ea:	6800      	ldr	r0, [r0, #0]
 80149ec:	b120      	cbz	r0, 80149f8 <rcl_timer_get_guard_condition+0x10>
 80149ee:	68c3      	ldr	r3, [r0, #12]
 80149f0:	b10b      	cbz	r3, 80149f6 <rcl_timer_get_guard_condition+0xe>
 80149f2:	3008      	adds	r0, #8
 80149f4:	4770      	bx	lr
 80149f6:	4618      	mov	r0, r3
 80149f8:	4770      	bx	lr
 80149fa:	bf00      	nop

080149fc <rcl_get_zero_initialized_wait_set>:
 80149fc:	b510      	push	{r4, lr}
 80149fe:	4c08      	ldr	r4, [pc, #32]	@ (8014a20 <rcl_get_zero_initialized_wait_set+0x24>)
 8014a00:	4686      	mov	lr, r0
 8014a02:	4684      	mov	ip, r0
 8014a04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014a06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014a0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014a12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a16:	6823      	ldr	r3, [r4, #0]
 8014a18:	f8cc 3000 	str.w	r3, [ip]
 8014a1c:	4670      	mov	r0, lr
 8014a1e:	bd10      	pop	{r4, pc}
 8014a20:	0801adf4 	.word	0x0801adf4

08014a24 <rcl_wait_set_is_valid>:
 8014a24:	b118      	cbz	r0, 8014a2e <rcl_wait_set_is_valid+0xa>
 8014a26:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8014a28:	3800      	subs	r0, #0
 8014a2a:	bf18      	it	ne
 8014a2c:	2001      	movne	r0, #1
 8014a2e:	4770      	bx	lr

08014a30 <rcl_wait_set_fini>:
 8014a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a34:	b082      	sub	sp, #8
 8014a36:	2800      	cmp	r0, #0
 8014a38:	f000 8095 	beq.w	8014b66 <rcl_wait_set_fini+0x136>
 8014a3c:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8014a3e:	4604      	mov	r4, r0
 8014a40:	2e00      	cmp	r6, #0
 8014a42:	f000 808c 	beq.w	8014b5e <rcl_wait_set_fini+0x12e>
 8014a46:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8014a48:	f002 fd56 	bl	80174f8 <rmw_destroy_wait_set>
 8014a4c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a4e:	1e06      	subs	r6, r0, #0
 8014a50:	bf18      	it	ne
 8014a52:	f44f 7661 	movne.w	r6, #900	@ 0x384
 8014a56:	2d00      	cmp	r5, #0
 8014a58:	f000 8081 	beq.w	8014b5e <rcl_wait_set_fini+0x12e>
 8014a5c:	6820      	ldr	r0, [r4, #0]
 8014a5e:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014a62:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014a64:	2700      	movs	r7, #0
 8014a66:	6067      	str	r7, [r4, #4]
 8014a68:	602f      	str	r7, [r5, #0]
 8014a6a:	b120      	cbz	r0, 8014a76 <rcl_wait_set_fini+0x46>
 8014a6c:	9101      	str	r1, [sp, #4]
 8014a6e:	47c0      	blx	r8
 8014a70:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a72:	9901      	ldr	r1, [sp, #4]
 8014a74:	6027      	str	r7, [r4, #0]
 8014a76:	68a8      	ldr	r0, [r5, #8]
 8014a78:	b120      	cbz	r0, 8014a84 <rcl_wait_set_fini+0x54>
 8014a7a:	47c0      	blx	r8
 8014a7c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a7e:	2300      	movs	r3, #0
 8014a80:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8014a84:	68a0      	ldr	r0, [r4, #8]
 8014a86:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014a88:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014a8a:	f04f 0800 	mov.w	r8, #0
 8014a8e:	f8c4 800c 	str.w	r8, [r4, #12]
 8014a92:	f8c5 800c 	str.w	r8, [r5, #12]
 8014a96:	b128      	cbz	r0, 8014aa4 <rcl_wait_set_fini+0x74>
 8014a98:	47b8      	blx	r7
 8014a9a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014a9c:	f8c4 8008 	str.w	r8, [r4, #8]
 8014aa0:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014aa2:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014aa4:	6968      	ldr	r0, [r5, #20]
 8014aa6:	f04f 0800 	mov.w	r8, #0
 8014aaa:	f8c5 8010 	str.w	r8, [r5, #16]
 8014aae:	b128      	cbz	r0, 8014abc <rcl_wait_set_fini+0x8c>
 8014ab0:	47b8      	blx	r7
 8014ab2:	f8c5 8014 	str.w	r8, [r5, #20]
 8014ab6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014ab8:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014aba:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014abc:	6920      	ldr	r0, [r4, #16]
 8014abe:	f04f 0800 	mov.w	r8, #0
 8014ac2:	f8c4 8014 	str.w	r8, [r4, #20]
 8014ac6:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8014aca:	b128      	cbz	r0, 8014ad8 <rcl_wait_set_fini+0xa8>
 8014acc:	47b8      	blx	r7
 8014ace:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014ad0:	f8c4 8010 	str.w	r8, [r4, #16]
 8014ad4:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014ad6:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014ad8:	69a0      	ldr	r0, [r4, #24]
 8014ada:	f04f 0800 	mov.w	r8, #0
 8014ade:	f8c4 801c 	str.w	r8, [r4, #28]
 8014ae2:	f8c5 8018 	str.w	r8, [r5, #24]
 8014ae6:	b128      	cbz	r0, 8014af4 <rcl_wait_set_fini+0xc4>
 8014ae8:	9101      	str	r1, [sp, #4]
 8014aea:	47b8      	blx	r7
 8014aec:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014aee:	9901      	ldr	r1, [sp, #4]
 8014af0:	f8c4 8018 	str.w	r8, [r4, #24]
 8014af4:	6a28      	ldr	r0, [r5, #32]
 8014af6:	b120      	cbz	r0, 8014b02 <rcl_wait_set_fini+0xd2>
 8014af8:	47b8      	blx	r7
 8014afa:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014afc:	2300      	movs	r3, #0
 8014afe:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8014b02:	6a20      	ldr	r0, [r4, #32]
 8014b04:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014b08:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014b0a:	2700      	movs	r7, #0
 8014b0c:	6267      	str	r7, [r4, #36]	@ 0x24
 8014b0e:	626f      	str	r7, [r5, #36]	@ 0x24
 8014b10:	b120      	cbz	r0, 8014b1c <rcl_wait_set_fini+0xec>
 8014b12:	9101      	str	r1, [sp, #4]
 8014b14:	47c0      	blx	r8
 8014b16:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014b18:	9901      	ldr	r1, [sp, #4]
 8014b1a:	6227      	str	r7, [r4, #32]
 8014b1c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8014b1e:	b120      	cbz	r0, 8014b2a <rcl_wait_set_fini+0xfa>
 8014b20:	47c0      	blx	r8
 8014b22:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014b24:	2300      	movs	r3, #0
 8014b26:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014b2a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014b2c:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014b30:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014b32:	2700      	movs	r7, #0
 8014b34:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8014b36:	632f      	str	r7, [r5, #48]	@ 0x30
 8014b38:	b120      	cbz	r0, 8014b44 <rcl_wait_set_fini+0x114>
 8014b3a:	9101      	str	r1, [sp, #4]
 8014b3c:	47c0      	blx	r8
 8014b3e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014b40:	9901      	ldr	r1, [sp, #4]
 8014b42:	62a7      	str	r7, [r4, #40]	@ 0x28
 8014b44:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014b46:	b120      	cbz	r0, 8014b52 <rcl_wait_set_fini+0x122>
 8014b48:	47c0      	blx	r8
 8014b4a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 8014b52:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8014b54:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014b56:	4628      	mov	r0, r5
 8014b58:	4798      	blx	r3
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	6323      	str	r3, [r4, #48]	@ 0x30
 8014b5e:	4630      	mov	r0, r6
 8014b60:	b002      	add	sp, #8
 8014b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b66:	260b      	movs	r6, #11
 8014b68:	4630      	mov	r0, r6
 8014b6a:	b002      	add	sp, #8
 8014b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014b70 <rcl_wait_set_add_subscription>:
 8014b70:	b318      	cbz	r0, 8014bba <rcl_wait_set_add_subscription+0x4a>
 8014b72:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014b74:	b570      	push	{r4, r5, r6, lr}
 8014b76:	4604      	mov	r4, r0
 8014b78:	b30b      	cbz	r3, 8014bbe <rcl_wait_set_add_subscription+0x4e>
 8014b7a:	b319      	cbz	r1, 8014bc4 <rcl_wait_set_add_subscription+0x54>
 8014b7c:	681d      	ldr	r5, [r3, #0]
 8014b7e:	6840      	ldr	r0, [r0, #4]
 8014b80:	4285      	cmp	r5, r0
 8014b82:	d217      	bcs.n	8014bb4 <rcl_wait_set_add_subscription+0x44>
 8014b84:	6820      	ldr	r0, [r4, #0]
 8014b86:	1c6e      	adds	r6, r5, #1
 8014b88:	601e      	str	r6, [r3, #0]
 8014b8a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8014b8e:	b102      	cbz	r2, 8014b92 <rcl_wait_set_add_subscription+0x22>
 8014b90:	6015      	str	r5, [r2, #0]
 8014b92:	4608      	mov	r0, r1
 8014b94:	f7ff fb72 	bl	801427c <rcl_subscription_get_rmw_handle>
 8014b98:	b150      	cbz	r0, 8014bb0 <rcl_wait_set_add_subscription+0x40>
 8014b9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b9c:	6842      	ldr	r2, [r0, #4]
 8014b9e:	689b      	ldr	r3, [r3, #8]
 8014ba0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014ba4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014ba6:	6853      	ldr	r3, [r2, #4]
 8014ba8:	3301      	adds	r3, #1
 8014baa:	2000      	movs	r0, #0
 8014bac:	6053      	str	r3, [r2, #4]
 8014bae:	bd70      	pop	{r4, r5, r6, pc}
 8014bb0:	2001      	movs	r0, #1
 8014bb2:	bd70      	pop	{r4, r5, r6, pc}
 8014bb4:	f240 3086 	movw	r0, #902	@ 0x386
 8014bb8:	bd70      	pop	{r4, r5, r6, pc}
 8014bba:	200b      	movs	r0, #11
 8014bbc:	4770      	bx	lr
 8014bbe:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014bc2:	bd70      	pop	{r4, r5, r6, pc}
 8014bc4:	200b      	movs	r0, #11
 8014bc6:	bd70      	pop	{r4, r5, r6, pc}

08014bc8 <rcl_wait_set_clear>:
 8014bc8:	2800      	cmp	r0, #0
 8014bca:	d073      	beq.n	8014cb4 <rcl_wait_set_clear+0xec>
 8014bcc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014bce:	b510      	push	{r4, lr}
 8014bd0:	4604      	mov	r4, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d070      	beq.n	8014cb8 <rcl_wait_set_clear+0xf0>
 8014bd6:	6800      	ldr	r0, [r0, #0]
 8014bd8:	b138      	cbz	r0, 8014bea <rcl_wait_set_clear+0x22>
 8014bda:	6862      	ldr	r2, [r4, #4]
 8014bdc:	2100      	movs	r1, #0
 8014bde:	0092      	lsls	r2, r2, #2
 8014be0:	f004 fb70 	bl	80192c4 <memset>
 8014be4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014be6:	2200      	movs	r2, #0
 8014be8:	601a      	str	r2, [r3, #0]
 8014bea:	68a0      	ldr	r0, [r4, #8]
 8014bec:	b138      	cbz	r0, 8014bfe <rcl_wait_set_clear+0x36>
 8014bee:	68e2      	ldr	r2, [r4, #12]
 8014bf0:	2100      	movs	r1, #0
 8014bf2:	0092      	lsls	r2, r2, #2
 8014bf4:	f004 fb66 	bl	80192c4 <memset>
 8014bf8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014bfa:	2200      	movs	r2, #0
 8014bfc:	60da      	str	r2, [r3, #12]
 8014bfe:	69a0      	ldr	r0, [r4, #24]
 8014c00:	b138      	cbz	r0, 8014c12 <rcl_wait_set_clear+0x4a>
 8014c02:	69e2      	ldr	r2, [r4, #28]
 8014c04:	2100      	movs	r1, #0
 8014c06:	0092      	lsls	r2, r2, #2
 8014c08:	f004 fb5c 	bl	80192c4 <memset>
 8014c0c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c0e:	2200      	movs	r2, #0
 8014c10:	619a      	str	r2, [r3, #24]
 8014c12:	6a20      	ldr	r0, [r4, #32]
 8014c14:	b138      	cbz	r0, 8014c26 <rcl_wait_set_clear+0x5e>
 8014c16:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014c18:	2100      	movs	r1, #0
 8014c1a:	0092      	lsls	r2, r2, #2
 8014c1c:	f004 fb52 	bl	80192c4 <memset>
 8014c20:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c22:	2200      	movs	r2, #0
 8014c24:	625a      	str	r2, [r3, #36]	@ 0x24
 8014c26:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014c28:	b138      	cbz	r0, 8014c3a <rcl_wait_set_clear+0x72>
 8014c2a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014c2c:	2100      	movs	r1, #0
 8014c2e:	0092      	lsls	r2, r2, #2
 8014c30:	f004 fb48 	bl	80192c4 <memset>
 8014c34:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c36:	2200      	movs	r2, #0
 8014c38:	631a      	str	r2, [r3, #48]	@ 0x30
 8014c3a:	6920      	ldr	r0, [r4, #16]
 8014c3c:	b138      	cbz	r0, 8014c4e <rcl_wait_set_clear+0x86>
 8014c3e:	6962      	ldr	r2, [r4, #20]
 8014c40:	2100      	movs	r1, #0
 8014c42:	0092      	lsls	r2, r2, #2
 8014c44:	f004 fb3e 	bl	80192c4 <memset>
 8014c48:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c4a:	2200      	movs	r2, #0
 8014c4c:	641a      	str	r2, [r3, #64]	@ 0x40
 8014c4e:	6898      	ldr	r0, [r3, #8]
 8014c50:	b138      	cbz	r0, 8014c62 <rcl_wait_set_clear+0x9a>
 8014c52:	685a      	ldr	r2, [r3, #4]
 8014c54:	2100      	movs	r1, #0
 8014c56:	0092      	lsls	r2, r2, #2
 8014c58:	f004 fb34 	bl	80192c4 <memset>
 8014c5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c5e:	2200      	movs	r2, #0
 8014c60:	605a      	str	r2, [r3, #4]
 8014c62:	6958      	ldr	r0, [r3, #20]
 8014c64:	b138      	cbz	r0, 8014c76 <rcl_wait_set_clear+0xae>
 8014c66:	691a      	ldr	r2, [r3, #16]
 8014c68:	2100      	movs	r1, #0
 8014c6a:	0092      	lsls	r2, r2, #2
 8014c6c:	f004 fb2a 	bl	80192c4 <memset>
 8014c70:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c72:	2200      	movs	r2, #0
 8014c74:	611a      	str	r2, [r3, #16]
 8014c76:	6a18      	ldr	r0, [r3, #32]
 8014c78:	b138      	cbz	r0, 8014c8a <rcl_wait_set_clear+0xc2>
 8014c7a:	69da      	ldr	r2, [r3, #28]
 8014c7c:	2100      	movs	r1, #0
 8014c7e:	0092      	lsls	r2, r2, #2
 8014c80:	f004 fb20 	bl	80192c4 <memset>
 8014c84:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c86:	2200      	movs	r2, #0
 8014c88:	61da      	str	r2, [r3, #28]
 8014c8a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014c8c:	b138      	cbz	r0, 8014c9e <rcl_wait_set_clear+0xd6>
 8014c8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014c90:	2100      	movs	r1, #0
 8014c92:	0092      	lsls	r2, r2, #2
 8014c94:	f004 fb16 	bl	80192c4 <memset>
 8014c98:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8014c9e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014ca0:	b138      	cbz	r0, 8014cb2 <rcl_wait_set_clear+0xea>
 8014ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014ca4:	2100      	movs	r1, #0
 8014ca6:	0092      	lsls	r2, r2, #2
 8014ca8:	f004 fb0c 	bl	80192c4 <memset>
 8014cac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014cae:	2000      	movs	r0, #0
 8014cb0:	6358      	str	r0, [r3, #52]	@ 0x34
 8014cb2:	bd10      	pop	{r4, pc}
 8014cb4:	200b      	movs	r0, #11
 8014cb6:	4770      	bx	lr
 8014cb8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014cbc:	bd10      	pop	{r4, pc}
 8014cbe:	bf00      	nop

08014cc0 <rcl_wait_set_resize>:
 8014cc0:	2800      	cmp	r0, #0
 8014cc2:	f000 8185 	beq.w	8014fd0 <rcl_wait_set_resize+0x310>
 8014cc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cca:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8014ccc:	b083      	sub	sp, #12
 8014cce:	4605      	mov	r5, r0
 8014cd0:	2c00      	cmp	r4, #0
 8014cd2:	f000 817f 	beq.w	8014fd4 <rcl_wait_set_resize+0x314>
 8014cd6:	f04f 0900 	mov.w	r9, #0
 8014cda:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8014cde:	461f      	mov	r7, r3
 8014ce0:	4688      	mov	r8, r1
 8014ce2:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8014ce6:	4616      	mov	r6, r2
 8014ce8:	f8c0 9004 	str.w	r9, [r0, #4]
 8014cec:	f8c4 9000 	str.w	r9, [r4]
 8014cf0:	2900      	cmp	r1, #0
 8014cf2:	f000 80bd 	beq.w	8014e70 <rcl_wait_set_resize+0x1b0>
 8014cf6:	008c      	lsls	r4, r1, #2
 8014cf8:	6800      	ldr	r0, [r0, #0]
 8014cfa:	9301      	str	r3, [sp, #4]
 8014cfc:	4652      	mov	r2, sl
 8014cfe:	4621      	mov	r1, r4
 8014d00:	4798      	blx	r3
 8014d02:	9b01      	ldr	r3, [sp, #4]
 8014d04:	6028      	str	r0, [r5, #0]
 8014d06:	2800      	cmp	r0, #0
 8014d08:	f000 80cb 	beq.w	8014ea2 <rcl_wait_set_resize+0x1e2>
 8014d0c:	4622      	mov	r2, r4
 8014d0e:	4649      	mov	r1, r9
 8014d10:	9301      	str	r3, [sp, #4]
 8014d12:	f004 fad7 	bl	80192c4 <memset>
 8014d16:	f8c5 8004 	str.w	r8, [r5, #4]
 8014d1a:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8014d1e:	9b01      	ldr	r3, [sp, #4]
 8014d20:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8014d24:	f8c8 9004 	str.w	r9, [r8, #4]
 8014d28:	4652      	mov	r2, sl
 8014d2a:	4621      	mov	r1, r4
 8014d2c:	4798      	blx	r3
 8014d2e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014d30:	f8c8 0008 	str.w	r0, [r8, #8]
 8014d34:	689b      	ldr	r3, [r3, #8]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	f000 80ac 	beq.w	8014e94 <rcl_wait_set_resize+0x1d4>
 8014d3c:	4622      	mov	r2, r4
 8014d3e:	4649      	mov	r1, r9
 8014d40:	4618      	mov	r0, r3
 8014d42:	f004 fabf 	bl	80192c4 <memset>
 8014d46:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d48:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d4c:	f04f 0800 	mov.w	r8, #0
 8014d50:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8014d54:	f8c5 800c 	str.w	r8, [r5, #12]
 8014d58:	f8c4 800c 	str.w	r8, [r4, #12]
 8014d5c:	2e00      	cmp	r6, #0
 8014d5e:	f040 80a4 	bne.w	8014eaa <rcl_wait_set_resize+0x1ea>
 8014d62:	68a8      	ldr	r0, [r5, #8]
 8014d64:	b128      	cbz	r0, 8014d72 <rcl_wait_set_resize+0xb2>
 8014d66:	4649      	mov	r1, r9
 8014d68:	4790      	blx	r2
 8014d6a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d6c:	60ae      	str	r6, [r5, #8]
 8014d6e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d72:	f04f 0800 	mov.w	r8, #0
 8014d76:	19f6      	adds	r6, r6, r7
 8014d78:	f8c4 8010 	str.w	r8, [r4, #16]
 8014d7c:	f040 80ac 	bne.w	8014ed8 <rcl_wait_set_resize+0x218>
 8014d80:	6960      	ldr	r0, [r4, #20]
 8014d82:	b130      	cbz	r0, 8014d92 <rcl_wait_set_resize+0xd2>
 8014d84:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8014d86:	4649      	mov	r1, r9
 8014d88:	4798      	blx	r3
 8014d8a:	6166      	str	r6, [r4, #20]
 8014d8c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d8e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d92:	2600      	movs	r6, #0
 8014d94:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014d98:	616e      	str	r6, [r5, #20]
 8014d9a:	6426      	str	r6, [r4, #64]	@ 0x40
 8014d9c:	2f00      	cmp	r7, #0
 8014d9e:	f040 80ad 	bne.w	8014efc <rcl_wait_set_resize+0x23c>
 8014da2:	6928      	ldr	r0, [r5, #16]
 8014da4:	b138      	cbz	r0, 8014db6 <rcl_wait_set_resize+0xf6>
 8014da6:	4649      	mov	r1, r9
 8014da8:	47d0      	blx	sl
 8014daa:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dac:	612f      	str	r7, [r5, #16]
 8014dae:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014db2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014db6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014db8:	2600      	movs	r6, #0
 8014dba:	61ee      	str	r6, [r5, #28]
 8014dbc:	61a6      	str	r6, [r4, #24]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	f040 80af 	bne.w	8014f22 <rcl_wait_set_resize+0x262>
 8014dc4:	69a8      	ldr	r0, [r5, #24]
 8014dc6:	b120      	cbz	r0, 8014dd2 <rcl_wait_set_resize+0x112>
 8014dc8:	4649      	mov	r1, r9
 8014dca:	47d0      	blx	sl
 8014dcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014dce:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014dd0:	61ab      	str	r3, [r5, #24]
 8014dd2:	6a20      	ldr	r0, [r4, #32]
 8014dd4:	b128      	cbz	r0, 8014de2 <rcl_wait_set_resize+0x122>
 8014dd6:	4649      	mov	r1, r9
 8014dd8:	47d0      	blx	sl
 8014dda:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ddc:	2300      	movs	r3, #0
 8014dde:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8014de2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014de4:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014de6:	2600      	movs	r6, #0
 8014de8:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014dec:	626e      	str	r6, [r5, #36]	@ 0x24
 8014dee:	6266      	str	r6, [r4, #36]	@ 0x24
 8014df0:	2b00      	cmp	r3, #0
 8014df2:	f000 80b6 	beq.w	8014f62 <rcl_wait_set_resize+0x2a2>
 8014df6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8014dfa:	6a28      	ldr	r0, [r5, #32]
 8014dfc:	463a      	mov	r2, r7
 8014dfe:	4651      	mov	r1, sl
 8014e00:	47c8      	blx	r9
 8014e02:	6228      	str	r0, [r5, #32]
 8014e04:	2800      	cmp	r0, #0
 8014e06:	d04c      	beq.n	8014ea2 <rcl_wait_set_resize+0x1e2>
 8014e08:	4652      	mov	r2, sl
 8014e0a:	4631      	mov	r1, r6
 8014e0c:	f004 fa5a 	bl	80192c4 <memset>
 8014e10:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014e14:	626b      	str	r3, [r5, #36]	@ 0x24
 8014e16:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014e18:	62a6      	str	r6, [r4, #40]	@ 0x28
 8014e1a:	463a      	mov	r2, r7
 8014e1c:	4651      	mov	r1, sl
 8014e1e:	47c8      	blx	r9
 8014e20:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e22:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8014e24:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8014e26:	2c00      	cmp	r4, #0
 8014e28:	f000 80f0 	beq.w	801500c <rcl_wait_set_resize+0x34c>
 8014e2c:	4620      	mov	r0, r4
 8014e2e:	4652      	mov	r2, sl
 8014e30:	4631      	mov	r1, r6
 8014e32:	f004 fa47 	bl	80192c4 <memset>
 8014e36:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e3a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014e3c:	2600      	movs	r6, #0
 8014e3e:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014e42:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8014e44:	6326      	str	r6, [r4, #48]	@ 0x30
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	f040 809d 	bne.w	8014f86 <rcl_wait_set_resize+0x2c6>
 8014e4c:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014e4e:	b120      	cbz	r0, 8014e5a <rcl_wait_set_resize+0x19a>
 8014e50:	4639      	mov	r1, r7
 8014e52:	47c0      	blx	r8
 8014e54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e56:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e58:	62ab      	str	r3, [r5, #40]	@ 0x28
 8014e5a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014e5c:	b310      	cbz	r0, 8014ea4 <rcl_wait_set_resize+0x1e4>
 8014e5e:	4639      	mov	r1, r7
 8014e60:	47c0      	blx	r8
 8014e62:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e64:	2000      	movs	r0, #0
 8014e66:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8014e6a:	b003      	add	sp, #12
 8014e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e70:	6800      	ldr	r0, [r0, #0]
 8014e72:	b120      	cbz	r0, 8014e7e <rcl_wait_set_resize+0x1be>
 8014e74:	4651      	mov	r1, sl
 8014e76:	47d8      	blx	fp
 8014e78:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e7a:	f8c5 8000 	str.w	r8, [r5]
 8014e7e:	68a0      	ldr	r0, [r4, #8]
 8014e80:	2800      	cmp	r0, #0
 8014e82:	f43f af61 	beq.w	8014d48 <rcl_wait_set_resize+0x88>
 8014e86:	4651      	mov	r1, sl
 8014e88:	47d8      	blx	fp
 8014e8a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014e8c:	2300      	movs	r3, #0
 8014e8e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8014e92:	e759      	b.n	8014d48 <rcl_wait_set_resize+0x88>
 8014e94:	6828      	ldr	r0, [r5, #0]
 8014e96:	9301      	str	r3, [sp, #4]
 8014e98:	4651      	mov	r1, sl
 8014e9a:	47d8      	blx	fp
 8014e9c:	9b01      	ldr	r3, [sp, #4]
 8014e9e:	e9c5 3300 	strd	r3, r3, [r5]
 8014ea2:	200a      	movs	r0, #10
 8014ea4:	b003      	add	sp, #12
 8014ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014eaa:	00b4      	lsls	r4, r6, #2
 8014eac:	68a8      	ldr	r0, [r5, #8]
 8014eae:	464a      	mov	r2, r9
 8014eb0:	4621      	mov	r1, r4
 8014eb2:	4798      	blx	r3
 8014eb4:	60a8      	str	r0, [r5, #8]
 8014eb6:	2800      	cmp	r0, #0
 8014eb8:	d0f3      	beq.n	8014ea2 <rcl_wait_set_resize+0x1e2>
 8014eba:	4622      	mov	r2, r4
 8014ebc:	4641      	mov	r1, r8
 8014ebe:	f004 fa01 	bl	80192c4 <memset>
 8014ec2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ec4:	60ee      	str	r6, [r5, #12]
 8014ec6:	f04f 0800 	mov.w	r8, #0
 8014eca:	19f6      	adds	r6, r6, r7
 8014ecc:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014ed0:	f8c4 8010 	str.w	r8, [r4, #16]
 8014ed4:	f43f af54 	beq.w	8014d80 <rcl_wait_set_resize+0xc0>
 8014ed8:	00b6      	lsls	r6, r6, #2
 8014eda:	464a      	mov	r2, r9
 8014edc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014ede:	6960      	ldr	r0, [r4, #20]
 8014ee0:	4631      	mov	r1, r6
 8014ee2:	4798      	blx	r3
 8014ee4:	4681      	mov	r9, r0
 8014ee6:	6160      	str	r0, [r4, #20]
 8014ee8:	2800      	cmp	r0, #0
 8014eea:	d076      	beq.n	8014fda <rcl_wait_set_resize+0x31a>
 8014eec:	4632      	mov	r2, r6
 8014eee:	4641      	mov	r1, r8
 8014ef0:	f004 f9e8 	bl	80192c4 <memset>
 8014ef4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ef6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014efa:	e74a      	b.n	8014d92 <rcl_wait_set_resize+0xd2>
 8014efc:	00bc      	lsls	r4, r7, #2
 8014efe:	6928      	ldr	r0, [r5, #16]
 8014f00:	464a      	mov	r2, r9
 8014f02:	4621      	mov	r1, r4
 8014f04:	47c0      	blx	r8
 8014f06:	6128      	str	r0, [r5, #16]
 8014f08:	2800      	cmp	r0, #0
 8014f0a:	d0ca      	beq.n	8014ea2 <rcl_wait_set_resize+0x1e2>
 8014f0c:	4622      	mov	r2, r4
 8014f0e:	4631      	mov	r1, r6
 8014f10:	f004 f9d8 	bl	80192c4 <memset>
 8014f14:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014f16:	616f      	str	r7, [r5, #20]
 8014f18:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014f1c:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014f20:	e749      	b.n	8014db6 <rcl_wait_set_resize+0xf6>
 8014f22:	009c      	lsls	r4, r3, #2
 8014f24:	69a8      	ldr	r0, [r5, #24]
 8014f26:	464a      	mov	r2, r9
 8014f28:	4621      	mov	r1, r4
 8014f2a:	47c0      	blx	r8
 8014f2c:	61a8      	str	r0, [r5, #24]
 8014f2e:	2800      	cmp	r0, #0
 8014f30:	d0b7      	beq.n	8014ea2 <rcl_wait_set_resize+0x1e2>
 8014f32:	4622      	mov	r2, r4
 8014f34:	4631      	mov	r1, r6
 8014f36:	f004 f9c5 	bl	80192c4 <memset>
 8014f3a:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8014f3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f3e:	61eb      	str	r3, [r5, #28]
 8014f40:	6a38      	ldr	r0, [r7, #32]
 8014f42:	61fe      	str	r6, [r7, #28]
 8014f44:	464a      	mov	r2, r9
 8014f46:	4621      	mov	r1, r4
 8014f48:	47c0      	blx	r8
 8014f4a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014f4c:	6238      	str	r0, [r7, #32]
 8014f4e:	6a1f      	ldr	r7, [r3, #32]
 8014f50:	2f00      	cmp	r7, #0
 8014f52:	d054      	beq.n	8014ffe <rcl_wait_set_resize+0x33e>
 8014f54:	4622      	mov	r2, r4
 8014f56:	4631      	mov	r1, r6
 8014f58:	4638      	mov	r0, r7
 8014f5a:	f004 f9b3 	bl	80192c4 <memset>
 8014f5e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014f60:	e73f      	b.n	8014de2 <rcl_wait_set_resize+0x122>
 8014f62:	6a28      	ldr	r0, [r5, #32]
 8014f64:	b120      	cbz	r0, 8014f70 <rcl_wait_set_resize+0x2b0>
 8014f66:	4639      	mov	r1, r7
 8014f68:	47c0      	blx	r8
 8014f6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f6c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014f6e:	622b      	str	r3, [r5, #32]
 8014f70:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014f72:	2800      	cmp	r0, #0
 8014f74:	f43f af60 	beq.w	8014e38 <rcl_wait_set_resize+0x178>
 8014f78:	4639      	mov	r1, r7
 8014f7a:	47c0      	blx	r8
 8014f7c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014f7e:	2300      	movs	r3, #0
 8014f80:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8014f84:	e758      	b.n	8014e38 <rcl_wait_set_resize+0x178>
 8014f86:	009c      	lsls	r4, r3, #2
 8014f88:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014f8a:	463a      	mov	r2, r7
 8014f8c:	4621      	mov	r1, r4
 8014f8e:	47c8      	blx	r9
 8014f90:	62a8      	str	r0, [r5, #40]	@ 0x28
 8014f92:	2800      	cmp	r0, #0
 8014f94:	d085      	beq.n	8014ea2 <rcl_wait_set_resize+0x1e2>
 8014f96:	4622      	mov	r2, r4
 8014f98:	4631      	mov	r1, r6
 8014f9a:	f004 f993 	bl	80192c4 <memset>
 8014f9e:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8014fa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fa4:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8014fa6:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8014faa:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8014fae:	463a      	mov	r2, r7
 8014fb0:	4621      	mov	r1, r4
 8014fb2:	47c8      	blx	r9
 8014fb4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014fb6:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8014fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014fbc:	b36b      	cbz	r3, 801501a <rcl_wait_set_resize+0x35a>
 8014fbe:	4622      	mov	r2, r4
 8014fc0:	4631      	mov	r1, r6
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	f004 f97e 	bl	80192c4 <memset>
 8014fc8:	4630      	mov	r0, r6
 8014fca:	b003      	add	sp, #12
 8014fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fd0:	200b      	movs	r0, #11
 8014fd2:	4770      	bx	lr
 8014fd4:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014fd8:	e764      	b.n	8014ea4 <rcl_wait_set_resize+0x1e4>
 8014fda:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014fdc:	68a8      	ldr	r0, [r5, #8]
 8014fde:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014fe2:	4798      	blx	r3
 8014fe4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014fe6:	6928      	ldr	r0, [r5, #16]
 8014fe8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014fea:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014fec:	f8c5 900c 	str.w	r9, [r5, #12]
 8014ff0:	f8c5 9008 	str.w	r9, [r5, #8]
 8014ff4:	4790      	blx	r2
 8014ff6:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8014ffa:	200a      	movs	r0, #10
 8014ffc:	e752      	b.n	8014ea4 <rcl_wait_set_resize+0x1e4>
 8014ffe:	69a8      	ldr	r0, [r5, #24]
 8015000:	4649      	mov	r1, r9
 8015002:	47d0      	blx	sl
 8015004:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8015008:	200a      	movs	r0, #10
 801500a:	e74b      	b.n	8014ea4 <rcl_wait_set_resize+0x1e4>
 801500c:	6a28      	ldr	r0, [r5, #32]
 801500e:	4639      	mov	r1, r7
 8015010:	47c0      	blx	r8
 8015012:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8015016:	200a      	movs	r0, #10
 8015018:	e744      	b.n	8014ea4 <rcl_wait_set_resize+0x1e4>
 801501a:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801501c:	9301      	str	r3, [sp, #4]
 801501e:	4639      	mov	r1, r7
 8015020:	47c0      	blx	r8
 8015022:	9b01      	ldr	r3, [sp, #4]
 8015024:	200a      	movs	r0, #10
 8015026:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 801502a:	e73b      	b.n	8014ea4 <rcl_wait_set_resize+0x1e4>

0801502c <rcl_wait_set_init>:
 801502c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015030:	b084      	sub	sp, #16
 8015032:	4604      	mov	r4, r0
 8015034:	a810      	add	r0, sp, #64	@ 0x40
 8015036:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 801503a:	460f      	mov	r7, r1
 801503c:	4690      	mov	r8, r2
 801503e:	4699      	mov	r9, r3
 8015040:	f7f9 f84c 	bl	800e0dc <rcutils_allocator_is_valid>
 8015044:	2800      	cmp	r0, #0
 8015046:	d06b      	beq.n	8015120 <rcl_wait_set_init+0xf4>
 8015048:	2c00      	cmp	r4, #0
 801504a:	d069      	beq.n	8015120 <rcl_wait_set_init+0xf4>
 801504c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801504e:	b125      	cbz	r5, 801505a <rcl_wait_set_init+0x2e>
 8015050:	2564      	movs	r5, #100	@ 0x64
 8015052:	4628      	mov	r0, r5
 8015054:	b004      	add	sp, #16
 8015056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801505a:	f1ba 0f00 	cmp.w	sl, #0
 801505e:	d05f      	beq.n	8015120 <rcl_wait_set_init+0xf4>
 8015060:	4650      	mov	r0, sl
 8015062:	f7fe fbad 	bl	80137c0 <rcl_context_is_valid>
 8015066:	2800      	cmp	r0, #0
 8015068:	d067      	beq.n	801513a <rcl_wait_set_init+0x10e>
 801506a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801506c:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801506e:	205c      	movs	r0, #92	@ 0x5c
 8015070:	4798      	blx	r3
 8015072:	6320      	str	r0, [r4, #48]	@ 0x30
 8015074:	2800      	cmp	r0, #0
 8015076:	d062      	beq.n	801513e <rcl_wait_set_init+0x112>
 8015078:	4629      	mov	r1, r5
 801507a:	225c      	movs	r2, #92	@ 0x5c
 801507c:	f004 f922 	bl	80192c4 <memset>
 8015080:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015084:	eb03 0e02 	add.w	lr, r3, r2
 8015088:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801508a:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 801508c:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015090:	449e      	add	lr, r3
 8015092:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015096:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801509a:	e9c6 5504 	strd	r5, r5, [r6, #16]
 801509e:	e9c6 5507 	strd	r5, r5, [r6, #28]
 80150a2:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 80150a6:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 80150aa:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 80150ae:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 80150b2:	f8da a000 	ldr.w	sl, [sl]
 80150b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80150b8:	44c6      	add	lr, r8
 80150ba:	f8dc 3000 	ldr.w	r3, [ip]
 80150be:	602b      	str	r3, [r5, #0]
 80150c0:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 80150c4:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 80150c8:	f002 fa0c 	bl	80174e4 <rmw_create_wait_set>
 80150cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150ce:	63f0      	str	r0, [r6, #60]	@ 0x3c
 80150d0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80150d2:	b350      	cbz	r0, 801512a <rcl_wait_set_init+0xfe>
 80150d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80150d6:	9302      	str	r3, [sp, #8]
 80150d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80150da:	9301      	str	r3, [sp, #4]
 80150dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80150de:	9300      	str	r3, [sp, #0]
 80150e0:	4642      	mov	r2, r8
 80150e2:	464b      	mov	r3, r9
 80150e4:	4639      	mov	r1, r7
 80150e6:	4620      	mov	r0, r4
 80150e8:	f7ff fdea 	bl	8014cc0 <rcl_wait_set_resize>
 80150ec:	4605      	mov	r5, r0
 80150ee:	2800      	cmp	r0, #0
 80150f0:	d0af      	beq.n	8015052 <rcl_wait_set_init+0x26>
 80150f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150f4:	bb2b      	cbnz	r3, 8015142 <rcl_wait_set_init+0x116>
 80150f6:	2600      	movs	r6, #0
 80150f8:	e9cd 6601 	strd	r6, r6, [sp, #4]
 80150fc:	9600      	str	r6, [sp, #0]
 80150fe:	4633      	mov	r3, r6
 8015100:	4632      	mov	r2, r6
 8015102:	4631      	mov	r1, r6
 8015104:	4620      	mov	r0, r4
 8015106:	f7ff fddb 	bl	8014cc0 <rcl_wait_set_resize>
 801510a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801510c:	2800      	cmp	r0, #0
 801510e:	d0a0      	beq.n	8015052 <rcl_wait_set_init+0x26>
 8015110:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8015112:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015114:	4798      	blx	r3
 8015116:	4628      	mov	r0, r5
 8015118:	6326      	str	r6, [r4, #48]	@ 0x30
 801511a:	b004      	add	sp, #16
 801511c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015120:	250b      	movs	r5, #11
 8015122:	4628      	mov	r0, r5
 8015124:	b004      	add	sp, #16
 8015126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801512a:	2501      	movs	r5, #1
 801512c:	f002 f9e4 	bl	80174f8 <rmw_destroy_wait_set>
 8015130:	2800      	cmp	r0, #0
 8015132:	bf18      	it	ne
 8015134:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8015138:	e7dd      	b.n	80150f6 <rcl_wait_set_init+0xca>
 801513a:	2565      	movs	r5, #101	@ 0x65
 801513c:	e789      	b.n	8015052 <rcl_wait_set_init+0x26>
 801513e:	250a      	movs	r5, #10
 8015140:	e787      	b.n	8015052 <rcl_wait_set_init+0x26>
 8015142:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8015144:	e7f2      	b.n	801512c <rcl_wait_set_init+0x100>
 8015146:	bf00      	nop

08015148 <rcl_wait_set_add_guard_condition>:
 8015148:	b318      	cbz	r0, 8015192 <rcl_wait_set_add_guard_condition+0x4a>
 801514a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801514c:	b570      	push	{r4, r5, r6, lr}
 801514e:	4604      	mov	r4, r0
 8015150:	b30b      	cbz	r3, 8015196 <rcl_wait_set_add_guard_condition+0x4e>
 8015152:	b319      	cbz	r1, 801519c <rcl_wait_set_add_guard_condition+0x54>
 8015154:	68dd      	ldr	r5, [r3, #12]
 8015156:	68c0      	ldr	r0, [r0, #12]
 8015158:	4285      	cmp	r5, r0
 801515a:	d217      	bcs.n	801518c <rcl_wait_set_add_guard_condition+0x44>
 801515c:	68a0      	ldr	r0, [r4, #8]
 801515e:	1c6e      	adds	r6, r5, #1
 8015160:	60de      	str	r6, [r3, #12]
 8015162:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015166:	b102      	cbz	r2, 801516a <rcl_wait_set_add_guard_condition+0x22>
 8015168:	6015      	str	r5, [r2, #0]
 801516a:	4608      	mov	r0, r1
 801516c:	f003 fb82 	bl	8018874 <rcl_guard_condition_get_rmw_handle>
 8015170:	b150      	cbz	r0, 8015188 <rcl_wait_set_add_guard_condition+0x40>
 8015172:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015174:	6842      	ldr	r2, [r0, #4]
 8015176:	695b      	ldr	r3, [r3, #20]
 8015178:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801517c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801517e:	6913      	ldr	r3, [r2, #16]
 8015180:	3301      	adds	r3, #1
 8015182:	2000      	movs	r0, #0
 8015184:	6113      	str	r3, [r2, #16]
 8015186:	bd70      	pop	{r4, r5, r6, pc}
 8015188:	2001      	movs	r0, #1
 801518a:	bd70      	pop	{r4, r5, r6, pc}
 801518c:	f240 3086 	movw	r0, #902	@ 0x386
 8015190:	bd70      	pop	{r4, r5, r6, pc}
 8015192:	200b      	movs	r0, #11
 8015194:	4770      	bx	lr
 8015196:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801519a:	bd70      	pop	{r4, r5, r6, pc}
 801519c:	200b      	movs	r0, #11
 801519e:	bd70      	pop	{r4, r5, r6, pc}

080151a0 <rcl_wait_set_add_timer>:
 80151a0:	b328      	cbz	r0, 80151ee <rcl_wait_set_add_timer+0x4e>
 80151a2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80151a4:	b570      	push	{r4, r5, r6, lr}
 80151a6:	4604      	mov	r4, r0
 80151a8:	b31b      	cbz	r3, 80151f2 <rcl_wait_set_add_timer+0x52>
 80151aa:	b329      	cbz	r1, 80151f8 <rcl_wait_set_add_timer+0x58>
 80151ac:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80151ae:	6965      	ldr	r5, [r4, #20]
 80151b0:	42a8      	cmp	r0, r5
 80151b2:	d219      	bcs.n	80151e8 <rcl_wait_set_add_timer+0x48>
 80151b4:	6925      	ldr	r5, [r4, #16]
 80151b6:	1c46      	adds	r6, r0, #1
 80151b8:	641e      	str	r6, [r3, #64]	@ 0x40
 80151ba:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80151be:	b102      	cbz	r2, 80151c2 <rcl_wait_set_add_timer+0x22>
 80151c0:	6010      	str	r0, [r2, #0]
 80151c2:	4608      	mov	r0, r1
 80151c4:	f7ff fc10 	bl	80149e8 <rcl_timer_get_guard_condition>
 80151c8:	b168      	cbz	r0, 80151e6 <rcl_wait_set_add_timer+0x46>
 80151ca:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80151cc:	68e3      	ldr	r3, [r4, #12]
 80151ce:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80151d0:	3b01      	subs	r3, #1
 80151d2:	441d      	add	r5, r3
 80151d4:	f003 fb4e 	bl	8018874 <rcl_guard_condition_get_rmw_handle>
 80151d8:	b180      	cbz	r0, 80151fc <rcl_wait_set_add_timer+0x5c>
 80151da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80151dc:	6842      	ldr	r2, [r0, #4]
 80151de:	695b      	ldr	r3, [r3, #20]
 80151e0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80151e4:	2000      	movs	r0, #0
 80151e6:	bd70      	pop	{r4, r5, r6, pc}
 80151e8:	f240 3086 	movw	r0, #902	@ 0x386
 80151ec:	bd70      	pop	{r4, r5, r6, pc}
 80151ee:	200b      	movs	r0, #11
 80151f0:	4770      	bx	lr
 80151f2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80151f6:	bd70      	pop	{r4, r5, r6, pc}
 80151f8:	200b      	movs	r0, #11
 80151fa:	bd70      	pop	{r4, r5, r6, pc}
 80151fc:	2001      	movs	r0, #1
 80151fe:	bd70      	pop	{r4, r5, r6, pc}

08015200 <rcl_wait_set_add_client>:
 8015200:	b318      	cbz	r0, 801524a <rcl_wait_set_add_client+0x4a>
 8015202:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015204:	b570      	push	{r4, r5, r6, lr}
 8015206:	4604      	mov	r4, r0
 8015208:	b30b      	cbz	r3, 801524e <rcl_wait_set_add_client+0x4e>
 801520a:	b319      	cbz	r1, 8015254 <rcl_wait_set_add_client+0x54>
 801520c:	699d      	ldr	r5, [r3, #24]
 801520e:	69c0      	ldr	r0, [r0, #28]
 8015210:	4285      	cmp	r5, r0
 8015212:	d217      	bcs.n	8015244 <rcl_wait_set_add_client+0x44>
 8015214:	69a0      	ldr	r0, [r4, #24]
 8015216:	1c6e      	adds	r6, r5, #1
 8015218:	619e      	str	r6, [r3, #24]
 801521a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801521e:	b102      	cbz	r2, 8015222 <rcl_wait_set_add_client+0x22>
 8015220:	6015      	str	r5, [r2, #0]
 8015222:	4608      	mov	r0, r1
 8015224:	f7fe fa1e 	bl	8013664 <rcl_client_get_rmw_handle>
 8015228:	b150      	cbz	r0, 8015240 <rcl_wait_set_add_client+0x40>
 801522a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801522c:	6842      	ldr	r2, [r0, #4]
 801522e:	6a1b      	ldr	r3, [r3, #32]
 8015230:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015234:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015236:	69d3      	ldr	r3, [r2, #28]
 8015238:	3301      	adds	r3, #1
 801523a:	2000      	movs	r0, #0
 801523c:	61d3      	str	r3, [r2, #28]
 801523e:	bd70      	pop	{r4, r5, r6, pc}
 8015240:	2001      	movs	r0, #1
 8015242:	bd70      	pop	{r4, r5, r6, pc}
 8015244:	f240 3086 	movw	r0, #902	@ 0x386
 8015248:	bd70      	pop	{r4, r5, r6, pc}
 801524a:	200b      	movs	r0, #11
 801524c:	4770      	bx	lr
 801524e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015252:	bd70      	pop	{r4, r5, r6, pc}
 8015254:	200b      	movs	r0, #11
 8015256:	bd70      	pop	{r4, r5, r6, pc}

08015258 <rcl_wait_set_add_service>:
 8015258:	b318      	cbz	r0, 80152a2 <rcl_wait_set_add_service+0x4a>
 801525a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801525c:	b570      	push	{r4, r5, r6, lr}
 801525e:	4604      	mov	r4, r0
 8015260:	b30b      	cbz	r3, 80152a6 <rcl_wait_set_add_service+0x4e>
 8015262:	b319      	cbz	r1, 80152ac <rcl_wait_set_add_service+0x54>
 8015264:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015266:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015268:	4285      	cmp	r5, r0
 801526a:	d217      	bcs.n	801529c <rcl_wait_set_add_service+0x44>
 801526c:	6a20      	ldr	r0, [r4, #32]
 801526e:	1c6e      	adds	r6, r5, #1
 8015270:	625e      	str	r6, [r3, #36]	@ 0x24
 8015272:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015276:	b102      	cbz	r2, 801527a <rcl_wait_set_add_service+0x22>
 8015278:	6015      	str	r5, [r2, #0]
 801527a:	4608      	mov	r0, r1
 801527c:	f7fe fe62 	bl	8013f44 <rcl_service_get_rmw_handle>
 8015280:	b150      	cbz	r0, 8015298 <rcl_wait_set_add_service+0x40>
 8015282:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015284:	6842      	ldr	r2, [r0, #4]
 8015286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015288:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801528c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801528e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8015290:	3301      	adds	r3, #1
 8015292:	2000      	movs	r0, #0
 8015294:	6293      	str	r3, [r2, #40]	@ 0x28
 8015296:	bd70      	pop	{r4, r5, r6, pc}
 8015298:	2001      	movs	r0, #1
 801529a:	bd70      	pop	{r4, r5, r6, pc}
 801529c:	f240 3086 	movw	r0, #902	@ 0x386
 80152a0:	bd70      	pop	{r4, r5, r6, pc}
 80152a2:	200b      	movs	r0, #11
 80152a4:	4770      	bx	lr
 80152a6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80152aa:	bd70      	pop	{r4, r5, r6, pc}
 80152ac:	200b      	movs	r0, #11
 80152ae:	bd70      	pop	{r4, r5, r6, pc}

080152b0 <rcl_wait>:
 80152b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152b4:	ed2d 8b02 	vpush	{d8}
 80152b8:	b08d      	sub	sp, #52	@ 0x34
 80152ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80152be:	2800      	cmp	r0, #0
 80152c0:	f000 8143 	beq.w	801554a <rcl_wait+0x29a>
 80152c4:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80152c6:	4605      	mov	r5, r0
 80152c8:	2e00      	cmp	r6, #0
 80152ca:	f000 8112 	beq.w	80154f2 <rcl_wait+0x242>
 80152ce:	6843      	ldr	r3, [r0, #4]
 80152d0:	b983      	cbnz	r3, 80152f4 <rcl_wait+0x44>
 80152d2:	68eb      	ldr	r3, [r5, #12]
 80152d4:	b973      	cbnz	r3, 80152f4 <rcl_wait+0x44>
 80152d6:	696b      	ldr	r3, [r5, #20]
 80152d8:	b963      	cbnz	r3, 80152f4 <rcl_wait+0x44>
 80152da:	69eb      	ldr	r3, [r5, #28]
 80152dc:	b953      	cbnz	r3, 80152f4 <rcl_wait+0x44>
 80152de:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80152e0:	b943      	cbnz	r3, 80152f4 <rcl_wait+0x44>
 80152e2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80152e4:	b933      	cbnz	r3, 80152f4 <rcl_wait+0x44>
 80152e6:	f240 3085 	movw	r0, #901	@ 0x385
 80152ea:	b00d      	add	sp, #52	@ 0x34
 80152ec:	ecbd 8b02 	vpop	{d8}
 80152f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f4:	9b04      	ldr	r3, [sp, #16]
 80152f6:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 80152f8:	2b01      	cmp	r3, #1
 80152fa:	9b05      	ldr	r3, [sp, #20]
 80152fc:	f173 0300 	sbcs.w	r3, r3, #0
 8015300:	f2c0 80f0 	blt.w	80154e4 <rcl_wait+0x234>
 8015304:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015308:	4643      	mov	r3, r8
 801530a:	2a00      	cmp	r2, #0
 801530c:	f000 8133 	beq.w	8015576 <rcl_wait+0x2c6>
 8015310:	2400      	movs	r4, #0
 8015312:	4613      	mov	r3, r2
 8015314:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 8015588 <rcl_wait+0x2d8>
 8015318:	46a2      	mov	sl, r4
 801531a:	46a3      	mov	fp, r4
 801531c:	f240 3921 	movw	r9, #801	@ 0x321
 8015320:	4632      	mov	r2, r6
 8015322:	e014      	b.n	801534e <rcl_wait+0x9e>
 8015324:	2800      	cmp	r0, #0
 8015326:	d1e0      	bne.n	80152ea <rcl_wait+0x3a>
 8015328:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801532c:	4542      	cmp	r2, r8
 801532e:	eb73 0107 	sbcs.w	r1, r3, r7
 8015332:	da03      	bge.n	801533c <rcl_wait+0x8c>
 8015334:	4690      	mov	r8, r2
 8015336:	461f      	mov	r7, r3
 8015338:	f04f 0b01 	mov.w	fp, #1
 801533c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801533e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015340:	3401      	adds	r4, #1
 8015342:	f14a 0a00 	adc.w	sl, sl, #0
 8015346:	429c      	cmp	r4, r3
 8015348:	f17a 0100 	sbcs.w	r1, sl, #0
 801534c:	d228      	bcs.n	80153a0 <rcl_wait+0xf0>
 801534e:	6928      	ldr	r0, [r5, #16]
 8015350:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8015354:	a908      	add	r1, sp, #32
 8015356:	00a6      	lsls	r6, r4, #2
 8015358:	2800      	cmp	r0, #0
 801535a:	d0f1      	beq.n	8015340 <rcl_wait+0x90>
 801535c:	68eb      	ldr	r3, [r5, #12]
 801535e:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8015362:	4423      	add	r3, r4
 8015364:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8015368:	f1be 0f00 	cmp.w	lr, #0
 801536c:	d006      	beq.n	801537c <rcl_wait+0xcc>
 801536e:	6913      	ldr	r3, [r2, #16]
 8015370:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 8015374:	3301      	adds	r3, #1
 8015376:	6113      	str	r3, [r2, #16]
 8015378:	692b      	ldr	r3, [r5, #16]
 801537a:	5998      	ldr	r0, [r3, r6]
 801537c:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015380:	f7ff fb00 	bl	8014984 <rcl_timer_get_time_until_next_call>
 8015384:	4548      	cmp	r0, r9
 8015386:	d1cd      	bne.n	8015324 <rcl_wait+0x74>
 8015388:	692b      	ldr	r3, [r5, #16]
 801538a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801538c:	2100      	movs	r1, #0
 801538e:	5199      	str	r1, [r3, r6]
 8015390:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015392:	3401      	adds	r4, #1
 8015394:	f14a 0a00 	adc.w	sl, sl, #0
 8015398:	429c      	cmp	r4, r3
 801539a:	f17a 0100 	sbcs.w	r1, sl, #0
 801539e:	d3d6      	bcc.n	801534e <rcl_wait+0x9e>
 80153a0:	4616      	mov	r6, r2
 80153a2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80153a6:	4313      	orrs	r3, r2
 80153a8:	46d9      	mov	r9, fp
 80153aa:	f040 80a9 	bne.w	8015500 <rcl_wait+0x250>
 80153ae:	2300      	movs	r3, #0
 80153b0:	2200      	movs	r2, #0
 80153b2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80153b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80153ba:	ab08      	add	r3, sp, #32
 80153bc:	9302      	str	r3, [sp, #8]
 80153be:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 80153c0:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 80153c4:	e9cd 3200 	strd	r3, r2, [sp]
 80153c8:	f106 0110 	add.w	r1, r6, #16
 80153cc:	f106 031c 	add.w	r3, r6, #28
 80153d0:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 80153d4:	1d30      	adds	r0, r6, #4
 80153d6:	f001 ff0d 	bl	80171f4 <rmw_wait>
 80153da:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80153dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80153de:	4680      	mov	r8, r0
 80153e0:	b1ca      	cbz	r2, 8015416 <rcl_wait+0x166>
 80153e2:	2400      	movs	r4, #0
 80153e4:	4627      	mov	r7, r4
 80153e6:	692a      	ldr	r2, [r5, #16]
 80153e8:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 80153ec:	f10d 011f 	add.w	r1, sp, #31
 80153f0:	00a6      	lsls	r6, r4, #2
 80153f2:	b160      	cbz	r0, 801540e <rcl_wait+0x15e>
 80153f4:	f88d 701f 	strb.w	r7, [sp, #31]
 80153f8:	f7ff fa8a 	bl	8014910 <rcl_timer_is_ready>
 80153fc:	2800      	cmp	r0, #0
 80153fe:	f47f af74 	bne.w	80152ea <rcl_wait+0x3a>
 8015402:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8015406:	b90b      	cbnz	r3, 801540c <rcl_wait+0x15c>
 8015408:	692a      	ldr	r2, [r5, #16]
 801540a:	5193      	str	r3, [r2, r6]
 801540c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801540e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015410:	3401      	adds	r4, #1
 8015412:	42a2      	cmp	r2, r4
 8015414:	d8e7      	bhi.n	80153e6 <rcl_wait+0x136>
 8015416:	f038 0002 	bics.w	r0, r8, #2
 801541a:	f040 8090 	bne.w	801553e <rcl_wait+0x28e>
 801541e:	686e      	ldr	r6, [r5, #4]
 8015420:	4602      	mov	r2, r0
 8015422:	b91e      	cbnz	r6, 801542c <rcl_wait+0x17c>
 8015424:	e00d      	b.n	8015442 <rcl_wait+0x192>
 8015426:	3201      	adds	r2, #1
 8015428:	42b2      	cmp	r2, r6
 801542a:	d00a      	beq.n	8015442 <rcl_wait+0x192>
 801542c:	6899      	ldr	r1, [r3, #8]
 801542e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015432:	2900      	cmp	r1, #0
 8015434:	d1f7      	bne.n	8015426 <rcl_wait+0x176>
 8015436:	682c      	ldr	r4, [r5, #0]
 8015438:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801543c:	3201      	adds	r2, #1
 801543e:	42b2      	cmp	r2, r6
 8015440:	d1f4      	bne.n	801542c <rcl_wait+0x17c>
 8015442:	68ee      	ldr	r6, [r5, #12]
 8015444:	2200      	movs	r2, #0
 8015446:	b91e      	cbnz	r6, 8015450 <rcl_wait+0x1a0>
 8015448:	e00d      	b.n	8015466 <rcl_wait+0x1b6>
 801544a:	3201      	adds	r2, #1
 801544c:	42b2      	cmp	r2, r6
 801544e:	d00a      	beq.n	8015466 <rcl_wait+0x1b6>
 8015450:	6959      	ldr	r1, [r3, #20]
 8015452:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015456:	2900      	cmp	r1, #0
 8015458:	d1f7      	bne.n	801544a <rcl_wait+0x19a>
 801545a:	68ac      	ldr	r4, [r5, #8]
 801545c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015460:	3201      	adds	r2, #1
 8015462:	42b2      	cmp	r2, r6
 8015464:	d1f4      	bne.n	8015450 <rcl_wait+0x1a0>
 8015466:	69ee      	ldr	r6, [r5, #28]
 8015468:	2200      	movs	r2, #0
 801546a:	b91e      	cbnz	r6, 8015474 <rcl_wait+0x1c4>
 801546c:	e00d      	b.n	801548a <rcl_wait+0x1da>
 801546e:	3201      	adds	r2, #1
 8015470:	42b2      	cmp	r2, r6
 8015472:	d00a      	beq.n	801548a <rcl_wait+0x1da>
 8015474:	6a19      	ldr	r1, [r3, #32]
 8015476:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801547a:	2900      	cmp	r1, #0
 801547c:	d1f7      	bne.n	801546e <rcl_wait+0x1be>
 801547e:	69ac      	ldr	r4, [r5, #24]
 8015480:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015484:	3201      	adds	r2, #1
 8015486:	42b2      	cmp	r2, r6
 8015488:	d1f4      	bne.n	8015474 <rcl_wait+0x1c4>
 801548a:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 801548c:	2200      	movs	r2, #0
 801548e:	b91e      	cbnz	r6, 8015498 <rcl_wait+0x1e8>
 8015490:	e00d      	b.n	80154ae <rcl_wait+0x1fe>
 8015492:	3201      	adds	r2, #1
 8015494:	4296      	cmp	r6, r2
 8015496:	d00a      	beq.n	80154ae <rcl_wait+0x1fe>
 8015498:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801549a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801549e:	2900      	cmp	r1, #0
 80154a0:	d1f7      	bne.n	8015492 <rcl_wait+0x1e2>
 80154a2:	6a2c      	ldr	r4, [r5, #32]
 80154a4:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80154a8:	3201      	adds	r2, #1
 80154aa:	4296      	cmp	r6, r2
 80154ac:	d1f4      	bne.n	8015498 <rcl_wait+0x1e8>
 80154ae:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 80154b0:	2200      	movs	r2, #0
 80154b2:	b91e      	cbnz	r6, 80154bc <rcl_wait+0x20c>
 80154b4:	e00d      	b.n	80154d2 <rcl_wait+0x222>
 80154b6:	3201      	adds	r2, #1
 80154b8:	42b2      	cmp	r2, r6
 80154ba:	d00a      	beq.n	80154d2 <rcl_wait+0x222>
 80154bc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80154be:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80154c2:	2900      	cmp	r1, #0
 80154c4:	d1f7      	bne.n	80154b6 <rcl_wait+0x206>
 80154c6:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80154c8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80154cc:	3201      	adds	r2, #1
 80154ce:	42b2      	cmp	r2, r6
 80154d0:	d1f4      	bne.n	80154bc <rcl_wait+0x20c>
 80154d2:	f1b8 0f02 	cmp.w	r8, #2
 80154d6:	f47f af08 	bne.w	80152ea <rcl_wait+0x3a>
 80154da:	464b      	mov	r3, r9
 80154dc:	2b00      	cmp	r3, #0
 80154de:	bf08      	it	eq
 80154e0:	2002      	moveq	r0, #2
 80154e2:	e702      	b.n	80152ea <rcl_wait+0x3a>
 80154e4:	2a00      	cmp	r2, #0
 80154e6:	d03a      	beq.n	801555e <rcl_wait+0x2ae>
 80154e8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80154ec:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80154f0:	e70e      	b.n	8015310 <rcl_wait+0x60>
 80154f2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80154f6:	b00d      	add	sp, #52	@ 0x34
 80154f8:	ecbd 8b02 	vpop	{d8}
 80154fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015500:	9b04      	ldr	r3, [sp, #16]
 8015502:	2b01      	cmp	r3, #1
 8015504:	9b05      	ldr	r3, [sp, #20]
 8015506:	f173 0300 	sbcs.w	r3, r3, #0
 801550a:	db24      	blt.n	8015556 <rcl_wait+0x2a6>
 801550c:	2f00      	cmp	r7, #0
 801550e:	bfbc      	itt	lt
 8015510:	f04f 0800 	movlt.w	r8, #0
 8015514:	4647      	movlt	r7, r8
 8015516:	a31e      	add	r3, pc, #120	@ (adr r3, 8015590 <rcl_wait+0x2e0>)
 8015518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801551c:	4640      	mov	r0, r8
 801551e:	4639      	mov	r1, r7
 8015520:	f7eb fbac 	bl	8000c7c <__aeabi_ldivmod>
 8015524:	a31a      	add	r3, pc, #104	@ (adr r3, 8015590 <rcl_wait+0x2e0>)
 8015526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801552a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801552e:	4640      	mov	r0, r8
 8015530:	4639      	mov	r1, r7
 8015532:	f7eb fba3 	bl	8000c7c <__aeabi_ldivmod>
 8015536:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801553a:	ab08      	add	r3, sp, #32
 801553c:	e73e      	b.n	80153bc <rcl_wait+0x10c>
 801553e:	2001      	movs	r0, #1
 8015540:	b00d      	add	sp, #52	@ 0x34
 8015542:	ecbd 8b02 	vpop	{d8}
 8015546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801554a:	200b      	movs	r0, #11
 801554c:	b00d      	add	sp, #52	@ 0x34
 801554e:	ecbd 8b02 	vpop	{d8}
 8015552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015556:	465b      	mov	r3, fp
 8015558:	2b00      	cmp	r3, #0
 801555a:	d1d7      	bne.n	801550c <rcl_wait+0x25c>
 801555c:	e72e      	b.n	80153bc <rcl_wait+0x10c>
 801555e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8015562:	430b      	orrs	r3, r1
 8015564:	bf08      	it	eq
 8015566:	4691      	moveq	r9, r2
 8015568:	f43f af21 	beq.w	80153ae <rcl_wait+0xfe>
 801556c:	9b04      	ldr	r3, [sp, #16]
 801556e:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015572:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015576:	2b01      	cmp	r3, #1
 8015578:	9b05      	ldr	r3, [sp, #20]
 801557a:	f173 0300 	sbcs.w	r3, r3, #0
 801557e:	f04f 0300 	mov.w	r3, #0
 8015582:	4699      	mov	r9, r3
 8015584:	dac2      	bge.n	801550c <rcl_wait+0x25c>
 8015586:	e719      	b.n	80153bc <rcl_wait+0x10c>
 8015588:	ffffffff 	.word	0xffffffff
 801558c:	7fffffff 	.word	0x7fffffff
 8015590:	3b9aca00 	.word	0x3b9aca00
 8015594:	00000000 	.word	0x00000000

08015598 <rcl_action_take_goal_response>:
 8015598:	2800      	cmp	r0, #0
 801559a:	d039      	beq.n	8015610 <rcl_action_take_goal_response+0x78>
 801559c:	b570      	push	{r4, r5, r6, lr}
 801559e:	4604      	mov	r4, r0
 80155a0:	6800      	ldr	r0, [r0, #0]
 80155a2:	b380      	cbz	r0, 8015606 <rcl_action_take_goal_response+0x6e>
 80155a4:	460d      	mov	r5, r1
 80155a6:	4616      	mov	r6, r2
 80155a8:	f7fe f8e2 	bl	8013770 <rcl_client_is_valid>
 80155ac:	b330      	cbz	r0, 80155fc <rcl_action_take_goal_response+0x64>
 80155ae:	6820      	ldr	r0, [r4, #0]
 80155b0:	3004      	adds	r0, #4
 80155b2:	f7fe f8dd 	bl	8013770 <rcl_client_is_valid>
 80155b6:	b308      	cbz	r0, 80155fc <rcl_action_take_goal_response+0x64>
 80155b8:	6820      	ldr	r0, [r4, #0]
 80155ba:	3008      	adds	r0, #8
 80155bc:	f7fe f8d8 	bl	8013770 <rcl_client_is_valid>
 80155c0:	b1e0      	cbz	r0, 80155fc <rcl_action_take_goal_response+0x64>
 80155c2:	6820      	ldr	r0, [r4, #0]
 80155c4:	300c      	adds	r0, #12
 80155c6:	f7fe fe5f 	bl	8014288 <rcl_subscription_is_valid>
 80155ca:	b1b8      	cbz	r0, 80155fc <rcl_action_take_goal_response+0x64>
 80155cc:	6820      	ldr	r0, [r4, #0]
 80155ce:	3010      	adds	r0, #16
 80155d0:	f7fe fe5a 	bl	8014288 <rcl_subscription_is_valid>
 80155d4:	b190      	cbz	r0, 80155fc <rcl_action_take_goal_response+0x64>
 80155d6:	b1cd      	cbz	r5, 801560c <rcl_action_take_goal_response+0x74>
 80155d8:	b1c6      	cbz	r6, 801560c <rcl_action_take_goal_response+0x74>
 80155da:	6820      	ldr	r0, [r4, #0]
 80155dc:	4632      	mov	r2, r6
 80155de:	4629      	mov	r1, r5
 80155e0:	f7fe f87e 	bl	80136e0 <rcl_take_response>
 80155e4:	b148      	cbz	r0, 80155fa <rcl_action_take_goal_response+0x62>
 80155e6:	280a      	cmp	r0, #10
 80155e8:	d007      	beq.n	80155fa <rcl_action_take_goal_response+0x62>
 80155ea:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80155ee:	f640 0337 	movw	r3, #2103	@ 0x837
 80155f2:	4290      	cmp	r0, r2
 80155f4:	bf0c      	ite	eq
 80155f6:	4618      	moveq	r0, r3
 80155f8:	2001      	movne	r0, #1
 80155fa:	bd70      	pop	{r4, r5, r6, pc}
 80155fc:	f7f8 fd94 	bl	800e128 <rcutils_reset_error>
 8015600:	f640 0036 	movw	r0, #2102	@ 0x836
 8015604:	bd70      	pop	{r4, r5, r6, pc}
 8015606:	f640 0036 	movw	r0, #2102	@ 0x836
 801560a:	bd70      	pop	{r4, r5, r6, pc}
 801560c:	200b      	movs	r0, #11
 801560e:	bd70      	pop	{r4, r5, r6, pc}
 8015610:	f640 0036 	movw	r0, #2102	@ 0x836
 8015614:	4770      	bx	lr
 8015616:	bf00      	nop

08015618 <rcl_action_send_result_request>:
 8015618:	b390      	cbz	r0, 8015680 <rcl_action_send_result_request+0x68>
 801561a:	b570      	push	{r4, r5, r6, lr}
 801561c:	4604      	mov	r4, r0
 801561e:	6800      	ldr	r0, [r0, #0]
 8015620:	b348      	cbz	r0, 8015676 <rcl_action_send_result_request+0x5e>
 8015622:	460d      	mov	r5, r1
 8015624:	4616      	mov	r6, r2
 8015626:	f7fe f8a3 	bl	8013770 <rcl_client_is_valid>
 801562a:	b1f8      	cbz	r0, 801566c <rcl_action_send_result_request+0x54>
 801562c:	6820      	ldr	r0, [r4, #0]
 801562e:	3004      	adds	r0, #4
 8015630:	f7fe f89e 	bl	8013770 <rcl_client_is_valid>
 8015634:	b1d0      	cbz	r0, 801566c <rcl_action_send_result_request+0x54>
 8015636:	6820      	ldr	r0, [r4, #0]
 8015638:	3008      	adds	r0, #8
 801563a:	f7fe f899 	bl	8013770 <rcl_client_is_valid>
 801563e:	b1a8      	cbz	r0, 801566c <rcl_action_send_result_request+0x54>
 8015640:	6820      	ldr	r0, [r4, #0]
 8015642:	300c      	adds	r0, #12
 8015644:	f7fe fe20 	bl	8014288 <rcl_subscription_is_valid>
 8015648:	b180      	cbz	r0, 801566c <rcl_action_send_result_request+0x54>
 801564a:	6820      	ldr	r0, [r4, #0]
 801564c:	3010      	adds	r0, #16
 801564e:	f7fe fe1b 	bl	8014288 <rcl_subscription_is_valid>
 8015652:	b158      	cbz	r0, 801566c <rcl_action_send_result_request+0x54>
 8015654:	b195      	cbz	r5, 801567c <rcl_action_send_result_request+0x64>
 8015656:	b18e      	cbz	r6, 801567c <rcl_action_send_result_request+0x64>
 8015658:	6820      	ldr	r0, [r4, #0]
 801565a:	4632      	mov	r2, r6
 801565c:	4629      	mov	r1, r5
 801565e:	3008      	adds	r0, #8
 8015660:	f7fe f806 	bl	8013670 <rcl_send_request>
 8015664:	3800      	subs	r0, #0
 8015666:	bf18      	it	ne
 8015668:	2001      	movne	r0, #1
 801566a:	bd70      	pop	{r4, r5, r6, pc}
 801566c:	f7f8 fd5c 	bl	800e128 <rcutils_reset_error>
 8015670:	f640 0036 	movw	r0, #2102	@ 0x836
 8015674:	bd70      	pop	{r4, r5, r6, pc}
 8015676:	f640 0036 	movw	r0, #2102	@ 0x836
 801567a:	bd70      	pop	{r4, r5, r6, pc}
 801567c:	200b      	movs	r0, #11
 801567e:	bd70      	pop	{r4, r5, r6, pc}
 8015680:	f640 0036 	movw	r0, #2102	@ 0x836
 8015684:	4770      	bx	lr
 8015686:	bf00      	nop

08015688 <rcl_action_take_result_response>:
 8015688:	2800      	cmp	r0, #0
 801568a:	d03a      	beq.n	8015702 <rcl_action_take_result_response+0x7a>
 801568c:	b570      	push	{r4, r5, r6, lr}
 801568e:	4604      	mov	r4, r0
 8015690:	6800      	ldr	r0, [r0, #0]
 8015692:	b388      	cbz	r0, 80156f8 <rcl_action_take_result_response+0x70>
 8015694:	460d      	mov	r5, r1
 8015696:	4616      	mov	r6, r2
 8015698:	f7fe f86a 	bl	8013770 <rcl_client_is_valid>
 801569c:	b338      	cbz	r0, 80156ee <rcl_action_take_result_response+0x66>
 801569e:	6820      	ldr	r0, [r4, #0]
 80156a0:	3004      	adds	r0, #4
 80156a2:	f7fe f865 	bl	8013770 <rcl_client_is_valid>
 80156a6:	b310      	cbz	r0, 80156ee <rcl_action_take_result_response+0x66>
 80156a8:	6820      	ldr	r0, [r4, #0]
 80156aa:	3008      	adds	r0, #8
 80156ac:	f7fe f860 	bl	8013770 <rcl_client_is_valid>
 80156b0:	b1e8      	cbz	r0, 80156ee <rcl_action_take_result_response+0x66>
 80156b2:	6820      	ldr	r0, [r4, #0]
 80156b4:	300c      	adds	r0, #12
 80156b6:	f7fe fde7 	bl	8014288 <rcl_subscription_is_valid>
 80156ba:	b1c0      	cbz	r0, 80156ee <rcl_action_take_result_response+0x66>
 80156bc:	6820      	ldr	r0, [r4, #0]
 80156be:	3010      	adds	r0, #16
 80156c0:	f7fe fde2 	bl	8014288 <rcl_subscription_is_valid>
 80156c4:	b198      	cbz	r0, 80156ee <rcl_action_take_result_response+0x66>
 80156c6:	b1d5      	cbz	r5, 80156fe <rcl_action_take_result_response+0x76>
 80156c8:	b1ce      	cbz	r6, 80156fe <rcl_action_take_result_response+0x76>
 80156ca:	6820      	ldr	r0, [r4, #0]
 80156cc:	4632      	mov	r2, r6
 80156ce:	4629      	mov	r1, r5
 80156d0:	3008      	adds	r0, #8
 80156d2:	f7fe f805 	bl	80136e0 <rcl_take_response>
 80156d6:	b148      	cbz	r0, 80156ec <rcl_action_take_result_response+0x64>
 80156d8:	280a      	cmp	r0, #10
 80156da:	d007      	beq.n	80156ec <rcl_action_take_result_response+0x64>
 80156dc:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80156e0:	f640 0337 	movw	r3, #2103	@ 0x837
 80156e4:	4290      	cmp	r0, r2
 80156e6:	bf0c      	ite	eq
 80156e8:	4618      	moveq	r0, r3
 80156ea:	2001      	movne	r0, #1
 80156ec:	bd70      	pop	{r4, r5, r6, pc}
 80156ee:	f7f8 fd1b 	bl	800e128 <rcutils_reset_error>
 80156f2:	f640 0036 	movw	r0, #2102	@ 0x836
 80156f6:	bd70      	pop	{r4, r5, r6, pc}
 80156f8:	f640 0036 	movw	r0, #2102	@ 0x836
 80156fc:	bd70      	pop	{r4, r5, r6, pc}
 80156fe:	200b      	movs	r0, #11
 8015700:	bd70      	pop	{r4, r5, r6, pc}
 8015702:	f640 0036 	movw	r0, #2102	@ 0x836
 8015706:	4770      	bx	lr

08015708 <rcl_action_take_cancel_response>:
 8015708:	2800      	cmp	r0, #0
 801570a:	d03a      	beq.n	8015782 <rcl_action_take_cancel_response+0x7a>
 801570c:	b570      	push	{r4, r5, r6, lr}
 801570e:	4604      	mov	r4, r0
 8015710:	6800      	ldr	r0, [r0, #0]
 8015712:	b388      	cbz	r0, 8015778 <rcl_action_take_cancel_response+0x70>
 8015714:	460d      	mov	r5, r1
 8015716:	4616      	mov	r6, r2
 8015718:	f7fe f82a 	bl	8013770 <rcl_client_is_valid>
 801571c:	b338      	cbz	r0, 801576e <rcl_action_take_cancel_response+0x66>
 801571e:	6820      	ldr	r0, [r4, #0]
 8015720:	3004      	adds	r0, #4
 8015722:	f7fe f825 	bl	8013770 <rcl_client_is_valid>
 8015726:	b310      	cbz	r0, 801576e <rcl_action_take_cancel_response+0x66>
 8015728:	6820      	ldr	r0, [r4, #0]
 801572a:	3008      	adds	r0, #8
 801572c:	f7fe f820 	bl	8013770 <rcl_client_is_valid>
 8015730:	b1e8      	cbz	r0, 801576e <rcl_action_take_cancel_response+0x66>
 8015732:	6820      	ldr	r0, [r4, #0]
 8015734:	300c      	adds	r0, #12
 8015736:	f7fe fda7 	bl	8014288 <rcl_subscription_is_valid>
 801573a:	b1c0      	cbz	r0, 801576e <rcl_action_take_cancel_response+0x66>
 801573c:	6820      	ldr	r0, [r4, #0]
 801573e:	3010      	adds	r0, #16
 8015740:	f7fe fda2 	bl	8014288 <rcl_subscription_is_valid>
 8015744:	b198      	cbz	r0, 801576e <rcl_action_take_cancel_response+0x66>
 8015746:	b1d5      	cbz	r5, 801577e <rcl_action_take_cancel_response+0x76>
 8015748:	b1ce      	cbz	r6, 801577e <rcl_action_take_cancel_response+0x76>
 801574a:	6820      	ldr	r0, [r4, #0]
 801574c:	4632      	mov	r2, r6
 801574e:	4629      	mov	r1, r5
 8015750:	3004      	adds	r0, #4
 8015752:	f7fd ffc5 	bl	80136e0 <rcl_take_response>
 8015756:	b148      	cbz	r0, 801576c <rcl_action_take_cancel_response+0x64>
 8015758:	280a      	cmp	r0, #10
 801575a:	d007      	beq.n	801576c <rcl_action_take_cancel_response+0x64>
 801575c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015760:	f640 0337 	movw	r3, #2103	@ 0x837
 8015764:	4290      	cmp	r0, r2
 8015766:	bf0c      	ite	eq
 8015768:	4618      	moveq	r0, r3
 801576a:	2001      	movne	r0, #1
 801576c:	bd70      	pop	{r4, r5, r6, pc}
 801576e:	f7f8 fcdb 	bl	800e128 <rcutils_reset_error>
 8015772:	f640 0036 	movw	r0, #2102	@ 0x836
 8015776:	bd70      	pop	{r4, r5, r6, pc}
 8015778:	f640 0036 	movw	r0, #2102	@ 0x836
 801577c:	bd70      	pop	{r4, r5, r6, pc}
 801577e:	200b      	movs	r0, #11
 8015780:	bd70      	pop	{r4, r5, r6, pc}
 8015782:	f640 0036 	movw	r0, #2102	@ 0x836
 8015786:	4770      	bx	lr

08015788 <rcl_action_take_feedback>:
 8015788:	2800      	cmp	r0, #0
 801578a:	d038      	beq.n	80157fe <rcl_action_take_feedback+0x76>
 801578c:	b530      	push	{r4, r5, lr}
 801578e:	4604      	mov	r4, r0
 8015790:	6800      	ldr	r0, [r0, #0]
 8015792:	b091      	sub	sp, #68	@ 0x44
 8015794:	b378      	cbz	r0, 80157f6 <rcl_action_take_feedback+0x6e>
 8015796:	460d      	mov	r5, r1
 8015798:	f7fd ffea 	bl	8013770 <rcl_client_is_valid>
 801579c:	b328      	cbz	r0, 80157ea <rcl_action_take_feedback+0x62>
 801579e:	6820      	ldr	r0, [r4, #0]
 80157a0:	3004      	adds	r0, #4
 80157a2:	f7fd ffe5 	bl	8013770 <rcl_client_is_valid>
 80157a6:	b300      	cbz	r0, 80157ea <rcl_action_take_feedback+0x62>
 80157a8:	6820      	ldr	r0, [r4, #0]
 80157aa:	3008      	adds	r0, #8
 80157ac:	f7fd ffe0 	bl	8013770 <rcl_client_is_valid>
 80157b0:	b1d8      	cbz	r0, 80157ea <rcl_action_take_feedback+0x62>
 80157b2:	6820      	ldr	r0, [r4, #0]
 80157b4:	300c      	adds	r0, #12
 80157b6:	f7fe fd67 	bl	8014288 <rcl_subscription_is_valid>
 80157ba:	b1b0      	cbz	r0, 80157ea <rcl_action_take_feedback+0x62>
 80157bc:	6820      	ldr	r0, [r4, #0]
 80157be:	3010      	adds	r0, #16
 80157c0:	f7fe fd62 	bl	8014288 <rcl_subscription_is_valid>
 80157c4:	b188      	cbz	r0, 80157ea <rcl_action_take_feedback+0x62>
 80157c6:	b1ed      	cbz	r5, 8015804 <rcl_action_take_feedback+0x7c>
 80157c8:	6820      	ldr	r0, [r4, #0]
 80157ca:	2300      	movs	r3, #0
 80157cc:	466a      	mov	r2, sp
 80157ce:	4629      	mov	r1, r5
 80157d0:	300c      	adds	r0, #12
 80157d2:	f7fe fcfb 	bl	80141cc <rcl_take>
 80157d6:	b160      	cbz	r0, 80157f2 <rcl_action_take_feedback+0x6a>
 80157d8:	f240 1391 	movw	r3, #401	@ 0x191
 80157dc:	4298      	cmp	r0, r3
 80157de:	d014      	beq.n	801580a <rcl_action_take_feedback+0x82>
 80157e0:	280a      	cmp	r0, #10
 80157e2:	bf18      	it	ne
 80157e4:	2001      	movne	r0, #1
 80157e6:	b011      	add	sp, #68	@ 0x44
 80157e8:	bd30      	pop	{r4, r5, pc}
 80157ea:	f7f8 fc9d 	bl	800e128 <rcutils_reset_error>
 80157ee:	f640 0036 	movw	r0, #2102	@ 0x836
 80157f2:	b011      	add	sp, #68	@ 0x44
 80157f4:	bd30      	pop	{r4, r5, pc}
 80157f6:	f640 0036 	movw	r0, #2102	@ 0x836
 80157fa:	b011      	add	sp, #68	@ 0x44
 80157fc:	bd30      	pop	{r4, r5, pc}
 80157fe:	f640 0036 	movw	r0, #2102	@ 0x836
 8015802:	4770      	bx	lr
 8015804:	200b      	movs	r0, #11
 8015806:	b011      	add	sp, #68	@ 0x44
 8015808:	bd30      	pop	{r4, r5, pc}
 801580a:	f640 0037 	movw	r0, #2103	@ 0x837
 801580e:	e7f0      	b.n	80157f2 <rcl_action_take_feedback+0x6a>

08015810 <rcl_action_wait_set_add_action_client>:
 8015810:	2800      	cmp	r0, #0
 8015812:	d048      	beq.n	80158a6 <rcl_action_wait_set_add_action_client+0x96>
 8015814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015816:	460c      	mov	r4, r1
 8015818:	2900      	cmp	r1, #0
 801581a:	d03c      	beq.n	8015896 <rcl_action_wait_set_add_action_client+0x86>
 801581c:	4605      	mov	r5, r0
 801581e:	6808      	ldr	r0, [r1, #0]
 8015820:	2800      	cmp	r0, #0
 8015822:	d038      	beq.n	8015896 <rcl_action_wait_set_add_action_client+0x86>
 8015824:	4617      	mov	r7, r2
 8015826:	461e      	mov	r6, r3
 8015828:	f7fd ffa2 	bl	8013770 <rcl_client_is_valid>
 801582c:	b3b0      	cbz	r0, 801589c <rcl_action_wait_set_add_action_client+0x8c>
 801582e:	6820      	ldr	r0, [r4, #0]
 8015830:	3004      	adds	r0, #4
 8015832:	f7fd ff9d 	bl	8013770 <rcl_client_is_valid>
 8015836:	b388      	cbz	r0, 801589c <rcl_action_wait_set_add_action_client+0x8c>
 8015838:	6820      	ldr	r0, [r4, #0]
 801583a:	3008      	adds	r0, #8
 801583c:	f7fd ff98 	bl	8013770 <rcl_client_is_valid>
 8015840:	b360      	cbz	r0, 801589c <rcl_action_wait_set_add_action_client+0x8c>
 8015842:	6820      	ldr	r0, [r4, #0]
 8015844:	300c      	adds	r0, #12
 8015846:	f7fe fd1f 	bl	8014288 <rcl_subscription_is_valid>
 801584a:	b338      	cbz	r0, 801589c <rcl_action_wait_set_add_action_client+0x8c>
 801584c:	6820      	ldr	r0, [r4, #0]
 801584e:	3010      	adds	r0, #16
 8015850:	f7fe fd1a 	bl	8014288 <rcl_subscription_is_valid>
 8015854:	b310      	cbz	r0, 801589c <rcl_action_wait_set_add_action_client+0x8c>
 8015856:	6821      	ldr	r1, [r4, #0]
 8015858:	4628      	mov	r0, r5
 801585a:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801585e:	f7ff fccf 	bl	8015200 <rcl_wait_set_add_client>
 8015862:	b9b8      	cbnz	r0, 8015894 <rcl_action_wait_set_add_action_client+0x84>
 8015864:	6821      	ldr	r1, [r4, #0]
 8015866:	4628      	mov	r0, r5
 8015868:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801586c:	3104      	adds	r1, #4
 801586e:	f7ff fcc7 	bl	8015200 <rcl_wait_set_add_client>
 8015872:	b978      	cbnz	r0, 8015894 <rcl_action_wait_set_add_action_client+0x84>
 8015874:	6821      	ldr	r1, [r4, #0]
 8015876:	4628      	mov	r0, r5
 8015878:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801587c:	3108      	adds	r1, #8
 801587e:	f7ff fcbf 	bl	8015200 <rcl_wait_set_add_client>
 8015882:	b938      	cbnz	r0, 8015894 <rcl_action_wait_set_add_action_client+0x84>
 8015884:	6821      	ldr	r1, [r4, #0]
 8015886:	4628      	mov	r0, r5
 8015888:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801588c:	310c      	adds	r1, #12
 801588e:	f7ff f96f 	bl	8014b70 <rcl_wait_set_add_subscription>
 8015892:	b158      	cbz	r0, 80158ac <rcl_action_wait_set_add_action_client+0x9c>
 8015894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015896:	f640 0036 	movw	r0, #2102	@ 0x836
 801589a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801589c:	f7f8 fc44 	bl	800e128 <rcutils_reset_error>
 80158a0:	f640 0036 	movw	r0, #2102	@ 0x836
 80158a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80158a6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80158aa:	4770      	bx	lr
 80158ac:	6821      	ldr	r1, [r4, #0]
 80158ae:	4628      	mov	r0, r5
 80158b0:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 80158b4:	3110      	adds	r1, #16
 80158b6:	f7ff f95b 	bl	8014b70 <rcl_wait_set_add_subscription>
 80158ba:	2800      	cmp	r0, #0
 80158bc:	d1ea      	bne.n	8015894 <rcl_action_wait_set_add_action_client+0x84>
 80158be:	b11f      	cbz	r7, 80158c8 <rcl_action_wait_set_add_action_client+0xb8>
 80158c0:	6823      	ldr	r3, [r4, #0]
 80158c2:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80158c6:	603b      	str	r3, [r7, #0]
 80158c8:	2e00      	cmp	r6, #0
 80158ca:	d0e3      	beq.n	8015894 <rcl_action_wait_set_add_action_client+0x84>
 80158cc:	6823      	ldr	r3, [r4, #0]
 80158ce:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80158d2:	6033      	str	r3, [r6, #0]
 80158d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80158d6:	bf00      	nop

080158d8 <rcl_action_client_wait_set_get_entities_ready>:
 80158d8:	2800      	cmp	r0, #0
 80158da:	f000 808d 	beq.w	80159f8 <rcl_action_client_wait_set_get_entities_ready+0x120>
 80158de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80158e2:	460c      	mov	r4, r1
 80158e4:	2900      	cmp	r1, #0
 80158e6:	d077      	beq.n	80159d8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80158e8:	4605      	mov	r5, r0
 80158ea:	6808      	ldr	r0, [r1, #0]
 80158ec:	2800      	cmp	r0, #0
 80158ee:	d073      	beq.n	80159d8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80158f0:	4616      	mov	r6, r2
 80158f2:	461f      	mov	r7, r3
 80158f4:	f7fd ff3c 	bl	8013770 <rcl_client_is_valid>
 80158f8:	2800      	cmp	r0, #0
 80158fa:	d071      	beq.n	80159e0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80158fc:	6820      	ldr	r0, [r4, #0]
 80158fe:	3004      	adds	r0, #4
 8015900:	f7fd ff36 	bl	8013770 <rcl_client_is_valid>
 8015904:	2800      	cmp	r0, #0
 8015906:	d06b      	beq.n	80159e0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015908:	6820      	ldr	r0, [r4, #0]
 801590a:	3008      	adds	r0, #8
 801590c:	f7fd ff30 	bl	8013770 <rcl_client_is_valid>
 8015910:	2800      	cmp	r0, #0
 8015912:	d065      	beq.n	80159e0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015914:	6820      	ldr	r0, [r4, #0]
 8015916:	300c      	adds	r0, #12
 8015918:	f7fe fcb6 	bl	8014288 <rcl_subscription_is_valid>
 801591c:	2800      	cmp	r0, #0
 801591e:	d05f      	beq.n	80159e0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015920:	6820      	ldr	r0, [r4, #0]
 8015922:	3010      	adds	r0, #16
 8015924:	f7fe fcb0 	bl	8014288 <rcl_subscription_is_valid>
 8015928:	2800      	cmp	r0, #0
 801592a:	d059      	beq.n	80159e0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801592c:	2e00      	cmp	r6, #0
 801592e:	d060      	beq.n	80159f2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015930:	2f00      	cmp	r7, #0
 8015932:	d05e      	beq.n	80159f2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015934:	9b06      	ldr	r3, [sp, #24]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d05b      	beq.n	80159f2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 801593a:	9b07      	ldr	r3, [sp, #28]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d058      	beq.n	80159f2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015940:	9b08      	ldr	r3, [sp, #32]
 8015942:	2b00      	cmp	r3, #0
 8015944:	d055      	beq.n	80159f2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015946:	6823      	ldr	r3, [r4, #0]
 8015948:	686a      	ldr	r2, [r5, #4]
 801594a:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 801594e:	428a      	cmp	r2, r1
 8015950:	d94c      	bls.n	80159ec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015952:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8015956:	4282      	cmp	r2, r0
 8015958:	d948      	bls.n	80159ec <rcl_action_client_wait_set_get_entities_ready+0x114>
 801595a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 801595e:	69ea      	ldr	r2, [r5, #28]
 8015960:	42a2      	cmp	r2, r4
 8015962:	d943      	bls.n	80159ec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015964:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8015968:	4562      	cmp	r2, ip
 801596a:	d93f      	bls.n	80159ec <rcl_action_client_wait_set_get_entities_ready+0x114>
 801596c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8015970:	4572      	cmp	r2, lr
 8015972:	d93b      	bls.n	80159ec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015974:	69aa      	ldr	r2, [r5, #24]
 8015976:	682d      	ldr	r5, [r5, #0]
 8015978:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 801597c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8015980:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8015984:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8015988:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 801598c:	f103 0c0c 	add.w	ip, r3, #12
 8015990:	eba5 050c 	sub.w	r5, r5, ip
 8015994:	fab5 f585 	clz	r5, r5
 8015998:	096d      	lsrs	r5, r5, #5
 801599a:	7035      	strb	r5, [r6, #0]
 801599c:	f103 0510 	add.w	r5, r3, #16
 80159a0:	1b64      	subs	r4, r4, r5
 80159a2:	fab4 f484 	clz	r4, r4
 80159a6:	0964      	lsrs	r4, r4, #5
 80159a8:	703c      	strb	r4, [r7, #0]
 80159aa:	eba3 0008 	sub.w	r0, r3, r8
 80159ae:	1d1c      	adds	r4, r3, #4
 80159b0:	3308      	adds	r3, #8
 80159b2:	1ad3      	subs	r3, r2, r3
 80159b4:	fab0 f080 	clz	r0, r0
 80159b8:	9a06      	ldr	r2, [sp, #24]
 80159ba:	0940      	lsrs	r0, r0, #5
 80159bc:	1b09      	subs	r1, r1, r4
 80159be:	7010      	strb	r0, [r2, #0]
 80159c0:	fab1 f181 	clz	r1, r1
 80159c4:	9a07      	ldr	r2, [sp, #28]
 80159c6:	0949      	lsrs	r1, r1, #5
 80159c8:	7011      	strb	r1, [r2, #0]
 80159ca:	fab3 f383 	clz	r3, r3
 80159ce:	9a08      	ldr	r2, [sp, #32]
 80159d0:	095b      	lsrs	r3, r3, #5
 80159d2:	2000      	movs	r0, #0
 80159d4:	7013      	strb	r3, [r2, #0]
 80159d6:	e001      	b.n	80159dc <rcl_action_client_wait_set_get_entities_ready+0x104>
 80159d8:	f640 0036 	movw	r0, #2102	@ 0x836
 80159dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159e0:	f7f8 fba2 	bl	800e128 <rcutils_reset_error>
 80159e4:	f640 0036 	movw	r0, #2102	@ 0x836
 80159e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159ec:	2001      	movs	r0, #1
 80159ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159f2:	200b      	movs	r0, #11
 80159f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159f8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80159fc:	4770      	bx	lr
 80159fe:	bf00      	nop

08015a00 <rcl_action_take_goal_request>:
 8015a00:	2800      	cmp	r0, #0
 8015a02:	d039      	beq.n	8015a78 <rcl_action_take_goal_request+0x78>
 8015a04:	b570      	push	{r4, r5, r6, lr}
 8015a06:	4604      	mov	r4, r0
 8015a08:	6800      	ldr	r0, [r0, #0]
 8015a0a:	b380      	cbz	r0, 8015a6e <rcl_action_take_goal_request+0x6e>
 8015a0c:	460d      	mov	r5, r1
 8015a0e:	4616      	mov	r6, r2
 8015a10:	f7fe faf6 	bl	8014000 <rcl_service_is_valid>
 8015a14:	b330      	cbz	r0, 8015a64 <rcl_action_take_goal_request+0x64>
 8015a16:	6820      	ldr	r0, [r4, #0]
 8015a18:	3004      	adds	r0, #4
 8015a1a:	f7fe faf1 	bl	8014000 <rcl_service_is_valid>
 8015a1e:	b308      	cbz	r0, 8015a64 <rcl_action_take_goal_request+0x64>
 8015a20:	6820      	ldr	r0, [r4, #0]
 8015a22:	3008      	adds	r0, #8
 8015a24:	f7fe faec 	bl	8014000 <rcl_service_is_valid>
 8015a28:	b1e0      	cbz	r0, 8015a64 <rcl_action_take_goal_request+0x64>
 8015a2a:	6820      	ldr	r0, [r4, #0]
 8015a2c:	300c      	adds	r0, #12
 8015a2e:	f7f7 fb99 	bl	800d164 <rcl_publisher_is_valid>
 8015a32:	b1b8      	cbz	r0, 8015a64 <rcl_action_take_goal_request+0x64>
 8015a34:	6820      	ldr	r0, [r4, #0]
 8015a36:	3010      	adds	r0, #16
 8015a38:	f7f7 fb94 	bl	800d164 <rcl_publisher_is_valid>
 8015a3c:	b190      	cbz	r0, 8015a64 <rcl_action_take_goal_request+0x64>
 8015a3e:	b1cd      	cbz	r5, 8015a74 <rcl_action_take_goal_request+0x74>
 8015a40:	b1c6      	cbz	r6, 8015a74 <rcl_action_take_goal_request+0x74>
 8015a42:	6820      	ldr	r0, [r4, #0]
 8015a44:	4632      	mov	r2, r6
 8015a46:	4629      	mov	r1, r5
 8015a48:	f7fe fa82 	bl	8013f50 <rcl_take_request>
 8015a4c:	b148      	cbz	r0, 8015a62 <rcl_action_take_goal_request+0x62>
 8015a4e:	280a      	cmp	r0, #10
 8015a50:	d007      	beq.n	8015a62 <rcl_action_take_goal_request+0x62>
 8015a52:	f240 2259 	movw	r2, #601	@ 0x259
 8015a56:	f640 0399 	movw	r3, #2201	@ 0x899
 8015a5a:	4290      	cmp	r0, r2
 8015a5c:	bf0c      	ite	eq
 8015a5e:	4618      	moveq	r0, r3
 8015a60:	2001      	movne	r0, #1
 8015a62:	bd70      	pop	{r4, r5, r6, pc}
 8015a64:	f7f8 fb60 	bl	800e128 <rcutils_reset_error>
 8015a68:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a6c:	bd70      	pop	{r4, r5, r6, pc}
 8015a6e:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a72:	bd70      	pop	{r4, r5, r6, pc}
 8015a74:	200b      	movs	r0, #11
 8015a76:	bd70      	pop	{r4, r5, r6, pc}
 8015a78:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a7c:	4770      	bx	lr
 8015a7e:	bf00      	nop

08015a80 <rcl_action_send_goal_response>:
 8015a80:	b390      	cbz	r0, 8015ae8 <rcl_action_send_goal_response+0x68>
 8015a82:	b570      	push	{r4, r5, r6, lr}
 8015a84:	4604      	mov	r4, r0
 8015a86:	6800      	ldr	r0, [r0, #0]
 8015a88:	b348      	cbz	r0, 8015ade <rcl_action_send_goal_response+0x5e>
 8015a8a:	460d      	mov	r5, r1
 8015a8c:	4616      	mov	r6, r2
 8015a8e:	f7fe fab7 	bl	8014000 <rcl_service_is_valid>
 8015a92:	b1f8      	cbz	r0, 8015ad4 <rcl_action_send_goal_response+0x54>
 8015a94:	6820      	ldr	r0, [r4, #0]
 8015a96:	3004      	adds	r0, #4
 8015a98:	f7fe fab2 	bl	8014000 <rcl_service_is_valid>
 8015a9c:	b1d0      	cbz	r0, 8015ad4 <rcl_action_send_goal_response+0x54>
 8015a9e:	6820      	ldr	r0, [r4, #0]
 8015aa0:	3008      	adds	r0, #8
 8015aa2:	f7fe faad 	bl	8014000 <rcl_service_is_valid>
 8015aa6:	b1a8      	cbz	r0, 8015ad4 <rcl_action_send_goal_response+0x54>
 8015aa8:	6820      	ldr	r0, [r4, #0]
 8015aaa:	300c      	adds	r0, #12
 8015aac:	f7f7 fb5a 	bl	800d164 <rcl_publisher_is_valid>
 8015ab0:	b180      	cbz	r0, 8015ad4 <rcl_action_send_goal_response+0x54>
 8015ab2:	6820      	ldr	r0, [r4, #0]
 8015ab4:	3010      	adds	r0, #16
 8015ab6:	f7f7 fb55 	bl	800d164 <rcl_publisher_is_valid>
 8015aba:	b158      	cbz	r0, 8015ad4 <rcl_action_send_goal_response+0x54>
 8015abc:	b195      	cbz	r5, 8015ae4 <rcl_action_send_goal_response+0x64>
 8015abe:	b18e      	cbz	r6, 8015ae4 <rcl_action_send_goal_response+0x64>
 8015ac0:	6820      	ldr	r0, [r4, #0]
 8015ac2:	4632      	mov	r2, r6
 8015ac4:	4629      	mov	r1, r5
 8015ac6:	f7fe fa83 	bl	8013fd0 <rcl_send_response>
 8015aca:	b110      	cbz	r0, 8015ad2 <rcl_action_send_goal_response+0x52>
 8015acc:	2802      	cmp	r0, #2
 8015ace:	bf18      	it	ne
 8015ad0:	2001      	movne	r0, #1
 8015ad2:	bd70      	pop	{r4, r5, r6, pc}
 8015ad4:	f7f8 fb28 	bl	800e128 <rcutils_reset_error>
 8015ad8:	f640 0098 	movw	r0, #2200	@ 0x898
 8015adc:	bd70      	pop	{r4, r5, r6, pc}
 8015ade:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ae2:	bd70      	pop	{r4, r5, r6, pc}
 8015ae4:	200b      	movs	r0, #11
 8015ae6:	bd70      	pop	{r4, r5, r6, pc}
 8015ae8:	f640 0098 	movw	r0, #2200	@ 0x898
 8015aec:	4770      	bx	lr
 8015aee:	bf00      	nop

08015af0 <rcl_action_take_result_request>:
 8015af0:	2800      	cmp	r0, #0
 8015af2:	d03a      	beq.n	8015b6a <rcl_action_take_result_request+0x7a>
 8015af4:	b570      	push	{r4, r5, r6, lr}
 8015af6:	4604      	mov	r4, r0
 8015af8:	6800      	ldr	r0, [r0, #0]
 8015afa:	b388      	cbz	r0, 8015b60 <rcl_action_take_result_request+0x70>
 8015afc:	460d      	mov	r5, r1
 8015afe:	4616      	mov	r6, r2
 8015b00:	f7fe fa7e 	bl	8014000 <rcl_service_is_valid>
 8015b04:	b338      	cbz	r0, 8015b56 <rcl_action_take_result_request+0x66>
 8015b06:	6820      	ldr	r0, [r4, #0]
 8015b08:	3004      	adds	r0, #4
 8015b0a:	f7fe fa79 	bl	8014000 <rcl_service_is_valid>
 8015b0e:	b310      	cbz	r0, 8015b56 <rcl_action_take_result_request+0x66>
 8015b10:	6820      	ldr	r0, [r4, #0]
 8015b12:	3008      	adds	r0, #8
 8015b14:	f7fe fa74 	bl	8014000 <rcl_service_is_valid>
 8015b18:	b1e8      	cbz	r0, 8015b56 <rcl_action_take_result_request+0x66>
 8015b1a:	6820      	ldr	r0, [r4, #0]
 8015b1c:	300c      	adds	r0, #12
 8015b1e:	f7f7 fb21 	bl	800d164 <rcl_publisher_is_valid>
 8015b22:	b1c0      	cbz	r0, 8015b56 <rcl_action_take_result_request+0x66>
 8015b24:	6820      	ldr	r0, [r4, #0]
 8015b26:	3010      	adds	r0, #16
 8015b28:	f7f7 fb1c 	bl	800d164 <rcl_publisher_is_valid>
 8015b2c:	b198      	cbz	r0, 8015b56 <rcl_action_take_result_request+0x66>
 8015b2e:	b1d5      	cbz	r5, 8015b66 <rcl_action_take_result_request+0x76>
 8015b30:	b1ce      	cbz	r6, 8015b66 <rcl_action_take_result_request+0x76>
 8015b32:	6820      	ldr	r0, [r4, #0]
 8015b34:	4632      	mov	r2, r6
 8015b36:	4629      	mov	r1, r5
 8015b38:	3008      	adds	r0, #8
 8015b3a:	f7fe fa09 	bl	8013f50 <rcl_take_request>
 8015b3e:	b148      	cbz	r0, 8015b54 <rcl_action_take_result_request+0x64>
 8015b40:	280a      	cmp	r0, #10
 8015b42:	d007      	beq.n	8015b54 <rcl_action_take_result_request+0x64>
 8015b44:	f240 2259 	movw	r2, #601	@ 0x259
 8015b48:	f640 0399 	movw	r3, #2201	@ 0x899
 8015b4c:	4290      	cmp	r0, r2
 8015b4e:	bf0c      	ite	eq
 8015b50:	4618      	moveq	r0, r3
 8015b52:	2001      	movne	r0, #1
 8015b54:	bd70      	pop	{r4, r5, r6, pc}
 8015b56:	f7f8 fae7 	bl	800e128 <rcutils_reset_error>
 8015b5a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b5e:	bd70      	pop	{r4, r5, r6, pc}
 8015b60:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b64:	bd70      	pop	{r4, r5, r6, pc}
 8015b66:	200b      	movs	r0, #11
 8015b68:	bd70      	pop	{r4, r5, r6, pc}
 8015b6a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b6e:	4770      	bx	lr

08015b70 <rcl_action_take_cancel_request>:
 8015b70:	2800      	cmp	r0, #0
 8015b72:	d03a      	beq.n	8015bea <rcl_action_take_cancel_request+0x7a>
 8015b74:	b570      	push	{r4, r5, r6, lr}
 8015b76:	4604      	mov	r4, r0
 8015b78:	6800      	ldr	r0, [r0, #0]
 8015b7a:	b388      	cbz	r0, 8015be0 <rcl_action_take_cancel_request+0x70>
 8015b7c:	460d      	mov	r5, r1
 8015b7e:	4616      	mov	r6, r2
 8015b80:	f7fe fa3e 	bl	8014000 <rcl_service_is_valid>
 8015b84:	b338      	cbz	r0, 8015bd6 <rcl_action_take_cancel_request+0x66>
 8015b86:	6820      	ldr	r0, [r4, #0]
 8015b88:	3004      	adds	r0, #4
 8015b8a:	f7fe fa39 	bl	8014000 <rcl_service_is_valid>
 8015b8e:	b310      	cbz	r0, 8015bd6 <rcl_action_take_cancel_request+0x66>
 8015b90:	6820      	ldr	r0, [r4, #0]
 8015b92:	3008      	adds	r0, #8
 8015b94:	f7fe fa34 	bl	8014000 <rcl_service_is_valid>
 8015b98:	b1e8      	cbz	r0, 8015bd6 <rcl_action_take_cancel_request+0x66>
 8015b9a:	6820      	ldr	r0, [r4, #0]
 8015b9c:	300c      	adds	r0, #12
 8015b9e:	f7f7 fae1 	bl	800d164 <rcl_publisher_is_valid>
 8015ba2:	b1c0      	cbz	r0, 8015bd6 <rcl_action_take_cancel_request+0x66>
 8015ba4:	6820      	ldr	r0, [r4, #0]
 8015ba6:	3010      	adds	r0, #16
 8015ba8:	f7f7 fadc 	bl	800d164 <rcl_publisher_is_valid>
 8015bac:	b198      	cbz	r0, 8015bd6 <rcl_action_take_cancel_request+0x66>
 8015bae:	b1d5      	cbz	r5, 8015be6 <rcl_action_take_cancel_request+0x76>
 8015bb0:	b1ce      	cbz	r6, 8015be6 <rcl_action_take_cancel_request+0x76>
 8015bb2:	6820      	ldr	r0, [r4, #0]
 8015bb4:	4632      	mov	r2, r6
 8015bb6:	4629      	mov	r1, r5
 8015bb8:	3004      	adds	r0, #4
 8015bba:	f7fe f9c9 	bl	8013f50 <rcl_take_request>
 8015bbe:	b148      	cbz	r0, 8015bd4 <rcl_action_take_cancel_request+0x64>
 8015bc0:	280a      	cmp	r0, #10
 8015bc2:	d007      	beq.n	8015bd4 <rcl_action_take_cancel_request+0x64>
 8015bc4:	f240 2259 	movw	r2, #601	@ 0x259
 8015bc8:	f640 0399 	movw	r3, #2201	@ 0x899
 8015bcc:	4290      	cmp	r0, r2
 8015bce:	bf0c      	ite	eq
 8015bd0:	4618      	moveq	r0, r3
 8015bd2:	2001      	movne	r0, #1
 8015bd4:	bd70      	pop	{r4, r5, r6, pc}
 8015bd6:	f7f8 faa7 	bl	800e128 <rcutils_reset_error>
 8015bda:	f640 0098 	movw	r0, #2200	@ 0x898
 8015bde:	bd70      	pop	{r4, r5, r6, pc}
 8015be0:	f640 0098 	movw	r0, #2200	@ 0x898
 8015be4:	bd70      	pop	{r4, r5, r6, pc}
 8015be6:	200b      	movs	r0, #11
 8015be8:	bd70      	pop	{r4, r5, r6, pc}
 8015bea:	f640 0098 	movw	r0, #2200	@ 0x898
 8015bee:	4770      	bx	lr

08015bf0 <rcl_action_send_cancel_response>:
 8015bf0:	b398      	cbz	r0, 8015c5a <rcl_action_send_cancel_response+0x6a>
 8015bf2:	b570      	push	{r4, r5, r6, lr}
 8015bf4:	4604      	mov	r4, r0
 8015bf6:	6800      	ldr	r0, [r0, #0]
 8015bf8:	b350      	cbz	r0, 8015c50 <rcl_action_send_cancel_response+0x60>
 8015bfa:	460d      	mov	r5, r1
 8015bfc:	4616      	mov	r6, r2
 8015bfe:	f7fe f9ff 	bl	8014000 <rcl_service_is_valid>
 8015c02:	b300      	cbz	r0, 8015c46 <rcl_action_send_cancel_response+0x56>
 8015c04:	6820      	ldr	r0, [r4, #0]
 8015c06:	3004      	adds	r0, #4
 8015c08:	f7fe f9fa 	bl	8014000 <rcl_service_is_valid>
 8015c0c:	b1d8      	cbz	r0, 8015c46 <rcl_action_send_cancel_response+0x56>
 8015c0e:	6820      	ldr	r0, [r4, #0]
 8015c10:	3008      	adds	r0, #8
 8015c12:	f7fe f9f5 	bl	8014000 <rcl_service_is_valid>
 8015c16:	b1b0      	cbz	r0, 8015c46 <rcl_action_send_cancel_response+0x56>
 8015c18:	6820      	ldr	r0, [r4, #0]
 8015c1a:	300c      	adds	r0, #12
 8015c1c:	f7f7 faa2 	bl	800d164 <rcl_publisher_is_valid>
 8015c20:	b188      	cbz	r0, 8015c46 <rcl_action_send_cancel_response+0x56>
 8015c22:	6820      	ldr	r0, [r4, #0]
 8015c24:	3010      	adds	r0, #16
 8015c26:	f7f7 fa9d 	bl	800d164 <rcl_publisher_is_valid>
 8015c2a:	b160      	cbz	r0, 8015c46 <rcl_action_send_cancel_response+0x56>
 8015c2c:	b19d      	cbz	r5, 8015c56 <rcl_action_send_cancel_response+0x66>
 8015c2e:	b196      	cbz	r6, 8015c56 <rcl_action_send_cancel_response+0x66>
 8015c30:	6820      	ldr	r0, [r4, #0]
 8015c32:	4632      	mov	r2, r6
 8015c34:	4629      	mov	r1, r5
 8015c36:	3004      	adds	r0, #4
 8015c38:	f7fe f9ca 	bl	8013fd0 <rcl_send_response>
 8015c3c:	b110      	cbz	r0, 8015c44 <rcl_action_send_cancel_response+0x54>
 8015c3e:	2802      	cmp	r0, #2
 8015c40:	bf18      	it	ne
 8015c42:	2001      	movne	r0, #1
 8015c44:	bd70      	pop	{r4, r5, r6, pc}
 8015c46:	f7f8 fa6f 	bl	800e128 <rcutils_reset_error>
 8015c4a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015c4e:	bd70      	pop	{r4, r5, r6, pc}
 8015c50:	f640 0098 	movw	r0, #2200	@ 0x898
 8015c54:	bd70      	pop	{r4, r5, r6, pc}
 8015c56:	200b      	movs	r0, #11
 8015c58:	bd70      	pop	{r4, r5, r6, pc}
 8015c5a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015c5e:	4770      	bx	lr

08015c60 <rcl_action_wait_set_add_action_server>:
 8015c60:	2800      	cmp	r0, #0
 8015c62:	d04d      	beq.n	8015d00 <rcl_action_wait_set_add_action_server+0xa0>
 8015c64:	b570      	push	{r4, r5, r6, lr}
 8015c66:	460c      	mov	r4, r1
 8015c68:	b159      	cbz	r1, 8015c82 <rcl_action_wait_set_add_action_server+0x22>
 8015c6a:	4605      	mov	r5, r0
 8015c6c:	6808      	ldr	r0, [r1, #0]
 8015c6e:	b140      	cbz	r0, 8015c82 <rcl_action_wait_set_add_action_server+0x22>
 8015c70:	4616      	mov	r6, r2
 8015c72:	f7fe f9c5 	bl	8014000 <rcl_service_is_valid>
 8015c76:	b120      	cbz	r0, 8015c82 <rcl_action_wait_set_add_action_server+0x22>
 8015c78:	6820      	ldr	r0, [r4, #0]
 8015c7a:	3004      	adds	r0, #4
 8015c7c:	f7fe f9c0 	bl	8014000 <rcl_service_is_valid>
 8015c80:	b910      	cbnz	r0, 8015c88 <rcl_action_wait_set_add_action_server+0x28>
 8015c82:	f640 0098 	movw	r0, #2200	@ 0x898
 8015c86:	bd70      	pop	{r4, r5, r6, pc}
 8015c88:	6820      	ldr	r0, [r4, #0]
 8015c8a:	3008      	adds	r0, #8
 8015c8c:	f7fe f9b8 	bl	8014000 <rcl_service_is_valid>
 8015c90:	2800      	cmp	r0, #0
 8015c92:	d0f6      	beq.n	8015c82 <rcl_action_wait_set_add_action_server+0x22>
 8015c94:	6820      	ldr	r0, [r4, #0]
 8015c96:	300c      	adds	r0, #12
 8015c98:	f7f7 fa7c 	bl	800d194 <rcl_publisher_is_valid_except_context>
 8015c9c:	2800      	cmp	r0, #0
 8015c9e:	d0f0      	beq.n	8015c82 <rcl_action_wait_set_add_action_server+0x22>
 8015ca0:	6820      	ldr	r0, [r4, #0]
 8015ca2:	3010      	adds	r0, #16
 8015ca4:	f7f7 fa76 	bl	800d194 <rcl_publisher_is_valid_except_context>
 8015ca8:	2800      	cmp	r0, #0
 8015caa:	d0ea      	beq.n	8015c82 <rcl_action_wait_set_add_action_server+0x22>
 8015cac:	6821      	ldr	r1, [r4, #0]
 8015cae:	4628      	mov	r0, r5
 8015cb0:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8015cb4:	f7ff fad0 	bl	8015258 <rcl_wait_set_add_service>
 8015cb8:	2800      	cmp	r0, #0
 8015cba:	d1e4      	bne.n	8015c86 <rcl_action_wait_set_add_action_server+0x26>
 8015cbc:	6821      	ldr	r1, [r4, #0]
 8015cbe:	4628      	mov	r0, r5
 8015cc0:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8015cc4:	3104      	adds	r1, #4
 8015cc6:	f7ff fac7 	bl	8015258 <rcl_wait_set_add_service>
 8015cca:	2800      	cmp	r0, #0
 8015ccc:	d1db      	bne.n	8015c86 <rcl_action_wait_set_add_action_server+0x26>
 8015cce:	6821      	ldr	r1, [r4, #0]
 8015cd0:	4628      	mov	r0, r5
 8015cd2:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8015cd6:	3108      	adds	r1, #8
 8015cd8:	f7ff fabe 	bl	8015258 <rcl_wait_set_add_service>
 8015cdc:	2800      	cmp	r0, #0
 8015cde:	d1d2      	bne.n	8015c86 <rcl_action_wait_set_add_action_server+0x26>
 8015ce0:	6821      	ldr	r1, [r4, #0]
 8015ce2:	4628      	mov	r0, r5
 8015ce4:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8015ce8:	3114      	adds	r1, #20
 8015cea:	f7ff fa59 	bl	80151a0 <rcl_wait_set_add_timer>
 8015cee:	2800      	cmp	r0, #0
 8015cf0:	d1c9      	bne.n	8015c86 <rcl_action_wait_set_add_action_server+0x26>
 8015cf2:	2e00      	cmp	r6, #0
 8015cf4:	d0c7      	beq.n	8015c86 <rcl_action_wait_set_add_action_server+0x26>
 8015cf6:	6823      	ldr	r3, [r4, #0]
 8015cf8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8015cfc:	6033      	str	r3, [r6, #0]
 8015cfe:	bd70      	pop	{r4, r5, r6, pc}
 8015d00:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015d04:	4770      	bx	lr
 8015d06:	bf00      	nop

08015d08 <rcl_action_server_wait_set_get_entities_ready>:
 8015d08:	2800      	cmp	r0, #0
 8015d0a:	d05a      	beq.n	8015dc2 <rcl_action_server_wait_set_get_entities_ready+0xba>
 8015d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d0e:	460c      	mov	r4, r1
 8015d10:	b161      	cbz	r1, 8015d2c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015d12:	4605      	mov	r5, r0
 8015d14:	6808      	ldr	r0, [r1, #0]
 8015d16:	b148      	cbz	r0, 8015d2c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015d18:	4616      	mov	r6, r2
 8015d1a:	461f      	mov	r7, r3
 8015d1c:	f7fe f970 	bl	8014000 <rcl_service_is_valid>
 8015d20:	b120      	cbz	r0, 8015d2c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015d22:	6820      	ldr	r0, [r4, #0]
 8015d24:	3004      	adds	r0, #4
 8015d26:	f7fe f96b 	bl	8014000 <rcl_service_is_valid>
 8015d2a:	b910      	cbnz	r0, 8015d32 <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8015d2c:	f640 0098 	movw	r0, #2200	@ 0x898
 8015d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d32:	6820      	ldr	r0, [r4, #0]
 8015d34:	3008      	adds	r0, #8
 8015d36:	f7fe f963 	bl	8014000 <rcl_service_is_valid>
 8015d3a:	2800      	cmp	r0, #0
 8015d3c:	d0f6      	beq.n	8015d2c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015d3e:	6820      	ldr	r0, [r4, #0]
 8015d40:	300c      	adds	r0, #12
 8015d42:	f7f7 fa27 	bl	800d194 <rcl_publisher_is_valid_except_context>
 8015d46:	2800      	cmp	r0, #0
 8015d48:	d0f0      	beq.n	8015d2c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015d4a:	6820      	ldr	r0, [r4, #0]
 8015d4c:	3010      	adds	r0, #16
 8015d4e:	f7f7 fa21 	bl	800d194 <rcl_publisher_is_valid_except_context>
 8015d52:	2800      	cmp	r0, #0
 8015d54:	d0ea      	beq.n	8015d2c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015d56:	b3be      	cbz	r6, 8015dc8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015d58:	b3b7      	cbz	r7, 8015dc8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015d5a:	9b06      	ldr	r3, [sp, #24]
 8015d5c:	b3a3      	cbz	r3, 8015dc8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015d5e:	9b07      	ldr	r3, [sp, #28]
 8015d60:	b393      	cbz	r3, 8015dc8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015d62:	6821      	ldr	r1, [r4, #0]
 8015d64:	692a      	ldr	r2, [r5, #16]
 8015d66:	6a2c      	ldr	r4, [r5, #32]
 8015d68:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8015d6c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8015d70:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8015d74:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8015d78:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8015d7c:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8015d80:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015d84:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8015d88:	1a64      	subs	r4, r4, r1
 8015d8a:	fab4 f484 	clz	r4, r4
 8015d8e:	0964      	lsrs	r4, r4, #5
 8015d90:	7034      	strb	r4, [r6, #0]
 8015d92:	1d0c      	adds	r4, r1, #4
 8015d94:	1b1b      	subs	r3, r3, r4
 8015d96:	fab3 f383 	clz	r3, r3
 8015d9a:	095b      	lsrs	r3, r3, #5
 8015d9c:	f101 0408 	add.w	r4, r1, #8
 8015da0:	703b      	strb	r3, [r7, #0]
 8015da2:	f101 0314 	add.w	r3, r1, #20
 8015da6:	1b01      	subs	r1, r0, r4
 8015da8:	1ad3      	subs	r3, r2, r3
 8015daa:	fab1 f181 	clz	r1, r1
 8015dae:	9a06      	ldr	r2, [sp, #24]
 8015db0:	0949      	lsrs	r1, r1, #5
 8015db2:	7011      	strb	r1, [r2, #0]
 8015db4:	fab3 f383 	clz	r3, r3
 8015db8:	9a07      	ldr	r2, [sp, #28]
 8015dba:	095b      	lsrs	r3, r3, #5
 8015dbc:	2000      	movs	r0, #0
 8015dbe:	7013      	strb	r3, [r2, #0]
 8015dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015dc2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015dc6:	4770      	bx	lr
 8015dc8:	200b      	movs	r0, #11
 8015dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015dcc <_execute_event_handler>:
 8015dcc:	2002      	movs	r0, #2
 8015dce:	4770      	bx	lr

08015dd0 <_cancel_goal_event_handler>:
 8015dd0:	2003      	movs	r0, #3
 8015dd2:	4770      	bx	lr

08015dd4 <_succeed_event_handler>:
 8015dd4:	2004      	movs	r0, #4
 8015dd6:	4770      	bx	lr

08015dd8 <_abort_event_handler>:
 8015dd8:	2006      	movs	r0, #6
 8015dda:	4770      	bx	lr

08015ddc <_canceled_event_handler>:
 8015ddc:	2005      	movs	r0, #5
 8015dde:	4770      	bx	lr

08015de0 <rcl_action_transition_goal_state>:
 8015de0:	b2c2      	uxtb	r2, r0
 8015de2:	2a06      	cmp	r2, #6
 8015de4:	d80c      	bhi.n	8015e00 <rcl_action_transition_goal_state+0x20>
 8015de6:	2904      	cmp	r1, #4
 8015de8:	d80a      	bhi.n	8015e00 <rcl_action_transition_goal_state+0x20>
 8015dea:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8015dee:	b410      	push	{r4}
 8015df0:	1853      	adds	r3, r2, r1
 8015df2:	4c06      	ldr	r4, [pc, #24]	@ (8015e0c <rcl_action_transition_goal_state+0x2c>)
 8015df4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015df8:	b123      	cbz	r3, 8015e04 <rcl_action_transition_goal_state+0x24>
 8015dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015dfe:	4718      	bx	r3
 8015e00:	2000      	movs	r0, #0
 8015e02:	4770      	bx	lr
 8015e04:	2000      	movs	r0, #0
 8015e06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e0a:	4770      	bx	lr
 8015e0c:	0801ae28 	.word	0x0801ae28

08015e10 <rcl_action_get_zero_initialized_cancel_response>:
 8015e10:	b510      	push	{r4, lr}
 8015e12:	4c07      	ldr	r4, [pc, #28]	@ (8015e30 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8015e14:	4686      	mov	lr, r0
 8015e16:	4684      	mov	ip, r0
 8015e18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015e1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015e1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015e20:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015e24:	6823      	ldr	r3, [r4, #0]
 8015e26:	f8cc 3000 	str.w	r3, [ip]
 8015e2a:	4670      	mov	r0, lr
 8015e2c:	bd10      	pop	{r4, pc}
 8015e2e:	bf00      	nop
 8015e30:	0801aeb4 	.word	0x0801aeb4

08015e34 <rclc_action_send_result_request>:
 8015e34:	b1d0      	cbz	r0, 8015e6c <rclc_action_send_result_request+0x38>
 8015e36:	b500      	push	{lr}
 8015e38:	4684      	mov	ip, r0
 8015e3a:	b087      	sub	sp, #28
 8015e3c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8015e40:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8015e44:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8015e48:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8015e4c:	f10d 0e08 	add.w	lr, sp, #8
 8015e50:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015e54:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8015e58:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8015e5c:	a902      	add	r1, sp, #8
 8015e5e:	3010      	adds	r0, #16
 8015e60:	f7ff fbda 	bl	8015618 <rcl_action_send_result_request>
 8015e64:	b920      	cbnz	r0, 8015e70 <rclc_action_send_result_request+0x3c>
 8015e66:	b007      	add	sp, #28
 8015e68:	f85d fb04 	ldr.w	pc, [sp], #4
 8015e6c:	200b      	movs	r0, #11
 8015e6e:	4770      	bx	lr
 8015e70:	9001      	str	r0, [sp, #4]
 8015e72:	f7f8 f959 	bl	800e128 <rcutils_reset_error>
 8015e76:	9801      	ldr	r0, [sp, #4]
 8015e78:	b007      	add	sp, #28
 8015e7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8015e7e:	bf00      	nop

08015e80 <rclc_action_take_goal_handle>:
 8015e80:	b160      	cbz	r0, 8015e9c <rclc_action_take_goal_handle+0x1c>
 8015e82:	6883      	ldr	r3, [r0, #8]
 8015e84:	b143      	cbz	r3, 8015e98 <rclc_action_take_goal_handle+0x18>
 8015e86:	6819      	ldr	r1, [r3, #0]
 8015e88:	6081      	str	r1, [r0, #8]
 8015e8a:	2200      	movs	r2, #0
 8015e8c:	721a      	strb	r2, [r3, #8]
 8015e8e:	68c1      	ldr	r1, [r0, #12]
 8015e90:	6019      	str	r1, [r3, #0]
 8015e92:	621a      	str	r2, [r3, #32]
 8015e94:	849a      	strh	r2, [r3, #36]	@ 0x24
 8015e96:	60c3      	str	r3, [r0, #12]
 8015e98:	4618      	mov	r0, r3
 8015e9a:	4770      	bx	lr
 8015e9c:	4603      	mov	r3, r0
 8015e9e:	e7fb      	b.n	8015e98 <rclc_action_take_goal_handle+0x18>

08015ea0 <rclc_action_remove_used_goal_handle>:
 8015ea0:	b180      	cbz	r0, 8015ec4 <rclc_action_remove_used_goal_handle+0x24>
 8015ea2:	b179      	cbz	r1, 8015ec4 <rclc_action_remove_used_goal_handle+0x24>
 8015ea4:	68c3      	ldr	r3, [r0, #12]
 8015ea6:	4299      	cmp	r1, r3
 8015ea8:	d00d      	beq.n	8015ec6 <rclc_action_remove_used_goal_handle+0x26>
 8015eaa:	b12b      	cbz	r3, 8015eb8 <rclc_action_remove_used_goal_handle+0x18>
 8015eac:	681a      	ldr	r2, [r3, #0]
 8015eae:	4291      	cmp	r1, r2
 8015eb0:	d003      	beq.n	8015eba <rclc_action_remove_used_goal_handle+0x1a>
 8015eb2:	4613      	mov	r3, r2
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d1f9      	bne.n	8015eac <rclc_action_remove_used_goal_handle+0xc>
 8015eb8:	4770      	bx	lr
 8015eba:	680a      	ldr	r2, [r1, #0]
 8015ebc:	601a      	str	r2, [r3, #0]
 8015ebe:	6883      	ldr	r3, [r0, #8]
 8015ec0:	600b      	str	r3, [r1, #0]
 8015ec2:	6081      	str	r1, [r0, #8]
 8015ec4:	4770      	bx	lr
 8015ec6:	680b      	ldr	r3, [r1, #0]
 8015ec8:	60c3      	str	r3, [r0, #12]
 8015eca:	e7f8      	b.n	8015ebe <rclc_action_remove_used_goal_handle+0x1e>

08015ecc <rclc_action_find_goal_handle_by_uuid>:
 8015ecc:	b538      	push	{r3, r4, r5, lr}
 8015ece:	b180      	cbz	r0, 8015ef2 <rclc_action_find_goal_handle_by_uuid+0x26>
 8015ed0:	460d      	mov	r5, r1
 8015ed2:	b181      	cbz	r1, 8015ef6 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8015ed4:	68c4      	ldr	r4, [r0, #12]
 8015ed6:	b914      	cbnz	r4, 8015ede <rclc_action_find_goal_handle_by_uuid+0x12>
 8015ed8:	e009      	b.n	8015eee <rclc_action_find_goal_handle_by_uuid+0x22>
 8015eda:	6824      	ldr	r4, [r4, #0]
 8015edc:	b13c      	cbz	r4, 8015eee <rclc_action_find_goal_handle_by_uuid+0x22>
 8015ede:	f104 0009 	add.w	r0, r4, #9
 8015ee2:	2210      	movs	r2, #16
 8015ee4:	4629      	mov	r1, r5
 8015ee6:	f003 f9c3 	bl	8019270 <memcmp>
 8015eea:	2800      	cmp	r0, #0
 8015eec:	d1f5      	bne.n	8015eda <rclc_action_find_goal_handle_by_uuid+0xe>
 8015eee:	4620      	mov	r0, r4
 8015ef0:	bd38      	pop	{r3, r4, r5, pc}
 8015ef2:	4604      	mov	r4, r0
 8015ef4:	e7fb      	b.n	8015eee <rclc_action_find_goal_handle_by_uuid+0x22>
 8015ef6:	460c      	mov	r4, r1
 8015ef8:	e7f9      	b.n	8015eee <rclc_action_find_goal_handle_by_uuid+0x22>
 8015efa:	bf00      	nop

08015efc <rclc_action_find_first_handle_by_status>:
 8015efc:	b140      	cbz	r0, 8015f10 <rclc_action_find_first_handle_by_status+0x14>
 8015efe:	68c0      	ldr	r0, [r0, #12]
 8015f00:	b910      	cbnz	r0, 8015f08 <rclc_action_find_first_handle_by_status+0xc>
 8015f02:	e005      	b.n	8015f10 <rclc_action_find_first_handle_by_status+0x14>
 8015f04:	6800      	ldr	r0, [r0, #0]
 8015f06:	b118      	cbz	r0, 8015f10 <rclc_action_find_first_handle_by_status+0x14>
 8015f08:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015f0c:	428b      	cmp	r3, r1
 8015f0e:	d1f9      	bne.n	8015f04 <rclc_action_find_first_handle_by_status+0x8>
 8015f10:	4770      	bx	lr
 8015f12:	bf00      	nop

08015f14 <rclc_action_find_first_terminated_handle>:
 8015f14:	b140      	cbz	r0, 8015f28 <rclc_action_find_first_terminated_handle+0x14>
 8015f16:	68c0      	ldr	r0, [r0, #12]
 8015f18:	b910      	cbnz	r0, 8015f20 <rclc_action_find_first_terminated_handle+0xc>
 8015f1a:	e005      	b.n	8015f28 <rclc_action_find_first_terminated_handle+0x14>
 8015f1c:	6800      	ldr	r0, [r0, #0]
 8015f1e:	b118      	cbz	r0, 8015f28 <rclc_action_find_first_terminated_handle+0x14>
 8015f20:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015f24:	2b03      	cmp	r3, #3
 8015f26:	ddf9      	ble.n	8015f1c <rclc_action_find_first_terminated_handle+0x8>
 8015f28:	4770      	bx	lr
 8015f2a:	bf00      	nop

08015f2c <rclc_action_find_handle_by_goal_request_sequence_number>:
 8015f2c:	b170      	cbz	r0, 8015f4c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015f2e:	68c0      	ldr	r0, [r0, #12]
 8015f30:	b160      	cbz	r0, 8015f4c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015f32:	b410      	push	{r4}
 8015f34:	e001      	b.n	8015f3a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8015f36:	6800      	ldr	r0, [r0, #0]
 8015f38:	b128      	cbz	r0, 8015f46 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8015f3a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8015f3e:	4299      	cmp	r1, r3
 8015f40:	bf08      	it	eq
 8015f42:	4294      	cmpeq	r4, r2
 8015f44:	d1f7      	bne.n	8015f36 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8015f46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015f4a:	4770      	bx	lr
 8015f4c:	4770      	bx	lr
 8015f4e:	bf00      	nop

08015f50 <rclc_action_find_handle_by_result_request_sequence_number>:
 8015f50:	b170      	cbz	r0, 8015f70 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015f52:	68c0      	ldr	r0, [r0, #12]
 8015f54:	b160      	cbz	r0, 8015f70 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015f56:	b410      	push	{r4}
 8015f58:	e001      	b.n	8015f5e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8015f5a:	6800      	ldr	r0, [r0, #0]
 8015f5c:	b128      	cbz	r0, 8015f6a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8015f5e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8015f62:	4299      	cmp	r1, r3
 8015f64:	bf08      	it	eq
 8015f66:	4294      	cmpeq	r4, r2
 8015f68:	d1f7      	bne.n	8015f5a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8015f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015f6e:	4770      	bx	lr
 8015f70:	4770      	bx	lr
 8015f72:	bf00      	nop

08015f74 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8015f74:	b170      	cbz	r0, 8015f94 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015f76:	68c0      	ldr	r0, [r0, #12]
 8015f78:	b160      	cbz	r0, 8015f94 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015f7a:	b410      	push	{r4}
 8015f7c:	e001      	b.n	8015f82 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8015f7e:	6800      	ldr	r0, [r0, #0]
 8015f80:	b128      	cbz	r0, 8015f8e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8015f82:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8015f86:	4299      	cmp	r1, r3
 8015f88:	bf08      	it	eq
 8015f8a:	4294      	cmpeq	r4, r2
 8015f8c:	d1f7      	bne.n	8015f7e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8015f8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015f92:	4770      	bx	lr
 8015f94:	4770      	bx	lr
 8015f96:	bf00      	nop

08015f98 <rclc_action_find_first_handle_with_goal_response>:
 8015f98:	b140      	cbz	r0, 8015fac <rclc_action_find_first_handle_with_goal_response+0x14>
 8015f9a:	68c0      	ldr	r0, [r0, #12]
 8015f9c:	b910      	cbnz	r0, 8015fa4 <rclc_action_find_first_handle_with_goal_response+0xc>
 8015f9e:	e005      	b.n	8015fac <rclc_action_find_first_handle_with_goal_response+0x14>
 8015fa0:	6800      	ldr	r0, [r0, #0]
 8015fa2:	b118      	cbz	r0, 8015fac <rclc_action_find_first_handle_with_goal_response+0x14>
 8015fa4:	f890 3020 	ldrb.w	r3, [r0, #32]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d0f9      	beq.n	8015fa0 <rclc_action_find_first_handle_with_goal_response+0x8>
 8015fac:	4770      	bx	lr
 8015fae:	bf00      	nop

08015fb0 <rclc_action_find_first_handle_with_result_response>:
 8015fb0:	b140      	cbz	r0, 8015fc4 <rclc_action_find_first_handle_with_result_response+0x14>
 8015fb2:	68c0      	ldr	r0, [r0, #12]
 8015fb4:	b910      	cbnz	r0, 8015fbc <rclc_action_find_first_handle_with_result_response+0xc>
 8015fb6:	e005      	b.n	8015fc4 <rclc_action_find_first_handle_with_result_response+0x14>
 8015fb8:	6800      	ldr	r0, [r0, #0]
 8015fba:	b118      	cbz	r0, 8015fc4 <rclc_action_find_first_handle_with_result_response+0x14>
 8015fbc:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d0f9      	beq.n	8015fb8 <rclc_action_find_first_handle_with_result_response+0x8>
 8015fc4:	4770      	bx	lr
 8015fc6:	bf00      	nop

08015fc8 <rclc_action_server_response_goal_request>:
 8015fc8:	b198      	cbz	r0, 8015ff2 <rclc_action_server_response_goal_request+0x2a>
 8015fca:	b510      	push	{r4, lr}
 8015fcc:	6844      	ldr	r4, [r0, #4]
 8015fce:	b086      	sub	sp, #24
 8015fd0:	2200      	movs	r2, #0
 8015fd2:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8015fd6:	460b      	mov	r3, r1
 8015fd8:	9205      	str	r2, [sp, #20]
 8015fda:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8015fde:	aa03      	add	r2, sp, #12
 8015fe0:	f104 0010 	add.w	r0, r4, #16
 8015fe4:	f88d 300c 	strb.w	r3, [sp, #12]
 8015fe8:	f7ff fd4a 	bl	8015a80 <rcl_action_send_goal_response>
 8015fec:	b918      	cbnz	r0, 8015ff6 <rclc_action_server_response_goal_request+0x2e>
 8015fee:	b006      	add	sp, #24
 8015ff0:	bd10      	pop	{r4, pc}
 8015ff2:	200b      	movs	r0, #11
 8015ff4:	4770      	bx	lr
 8015ff6:	9001      	str	r0, [sp, #4]
 8015ff8:	f7f8 f896 	bl	800e128 <rcutils_reset_error>
 8015ffc:	9801      	ldr	r0, [sp, #4]
 8015ffe:	b006      	add	sp, #24
 8016000:	bd10      	pop	{r4, pc}
 8016002:	bf00      	nop
 8016004:	0000      	movs	r0, r0
	...

08016008 <rclc_action_server_goal_cancel_accept>:
 8016008:	b310      	cbz	r0, 8016050 <rclc_action_server_goal_cancel_accept+0x48>
 801600a:	b510      	push	{r4, lr}
 801600c:	b090      	sub	sp, #64	@ 0x40
 801600e:	4604      	mov	r4, r0
 8016010:	a806      	add	r0, sp, #24
 8016012:	f7ff fefd 	bl	8015e10 <rcl_action_get_zero_initialized_cancel_response>
 8016016:	2300      	movs	r3, #0
 8016018:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801601c:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016020:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016024:	f88d 3018 	strb.w	r3, [sp, #24]
 8016028:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801602c:	f8cd d01c 	str.w	sp, [sp, #28]
 8016030:	46ec      	mov	ip, sp
 8016032:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016036:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016058 <rclc_action_server_goal_cancel_accept+0x50>
 801603a:	6860      	ldr	r0, [r4, #4]
 801603c:	aa06      	add	r2, sp, #24
 801603e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016042:	3010      	adds	r0, #16
 8016044:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016048:	f7ff fdd2 	bl	8015bf0 <rcl_action_send_cancel_response>
 801604c:	b010      	add	sp, #64	@ 0x40
 801604e:	bd10      	pop	{r4, pc}
 8016050:	200b      	movs	r0, #11
 8016052:	4770      	bx	lr
 8016054:	f3af 8000 	nop.w
 8016058:	00000001 	.word	0x00000001
 801605c:	00000001 	.word	0x00000001

08016060 <rclc_action_server_goal_cancel_reject>:
 8016060:	b082      	sub	sp, #8
 8016062:	b530      	push	{r4, r5, lr}
 8016064:	b08b      	sub	sp, #44	@ 0x2c
 8016066:	ac0e      	add	r4, sp, #56	@ 0x38
 8016068:	e884 000c 	stmia.w	r4, {r2, r3}
 801606c:	b188      	cbz	r0, 8016092 <rclc_action_server_goal_cancel_reject+0x32>
 801606e:	4604      	mov	r4, r0
 8016070:	a801      	add	r0, sp, #4
 8016072:	460d      	mov	r5, r1
 8016074:	f7ff fecc 	bl	8015e10 <rcl_action_get_zero_initialized_cancel_response>
 8016078:	aa01      	add	r2, sp, #4
 801607a:	a90e      	add	r1, sp, #56	@ 0x38
 801607c:	f104 0010 	add.w	r0, r4, #16
 8016080:	f88d 5004 	strb.w	r5, [sp, #4]
 8016084:	f7ff fdb4 	bl	8015bf0 <rcl_action_send_cancel_response>
 8016088:	b00b      	add	sp, #44	@ 0x2c
 801608a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801608e:	b002      	add	sp, #8
 8016090:	4770      	bx	lr
 8016092:	200b      	movs	r0, #11
 8016094:	b00b      	add	sp, #44	@ 0x2c
 8016096:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801609a:	b002      	add	sp, #8
 801609c:	4770      	bx	lr
 801609e:	bf00      	nop

080160a0 <__atomic_load_8>:
 80160a0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80160a4:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80160a8:	4a15      	ldr	r2, [pc, #84]	@ (8016100 <__atomic_load_8+0x60>)
 80160aa:	4b16      	ldr	r3, [pc, #88]	@ (8016104 <__atomic_load_8+0x64>)
 80160ac:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80160b0:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80160b4:	fb02 f101 	mul.w	r1, r2, r1
 80160b8:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 80160bc:	fba3 2301 	umull	r2, r3, r3, r1
 80160c0:	091b      	lsrs	r3, r3, #4
 80160c2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80160c6:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 80160ca:	b4d0      	push	{r4, r6, r7}
 80160cc:	4c0e      	ldr	r4, [pc, #56]	@ (8016108 <__atomic_load_8+0x68>)
 80160ce:	1ac9      	subs	r1, r1, r3
 80160d0:	1862      	adds	r2, r4, r1
 80160d2:	f04f 0c01 	mov.w	ip, #1
 80160d6:	e8d2 3f4f 	ldrexb	r3, [r2]
 80160da:	e8c2 cf46 	strexb	r6, ip, [r2]
 80160de:	2e00      	cmp	r6, #0
 80160e0:	d1f9      	bne.n	80160d6 <__atomic_load_8+0x36>
 80160e2:	f3bf 8f5b 	dmb	ish
 80160e6:	b2db      	uxtb	r3, r3
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d1f4      	bne.n	80160d6 <__atomic_load_8+0x36>
 80160ec:	e9d0 6700 	ldrd	r6, r7, [r0]
 80160f0:	f3bf 8f5b 	dmb	ish
 80160f4:	5463      	strb	r3, [r4, r1]
 80160f6:	4630      	mov	r0, r6
 80160f8:	4639      	mov	r1, r7
 80160fa:	bcd0      	pop	{r4, r6, r7}
 80160fc:	4770      	bx	lr
 80160fe:	bf00      	nop
 8016100:	27d4eb2d 	.word	0x27d4eb2d
 8016104:	b21642c9 	.word	0xb21642c9
 8016108:	2000ae28 	.word	0x2000ae28

0801610c <__atomic_store_8>:
 801610c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016110:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016114:	b570      	push	{r4, r5, r6, lr}
 8016116:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801611a:	4c14      	ldr	r4, [pc, #80]	@ (801616c <__atomic_store_8+0x60>)
 801611c:	4d14      	ldr	r5, [pc, #80]	@ (8016170 <__atomic_store_8+0x64>)
 801611e:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016122:	fb04 f101 	mul.w	r1, r4, r1
 8016126:	4c13      	ldr	r4, [pc, #76]	@ (8016174 <__atomic_store_8+0x68>)
 8016128:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801612c:	fba4 4e01 	umull	r4, lr, r4, r1
 8016130:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8016134:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 8016138:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 801613c:	eba1 0e0e 	sub.w	lr, r1, lr
 8016140:	eb05 0c0e 	add.w	ip, r5, lr
 8016144:	f04f 0401 	mov.w	r4, #1
 8016148:	e8dc 1f4f 	ldrexb	r1, [ip]
 801614c:	e8cc 4f46 	strexb	r6, r4, [ip]
 8016150:	2e00      	cmp	r6, #0
 8016152:	d1f9      	bne.n	8016148 <__atomic_store_8+0x3c>
 8016154:	f3bf 8f5b 	dmb	ish
 8016158:	b2c9      	uxtb	r1, r1
 801615a:	2900      	cmp	r1, #0
 801615c:	d1f4      	bne.n	8016148 <__atomic_store_8+0x3c>
 801615e:	e9c0 2300 	strd	r2, r3, [r0]
 8016162:	f3bf 8f5b 	dmb	ish
 8016166:	f805 100e 	strb.w	r1, [r5, lr]
 801616a:	bd70      	pop	{r4, r5, r6, pc}
 801616c:	27d4eb2d 	.word	0x27d4eb2d
 8016170:	2000ae28 	.word	0x2000ae28
 8016174:	b21642c9 	.word	0xb21642c9

08016178 <__atomic_exchange_8>:
 8016178:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 801617c:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 8016180:	4916      	ldr	r1, [pc, #88]	@ (80161dc <__atomic_exchange_8+0x64>)
 8016182:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 8016186:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 801618a:	fb01 fc0c 	mul.w	ip, r1, ip
 801618e:	4914      	ldr	r1, [pc, #80]	@ (80161e0 <__atomic_exchange_8+0x68>)
 8016190:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 8016194:	b570      	push	{r4, r5, r6, lr}
 8016196:	4605      	mov	r5, r0
 8016198:	fba1 010c 	umull	r0, r1, r1, ip
 801619c:	0909      	lsrs	r1, r1, #4
 801619e:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80161a2:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 80161a6:	4e0f      	ldr	r6, [pc, #60]	@ (80161e4 <__atomic_exchange_8+0x6c>)
 80161a8:	ebac 0c01 	sub.w	ip, ip, r1
 80161ac:	eb06 010c 	add.w	r1, r6, ip
 80161b0:	f04f 0e01 	mov.w	lr, #1
 80161b4:	e8d1 4f4f 	ldrexb	r4, [r1]
 80161b8:	e8c1 ef40 	strexb	r0, lr, [r1]
 80161bc:	2800      	cmp	r0, #0
 80161be:	d1f9      	bne.n	80161b4 <__atomic_exchange_8+0x3c>
 80161c0:	f3bf 8f5b 	dmb	ish
 80161c4:	b2e4      	uxtb	r4, r4
 80161c6:	2c00      	cmp	r4, #0
 80161c8:	d1f4      	bne.n	80161b4 <__atomic_exchange_8+0x3c>
 80161ca:	e9d5 0100 	ldrd	r0, r1, [r5]
 80161ce:	e9c5 2300 	strd	r2, r3, [r5]
 80161d2:	f3bf 8f5b 	dmb	ish
 80161d6:	f806 400c 	strb.w	r4, [r6, ip]
 80161da:	bd70      	pop	{r4, r5, r6, pc}
 80161dc:	27d4eb2d 	.word	0x27d4eb2d
 80161e0:	b21642c9 	.word	0xb21642c9
 80161e4:	2000ae28 	.word	0x2000ae28

080161e8 <rcutils_get_env>:
 80161e8:	b168      	cbz	r0, 8016206 <rcutils_get_env+0x1e>
 80161ea:	b510      	push	{r4, lr}
 80161ec:	460c      	mov	r4, r1
 80161ee:	b129      	cbz	r1, 80161fc <rcutils_get_env+0x14>
 80161f0:	f002 fc94 	bl	8018b1c <getenv>
 80161f4:	b120      	cbz	r0, 8016200 <rcutils_get_env+0x18>
 80161f6:	6020      	str	r0, [r4, #0]
 80161f8:	2000      	movs	r0, #0
 80161fa:	bd10      	pop	{r4, pc}
 80161fc:	4803      	ldr	r0, [pc, #12]	@ (801620c <rcutils_get_env+0x24>)
 80161fe:	bd10      	pop	{r4, pc}
 8016200:	4b03      	ldr	r3, [pc, #12]	@ (8016210 <rcutils_get_env+0x28>)
 8016202:	6023      	str	r3, [r4, #0]
 8016204:	bd10      	pop	{r4, pc}
 8016206:	4803      	ldr	r0, [pc, #12]	@ (8016214 <rcutils_get_env+0x2c>)
 8016208:	4770      	bx	lr
 801620a:	bf00      	nop
 801620c:	0801a628 	.word	0x0801a628
 8016210:	0801a74c 	.word	0x0801a74c
 8016214:	0801a60c 	.word	0x0801a60c

08016218 <rcutils_format_string_limit>:
 8016218:	b40f      	push	{r0, r1, r2, r3}
 801621a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801621c:	b083      	sub	sp, #12
 801621e:	ac08      	add	r4, sp, #32
 8016220:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8016222:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016226:	b34e      	cbz	r6, 801627c <rcutils_format_string_limit+0x64>
 8016228:	a808      	add	r0, sp, #32
 801622a:	f7f7 ff57 	bl	800e0dc <rcutils_allocator_is_valid>
 801622e:	b328      	cbz	r0, 801627c <rcutils_format_string_limit+0x64>
 8016230:	2100      	movs	r1, #0
 8016232:	ab0f      	add	r3, sp, #60	@ 0x3c
 8016234:	4632      	mov	r2, r6
 8016236:	4608      	mov	r0, r1
 8016238:	e9cd 3300 	strd	r3, r3, [sp]
 801623c:	f000 f8f4 	bl	8016428 <rcutils_vsnprintf>
 8016240:	1c43      	adds	r3, r0, #1
 8016242:	4605      	mov	r5, r0
 8016244:	d01a      	beq.n	801627c <rcutils_format_string_limit+0x64>
 8016246:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016248:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801624a:	1c47      	adds	r7, r0, #1
 801624c:	429f      	cmp	r7, r3
 801624e:	bf84      	itt	hi
 8016250:	461f      	movhi	r7, r3
 8016252:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8016256:	4638      	mov	r0, r7
 8016258:	9b08      	ldr	r3, [sp, #32]
 801625a:	4798      	blx	r3
 801625c:	4604      	mov	r4, r0
 801625e:	b168      	cbz	r0, 801627c <rcutils_format_string_limit+0x64>
 8016260:	9b01      	ldr	r3, [sp, #4]
 8016262:	4632      	mov	r2, r6
 8016264:	4639      	mov	r1, r7
 8016266:	f000 f8df 	bl	8016428 <rcutils_vsnprintf>
 801626a:	2800      	cmp	r0, #0
 801626c:	db02      	blt.n	8016274 <rcutils_format_string_limit+0x5c>
 801626e:	2300      	movs	r3, #0
 8016270:	5563      	strb	r3, [r4, r5]
 8016272:	e004      	b.n	801627e <rcutils_format_string_limit+0x66>
 8016274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016276:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016278:	4620      	mov	r0, r4
 801627a:	4798      	blx	r3
 801627c:	2400      	movs	r4, #0
 801627e:	4620      	mov	r0, r4
 8016280:	b003      	add	sp, #12
 8016282:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8016286:	b004      	add	sp, #16
 8016288:	4770      	bx	lr
 801628a:	bf00      	nop

0801628c <rcutils_repl_str>:
 801628c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016290:	ed2d 8b02 	vpush	{d8}
 8016294:	b087      	sub	sp, #28
 8016296:	4680      	mov	r8, r0
 8016298:	4608      	mov	r0, r1
 801629a:	f8cd 8004 	str.w	r8, [sp, #4]
 801629e:	ee08 2a10 	vmov	s16, r2
 80162a2:	468a      	mov	sl, r1
 80162a4:	4699      	mov	r9, r3
 80162a6:	f7e9 ffc5 	bl	8000234 <strlen>
 80162aa:	2600      	movs	r6, #0
 80162ac:	4647      	mov	r7, r8
 80162ae:	9002      	str	r0, [sp, #8]
 80162b0:	46b3      	mov	fp, r6
 80162b2:	2510      	movs	r5, #16
 80162b4:	46b0      	mov	r8, r6
 80162b6:	e01d      	b.n	80162f4 <rcutils_repl_str+0x68>
 80162b8:	f10b 0b01 	add.w	fp, fp, #1
 80162bc:	455e      	cmp	r6, fp
 80162be:	d211      	bcs.n	80162e4 <rcutils_repl_str+0x58>
 80162c0:	442e      	add	r6, r5
 80162c2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80162c6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80162ca:	00b1      	lsls	r1, r6, #2
 80162cc:	4798      	blx	r3
 80162ce:	2800      	cmp	r0, #0
 80162d0:	f000 8088 	beq.w	80163e4 <rcutils_repl_str+0x158>
 80162d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80162d8:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 80162dc:	4680      	mov	r8, r0
 80162de:	bf28      	it	cs
 80162e0:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 80162e4:	9a01      	ldr	r2, [sp, #4]
 80162e6:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 80162ea:	1aa2      	subs	r2, r4, r2
 80162ec:	f843 2c04 	str.w	r2, [r3, #-4]
 80162f0:	9b02      	ldr	r3, [sp, #8]
 80162f2:	18e7      	adds	r7, r4, r3
 80162f4:	4651      	mov	r1, sl
 80162f6:	4638      	mov	r0, r7
 80162f8:	f003 f80b 	bl	8019312 <strstr>
 80162fc:	4604      	mov	r4, r0
 80162fe:	4640      	mov	r0, r8
 8016300:	2c00      	cmp	r4, #0
 8016302:	d1d9      	bne.n	80162b8 <rcutils_repl_str+0x2c>
 8016304:	46b8      	mov	r8, r7
 8016306:	4607      	mov	r7, r0
 8016308:	4640      	mov	r0, r8
 801630a:	f7e9 ff93 	bl	8000234 <strlen>
 801630e:	9b01      	ldr	r3, [sp, #4]
 8016310:	eba8 0303 	sub.w	r3, r8, r3
 8016314:	181c      	adds	r4, r3, r0
 8016316:	9404      	str	r4, [sp, #16]
 8016318:	f1bb 0f00 	cmp.w	fp, #0
 801631c:	d04a      	beq.n	80163b4 <rcutils_repl_str+0x128>
 801631e:	ee18 0a10 	vmov	r0, s16
 8016322:	f7e9 ff87 	bl	8000234 <strlen>
 8016326:	9b02      	ldr	r3, [sp, #8]
 8016328:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801632c:	1ac3      	subs	r3, r0, r3
 801632e:	fb0b 4303 	mla	r3, fp, r3, r4
 8016332:	461a      	mov	r2, r3
 8016334:	9305      	str	r3, [sp, #20]
 8016336:	4606      	mov	r6, r0
 8016338:	f8d9 3000 	ldr.w	r3, [r9]
 801633c:	1c50      	adds	r0, r2, #1
 801633e:	4798      	blx	r3
 8016340:	9003      	str	r0, [sp, #12]
 8016342:	2800      	cmp	r0, #0
 8016344:	d04f      	beq.n	80163e6 <rcutils_repl_str+0x15a>
 8016346:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801634a:	683a      	ldr	r2, [r7, #0]
 801634c:	4641      	mov	r1, r8
 801634e:	f003 f882 	bl	8019456 <memcpy>
 8016352:	683d      	ldr	r5, [r7, #0]
 8016354:	9b03      	ldr	r3, [sp, #12]
 8016356:	9701      	str	r7, [sp, #4]
 8016358:	46ba      	mov	sl, r7
 801635a:	441d      	add	r5, r3
 801635c:	9f02      	ldr	r7, [sp, #8]
 801635e:	f8cd 9008 	str.w	r9, [sp, #8]
 8016362:	2401      	movs	r4, #1
 8016364:	46d1      	mov	r9, sl
 8016366:	ee18 aa10 	vmov	sl, s16
 801636a:	e00a      	b.n	8016382 <rcutils_repl_str+0xf6>
 801636c:	f8d9 5000 	ldr.w	r5, [r9]
 8016370:	1aaa      	subs	r2, r5, r2
 8016372:	1885      	adds	r5, r0, r2
 8016374:	f003 f86f 	bl	8019456 <memcpy>
 8016378:	45a3      	cmp	fp, r4
 801637a:	f104 0201 	add.w	r2, r4, #1
 801637e:	d935      	bls.n	80163ec <rcutils_repl_str+0x160>
 8016380:	4614      	mov	r4, r2
 8016382:	4632      	mov	r2, r6
 8016384:	4651      	mov	r1, sl
 8016386:	4628      	mov	r0, r5
 8016388:	f003 f865 	bl	8019456 <memcpy>
 801638c:	f859 2b04 	ldr.w	r2, [r9], #4
 8016390:	45a3      	cmp	fp, r4
 8016392:	443a      	add	r2, r7
 8016394:	eb05 0006 	add.w	r0, r5, r6
 8016398:	eb08 0102 	add.w	r1, r8, r2
 801639c:	d1e6      	bne.n	801636c <rcutils_repl_str+0xe0>
 801639e:	9b04      	ldr	r3, [sp, #16]
 80163a0:	1a9a      	subs	r2, r3, r2
 80163a2:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80163a6:	f003 f856 	bl	8019456 <memcpy>
 80163aa:	9a03      	ldr	r2, [sp, #12]
 80163ac:	9905      	ldr	r1, [sp, #20]
 80163ae:	2300      	movs	r3, #0
 80163b0:	5453      	strb	r3, [r2, r1]
 80163b2:	e00b      	b.n	80163cc <rcutils_repl_str+0x140>
 80163b4:	4620      	mov	r0, r4
 80163b6:	f8d9 3000 	ldr.w	r3, [r9]
 80163ba:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80163be:	3001      	adds	r0, #1
 80163c0:	4798      	blx	r3
 80163c2:	9003      	str	r0, [sp, #12]
 80163c4:	b110      	cbz	r0, 80163cc <rcutils_repl_str+0x140>
 80163c6:	9901      	ldr	r1, [sp, #4]
 80163c8:	f003 f83d 	bl	8019446 <strcpy>
 80163cc:	4638      	mov	r0, r7
 80163ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80163d2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80163d6:	4798      	blx	r3
 80163d8:	9803      	ldr	r0, [sp, #12]
 80163da:	b007      	add	sp, #28
 80163dc:	ecbd 8b02 	vpop	{d8}
 80163e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163e4:	4647      	mov	r7, r8
 80163e6:	2300      	movs	r3, #0
 80163e8:	9303      	str	r3, [sp, #12]
 80163ea:	e7ef      	b.n	80163cc <rcutils_repl_str+0x140>
 80163ec:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80163f0:	e7db      	b.n	80163aa <rcutils_repl_str+0x11e>
 80163f2:	bf00      	nop

080163f4 <rcutils_snprintf>:
 80163f4:	b40c      	push	{r2, r3}
 80163f6:	b530      	push	{r4, r5, lr}
 80163f8:	b083      	sub	sp, #12
 80163fa:	ab06      	add	r3, sp, #24
 80163fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8016400:	9301      	str	r3, [sp, #4]
 8016402:	b152      	cbz	r2, 801641a <rcutils_snprintf+0x26>
 8016404:	b138      	cbz	r0, 8016416 <rcutils_snprintf+0x22>
 8016406:	b141      	cbz	r1, 801641a <rcutils_snprintf+0x26>
 8016408:	f002 ff24 	bl	8019254 <vsniprintf>
 801640c:	b003      	add	sp, #12
 801640e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016412:	b002      	add	sp, #8
 8016414:	4770      	bx	lr
 8016416:	2900      	cmp	r1, #0
 8016418:	d0f6      	beq.n	8016408 <rcutils_snprintf+0x14>
 801641a:	f002 ffe7 	bl	80193ec <__errno>
 801641e:	2316      	movs	r3, #22
 8016420:	6003      	str	r3, [r0, #0]
 8016422:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016426:	e7f1      	b.n	801640c <rcutils_snprintf+0x18>

08016428 <rcutils_vsnprintf>:
 8016428:	b570      	push	{r4, r5, r6, lr}
 801642a:	b13a      	cbz	r2, 801643c <rcutils_vsnprintf+0x14>
 801642c:	b120      	cbz	r0, 8016438 <rcutils_vsnprintf+0x10>
 801642e:	b129      	cbz	r1, 801643c <rcutils_vsnprintf+0x14>
 8016430:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016434:	f002 bf0e 	b.w	8019254 <vsniprintf>
 8016438:	2900      	cmp	r1, #0
 801643a:	d0f9      	beq.n	8016430 <rcutils_vsnprintf+0x8>
 801643c:	f002 ffd6 	bl	80193ec <__errno>
 8016440:	2316      	movs	r3, #22
 8016442:	6003      	str	r3, [r0, #0]
 8016444:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016448:	bd70      	pop	{r4, r5, r6, pc}
 801644a:	bf00      	nop

0801644c <rcutils_strdup>:
 801644c:	b084      	sub	sp, #16
 801644e:	b570      	push	{r4, r5, r6, lr}
 8016450:	b082      	sub	sp, #8
 8016452:	ac07      	add	r4, sp, #28
 8016454:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8016458:	4605      	mov	r5, r0
 801645a:	b1b0      	cbz	r0, 801648a <rcutils_strdup+0x3e>
 801645c:	f7e9 feea 	bl	8000234 <strlen>
 8016460:	1c42      	adds	r2, r0, #1
 8016462:	9b07      	ldr	r3, [sp, #28]
 8016464:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016466:	9201      	str	r2, [sp, #4]
 8016468:	4606      	mov	r6, r0
 801646a:	4610      	mov	r0, r2
 801646c:	4798      	blx	r3
 801646e:	4604      	mov	r4, r0
 8016470:	b128      	cbz	r0, 801647e <rcutils_strdup+0x32>
 8016472:	9a01      	ldr	r2, [sp, #4]
 8016474:	4629      	mov	r1, r5
 8016476:	f002 ffee 	bl	8019456 <memcpy>
 801647a:	2300      	movs	r3, #0
 801647c:	55a3      	strb	r3, [r4, r6]
 801647e:	4620      	mov	r0, r4
 8016480:	b002      	add	sp, #8
 8016482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016486:	b004      	add	sp, #16
 8016488:	4770      	bx	lr
 801648a:	4604      	mov	r4, r0
 801648c:	e7f7      	b.n	801647e <rcutils_strdup+0x32>
 801648e:	bf00      	nop

08016490 <rcutils_strndup>:
 8016490:	b082      	sub	sp, #8
 8016492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016494:	ac06      	add	r4, sp, #24
 8016496:	e884 000c 	stmia.w	r4, {r2, r3}
 801649a:	4605      	mov	r5, r0
 801649c:	b188      	cbz	r0, 80164c2 <rcutils_strndup+0x32>
 801649e:	1c4f      	adds	r7, r1, #1
 80164a0:	460e      	mov	r6, r1
 80164a2:	4638      	mov	r0, r7
 80164a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80164a6:	4790      	blx	r2
 80164a8:	4604      	mov	r4, r0
 80164aa:	b128      	cbz	r0, 80164b8 <rcutils_strndup+0x28>
 80164ac:	463a      	mov	r2, r7
 80164ae:	4629      	mov	r1, r5
 80164b0:	f002 ffd1 	bl	8019456 <memcpy>
 80164b4:	2300      	movs	r3, #0
 80164b6:	55a3      	strb	r3, [r4, r6]
 80164b8:	4620      	mov	r0, r4
 80164ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80164be:	b002      	add	sp, #8
 80164c0:	4770      	bx	lr
 80164c2:	4604      	mov	r4, r0
 80164c4:	e7f8      	b.n	80164b8 <rcutils_strndup+0x28>
 80164c6:	bf00      	nop

080164c8 <rcutils_get_zero_initialized_string_map>:
 80164c8:	4b01      	ldr	r3, [pc, #4]	@ (80164d0 <rcutils_get_zero_initialized_string_map+0x8>)
 80164ca:	2000      	movs	r0, #0
 80164cc:	6018      	str	r0, [r3, #0]
 80164ce:	4770      	bx	lr
 80164d0:	2000ae40 	.word	0x2000ae40

080164d4 <rcutils_string_map_reserve>:
 80164d4:	2800      	cmp	r0, #0
 80164d6:	d05f      	beq.n	8016598 <rcutils_string_map_reserve+0xc4>
 80164d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164dc:	460c      	mov	r4, r1
 80164de:	6801      	ldr	r1, [r0, #0]
 80164e0:	b082      	sub	sp, #8
 80164e2:	4605      	mov	r5, r0
 80164e4:	b129      	cbz	r1, 80164f2 <rcutils_string_map_reserve+0x1e>
 80164e6:	68cb      	ldr	r3, [r1, #12]
 80164e8:	42a3      	cmp	r3, r4
 80164ea:	d906      	bls.n	80164fa <rcutils_string_map_reserve+0x26>
 80164ec:	461c      	mov	r4, r3
 80164ee:	2900      	cmp	r1, #0
 80164f0:	d1f9      	bne.n	80164e6 <rcutils_string_map_reserve+0x12>
 80164f2:	201f      	movs	r0, #31
 80164f4:	b002      	add	sp, #8
 80164f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164fa:	688b      	ldr	r3, [r1, #8]
 80164fc:	42a3      	cmp	r3, r4
 80164fe:	d047      	beq.n	8016590 <rcutils_string_map_reserve+0xbc>
 8016500:	6a0e      	ldr	r6, [r1, #32]
 8016502:	2c00      	cmp	r4, #0
 8016504:	d034      	beq.n	8016570 <rcutils_string_map_reserve+0x9c>
 8016506:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801650a:	d243      	bcs.n	8016594 <rcutils_string_map_reserve+0xc0>
 801650c:	00a7      	lsls	r7, r4, #2
 801650e:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8016512:	6808      	ldr	r0, [r1, #0]
 8016514:	4632      	mov	r2, r6
 8016516:	4639      	mov	r1, r7
 8016518:	47c0      	blx	r8
 801651a:	2800      	cmp	r0, #0
 801651c:	d03a      	beq.n	8016594 <rcutils_string_map_reserve+0xc0>
 801651e:	682b      	ldr	r3, [r5, #0]
 8016520:	4632      	mov	r2, r6
 8016522:	6018      	str	r0, [r3, #0]
 8016524:	4639      	mov	r1, r7
 8016526:	6858      	ldr	r0, [r3, #4]
 8016528:	47c0      	blx	r8
 801652a:	2800      	cmp	r0, #0
 801652c:	d032      	beq.n	8016594 <rcutils_string_map_reserve+0xc0>
 801652e:	682d      	ldr	r5, [r5, #0]
 8016530:	68ab      	ldr	r3, [r5, #8]
 8016532:	6068      	str	r0, [r5, #4]
 8016534:	42a3      	cmp	r3, r4
 8016536:	d226      	bcs.n	8016586 <rcutils_string_map_reserve+0xb2>
 8016538:	682a      	ldr	r2, [r5, #0]
 801653a:	eb00 0c07 	add.w	ip, r0, r7
 801653e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8016542:	45e6      	cmp	lr, ip
 8016544:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8016548:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801654c:	d203      	bcs.n	8016556 <rcutils_string_map_reserve+0x82>
 801654e:	eb02 0c07 	add.w	ip, r2, r7
 8016552:	4566      	cmp	r6, ip
 8016554:	d322      	bcc.n	801659c <rcutils_string_map_reserve+0xc8>
 8016556:	1ae3      	subs	r3, r4, r3
 8016558:	009a      	lsls	r2, r3, #2
 801655a:	4670      	mov	r0, lr
 801655c:	2100      	movs	r1, #0
 801655e:	9201      	str	r2, [sp, #4]
 8016560:	f002 feb0 	bl	80192c4 <memset>
 8016564:	9a01      	ldr	r2, [sp, #4]
 8016566:	2100      	movs	r1, #0
 8016568:	4630      	mov	r0, r6
 801656a:	f002 feab 	bl	80192c4 <memset>
 801656e:	e00a      	b.n	8016586 <rcutils_string_map_reserve+0xb2>
 8016570:	694f      	ldr	r7, [r1, #20]
 8016572:	6808      	ldr	r0, [r1, #0]
 8016574:	4631      	mov	r1, r6
 8016576:	47b8      	blx	r7
 8016578:	682b      	ldr	r3, [r5, #0]
 801657a:	4631      	mov	r1, r6
 801657c:	6858      	ldr	r0, [r3, #4]
 801657e:	601c      	str	r4, [r3, #0]
 8016580:	47b8      	blx	r7
 8016582:	682d      	ldr	r5, [r5, #0]
 8016584:	606c      	str	r4, [r5, #4]
 8016586:	2000      	movs	r0, #0
 8016588:	60ac      	str	r4, [r5, #8]
 801658a:	b002      	add	sp, #8
 801658c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016590:	2000      	movs	r0, #0
 8016592:	e7af      	b.n	80164f4 <rcutils_string_map_reserve+0x20>
 8016594:	200a      	movs	r0, #10
 8016596:	e7ad      	b.n	80164f4 <rcutils_string_map_reserve+0x20>
 8016598:	200b      	movs	r0, #11
 801659a:	4770      	bx	lr
 801659c:	1f0b      	subs	r3, r1, #4
 801659e:	4418      	add	r0, r3
 80165a0:	4413      	add	r3, r2
 80165a2:	3a04      	subs	r2, #4
 80165a4:	4417      	add	r7, r2
 80165a6:	2200      	movs	r2, #0
 80165a8:	f843 2f04 	str.w	r2, [r3, #4]!
 80165ac:	42bb      	cmp	r3, r7
 80165ae:	f840 2f04 	str.w	r2, [r0, #4]!
 80165b2:	d1f9      	bne.n	80165a8 <rcutils_string_map_reserve+0xd4>
 80165b4:	e7e7      	b.n	8016586 <rcutils_string_map_reserve+0xb2>
 80165b6:	bf00      	nop

080165b8 <rcutils_string_map_init>:
 80165b8:	b082      	sub	sp, #8
 80165ba:	b570      	push	{r4, r5, r6, lr}
 80165bc:	ac04      	add	r4, sp, #16
 80165be:	e884 000c 	stmia.w	r4, {r2, r3}
 80165c2:	b380      	cbz	r0, 8016626 <rcutils_string_map_init+0x6e>
 80165c4:	6806      	ldr	r6, [r0, #0]
 80165c6:	4604      	mov	r4, r0
 80165c8:	b12e      	cbz	r6, 80165d6 <rcutils_string_map_init+0x1e>
 80165ca:	251e      	movs	r5, #30
 80165cc:	4628      	mov	r0, r5
 80165ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80165d2:	b002      	add	sp, #8
 80165d4:	4770      	bx	lr
 80165d6:	a804      	add	r0, sp, #16
 80165d8:	460d      	mov	r5, r1
 80165da:	f7f7 fd7f 	bl	800e0dc <rcutils_allocator_is_valid>
 80165de:	b310      	cbz	r0, 8016626 <rcutils_string_map_init+0x6e>
 80165e0:	9b04      	ldr	r3, [sp, #16]
 80165e2:	9908      	ldr	r1, [sp, #32]
 80165e4:	2024      	movs	r0, #36	@ 0x24
 80165e6:	4798      	blx	r3
 80165e8:	6020      	str	r0, [r4, #0]
 80165ea:	b310      	cbz	r0, 8016632 <rcutils_string_map_init+0x7a>
 80165ec:	f10d 0e10 	add.w	lr, sp, #16
 80165f0:	e9c0 6600 	strd	r6, r6, [r0]
 80165f4:	e9c0 6602 	strd	r6, r6, [r0, #8]
 80165f8:	f100 0c10 	add.w	ip, r0, #16
 80165fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016600:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016604:	f8de 3000 	ldr.w	r3, [lr]
 8016608:	f8cc 3000 	str.w	r3, [ip]
 801660c:	4629      	mov	r1, r5
 801660e:	4620      	mov	r0, r4
 8016610:	f7ff ff60 	bl	80164d4 <rcutils_string_map_reserve>
 8016614:	4605      	mov	r5, r0
 8016616:	2800      	cmp	r0, #0
 8016618:	d0d8      	beq.n	80165cc <rcutils_string_map_init+0x14>
 801661a:	9b05      	ldr	r3, [sp, #20]
 801661c:	9908      	ldr	r1, [sp, #32]
 801661e:	6820      	ldr	r0, [r4, #0]
 8016620:	4798      	blx	r3
 8016622:	6026      	str	r6, [r4, #0]
 8016624:	e7d2      	b.n	80165cc <rcutils_string_map_init+0x14>
 8016626:	250b      	movs	r5, #11
 8016628:	4628      	mov	r0, r5
 801662a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801662e:	b002      	add	sp, #8
 8016630:	4770      	bx	lr
 8016632:	250a      	movs	r5, #10
 8016634:	e7ca      	b.n	80165cc <rcutils_string_map_init+0x14>
 8016636:	bf00      	nop

08016638 <rcutils_string_map_fini>:
 8016638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801663c:	b082      	sub	sp, #8
 801663e:	2800      	cmp	r0, #0
 8016640:	d03a      	beq.n	80166b8 <rcutils_string_map_fini+0x80>
 8016642:	6804      	ldr	r4, [r0, #0]
 8016644:	4606      	mov	r6, r0
 8016646:	2c00      	cmp	r4, #0
 8016648:	d032      	beq.n	80166b0 <rcutils_string_map_fini+0x78>
 801664a:	68a3      	ldr	r3, [r4, #8]
 801664c:	b32b      	cbz	r3, 801669a <rcutils_string_map_fini+0x62>
 801664e:	2500      	movs	r5, #0
 8016650:	6822      	ldr	r2, [r4, #0]
 8016652:	462f      	mov	r7, r5
 8016654:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016658:	b1e0      	cbz	r0, 8016694 <rcutils_string_map_fini+0x5c>
 801665a:	6a21      	ldr	r1, [r4, #32]
 801665c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8016660:	9101      	str	r1, [sp, #4]
 8016662:	47c0      	blx	r8
 8016664:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016668:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 801666c:	9901      	ldr	r1, [sp, #4]
 801666e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016672:	47c0      	blx	r8
 8016674:	68e3      	ldr	r3, [r4, #12]
 8016676:	6862      	ldr	r2, [r4, #4]
 8016678:	3b01      	subs	r3, #1
 801667a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 801667e:	60e3      	str	r3, [r4, #12]
 8016680:	6834      	ldr	r4, [r6, #0]
 8016682:	68a3      	ldr	r3, [r4, #8]
 8016684:	3501      	adds	r5, #1
 8016686:	429d      	cmp	r5, r3
 8016688:	d207      	bcs.n	801669a <rcutils_string_map_fini+0x62>
 801668a:	6822      	ldr	r2, [r4, #0]
 801668c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016690:	2800      	cmp	r0, #0
 8016692:	d1e2      	bne.n	801665a <rcutils_string_map_fini+0x22>
 8016694:	3501      	adds	r5, #1
 8016696:	429d      	cmp	r5, r3
 8016698:	d3dc      	bcc.n	8016654 <rcutils_string_map_fini+0x1c>
 801669a:	2100      	movs	r1, #0
 801669c:	4630      	mov	r0, r6
 801669e:	f7ff ff19 	bl	80164d4 <rcutils_string_map_reserve>
 80166a2:	4604      	mov	r4, r0
 80166a4:	b920      	cbnz	r0, 80166b0 <rcutils_string_map_fini+0x78>
 80166a6:	6830      	ldr	r0, [r6, #0]
 80166a8:	6943      	ldr	r3, [r0, #20]
 80166aa:	6a01      	ldr	r1, [r0, #32]
 80166ac:	4798      	blx	r3
 80166ae:	6034      	str	r4, [r6, #0]
 80166b0:	4620      	mov	r0, r4
 80166b2:	b002      	add	sp, #8
 80166b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166b8:	240b      	movs	r4, #11
 80166ba:	4620      	mov	r0, r4
 80166bc:	b002      	add	sp, #8
 80166be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166c2:	bf00      	nop

080166c4 <rcutils_string_map_getn>:
 80166c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166c8:	b300      	cbz	r0, 801670c <rcutils_string_map_getn+0x48>
 80166ca:	6807      	ldr	r7, [r0, #0]
 80166cc:	b1ff      	cbz	r7, 801670e <rcutils_string_map_getn+0x4a>
 80166ce:	4688      	mov	r8, r1
 80166d0:	b1e1      	cbz	r1, 801670c <rcutils_string_map_getn+0x48>
 80166d2:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80166d6:	683e      	ldr	r6, [r7, #0]
 80166d8:	f1ba 0f00 	cmp.w	sl, #0
 80166dc:	d016      	beq.n	801670c <rcutils_string_map_getn+0x48>
 80166de:	4691      	mov	r9, r2
 80166e0:	3e04      	subs	r6, #4
 80166e2:	2400      	movs	r4, #0
 80166e4:	f856 5f04 	ldr.w	r5, [r6, #4]!
 80166e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80166ec:	4628      	mov	r0, r5
 80166ee:	3401      	adds	r4, #1
 80166f0:	b155      	cbz	r5, 8016708 <rcutils_string_map_getn+0x44>
 80166f2:	f7e9 fd9f 	bl	8000234 <strlen>
 80166f6:	4548      	cmp	r0, r9
 80166f8:	4602      	mov	r2, r0
 80166fa:	4629      	mov	r1, r5
 80166fc:	bf38      	it	cc
 80166fe:	464a      	movcc	r2, r9
 8016700:	4640      	mov	r0, r8
 8016702:	f002 fdf4 	bl	80192ee <strncmp>
 8016706:	b128      	cbz	r0, 8016714 <rcutils_string_map_getn+0x50>
 8016708:	45a2      	cmp	sl, r4
 801670a:	d1eb      	bne.n	80166e4 <rcutils_string_map_getn+0x20>
 801670c:	2700      	movs	r7, #0
 801670e:	4638      	mov	r0, r7
 8016710:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	f853 700b 	ldr.w	r7, [r3, fp]
 801671a:	4638      	mov	r0, r7
 801671c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016720 <rmw_get_zero_initialized_context>:
 8016720:	b510      	push	{r4, lr}
 8016722:	4604      	mov	r4, r0
 8016724:	3010      	adds	r0, #16
 8016726:	f7f7 fd6b 	bl	800e200 <rmw_get_zero_initialized_init_options>
 801672a:	2300      	movs	r3, #0
 801672c:	2000      	movs	r0, #0
 801672e:	2100      	movs	r1, #0
 8016730:	e9c4 0100 	strd	r0, r1, [r4]
 8016734:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8016738:	60a3      	str	r3, [r4, #8]
 801673a:	4620      	mov	r0, r4
 801673c:	bd10      	pop	{r4, pc}
 801673e:	bf00      	nop

08016740 <rmw_subscription_content_filter_options_fini>:
 8016740:	b1b0      	cbz	r0, 8016770 <rmw_subscription_content_filter_options_fini+0x30>
 8016742:	b538      	push	{r3, r4, r5, lr}
 8016744:	4604      	mov	r4, r0
 8016746:	4608      	mov	r0, r1
 8016748:	460d      	mov	r5, r1
 801674a:	f7f7 fcc7 	bl	800e0dc <rcutils_allocator_is_valid>
 801674e:	b168      	cbz	r0, 801676c <rmw_subscription_content_filter_options_fini+0x2c>
 8016750:	6820      	ldr	r0, [r4, #0]
 8016752:	b120      	cbz	r0, 801675e <rmw_subscription_content_filter_options_fini+0x1e>
 8016754:	686b      	ldr	r3, [r5, #4]
 8016756:	6929      	ldr	r1, [r5, #16]
 8016758:	4798      	blx	r3
 801675a:	2300      	movs	r3, #0
 801675c:	6023      	str	r3, [r4, #0]
 801675e:	1d20      	adds	r0, r4, #4
 8016760:	f002 f960 	bl	8018a24 <rcutils_string_array_fini>
 8016764:	3800      	subs	r0, #0
 8016766:	bf18      	it	ne
 8016768:	2001      	movne	r0, #1
 801676a:	bd38      	pop	{r3, r4, r5, pc}
 801676c:	200b      	movs	r0, #11
 801676e:	bd38      	pop	{r3, r4, r5, pc}
 8016770:	200b      	movs	r0, #11
 8016772:	4770      	bx	lr

08016774 <rmw_get_default_subscription_options>:
 8016774:	2200      	movs	r2, #0
 8016776:	e9c0 2200 	strd	r2, r2, [r0]
 801677a:	6082      	str	r2, [r0, #8]
 801677c:	4770      	bx	lr
 801677e:	bf00      	nop

08016780 <rmw_time_equal>:
 8016780:	b4f0      	push	{r4, r5, r6, r7}
 8016782:	b084      	sub	sp, #16
 8016784:	ac04      	add	r4, sp, #16
 8016786:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801678a:	4603      	mov	r3, r0
 801678c:	4924      	ldr	r1, [pc, #144]	@ (8016820 <rmw_time_equal+0xa0>)
 801678e:	9e03      	ldr	r6, [sp, #12]
 8016790:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016794:	2202      	movs	r2, #2
 8016796:	4299      	cmp	r1, r3
 8016798:	41aa      	sbcs	r2, r5
 801679a:	d330      	bcc.n	80167fe <rmw_time_equal+0x7e>
 801679c:	4c21      	ldr	r4, [pc, #132]	@ (8016824 <rmw_time_equal+0xa4>)
 801679e:	fba3 3204 	umull	r3, r2, r3, r4
 80167a2:	fb04 2205 	mla	r2, r4, r5, r2
 80167a6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80167aa:	43dd      	mvns	r5, r3
 80167ac:	1a8c      	subs	r4, r1, r2
 80167ae:	4285      	cmp	r5, r0
 80167b0:	41b4      	sbcs	r4, r6
 80167b2:	d332      	bcc.n	801681a <rmw_time_equal+0x9a>
 80167b4:	eb10 0c03 	adds.w	ip, r0, r3
 80167b8:	eb42 0106 	adc.w	r1, r2, r6
 80167bc:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 80167c0:	4817      	ldr	r0, [pc, #92]	@ (8016820 <rmw_time_equal+0xa0>)
 80167c2:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80167c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80167c6:	2202      	movs	r2, #2
 80167c8:	4298      	cmp	r0, r3
 80167ca:	41b2      	sbcs	r2, r6
 80167cc:	d31c      	bcc.n	8016808 <rmw_time_equal+0x88>
 80167ce:	4c15      	ldr	r4, [pc, #84]	@ (8016824 <rmw_time_equal+0xa4>)
 80167d0:	fba3 3204 	umull	r3, r2, r3, r4
 80167d4:	fb04 2206 	mla	r2, r4, r6, r2
 80167d8:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80167dc:	43de      	mvns	r6, r3
 80167de:	1a84      	subs	r4, r0, r2
 80167e0:	42ae      	cmp	r6, r5
 80167e2:	41bc      	sbcs	r4, r7
 80167e4:	d315      	bcc.n	8016812 <rmw_time_equal+0x92>
 80167e6:	195b      	adds	r3, r3, r5
 80167e8:	eb42 0207 	adc.w	r2, r2, r7
 80167ec:	428a      	cmp	r2, r1
 80167ee:	bf08      	it	eq
 80167f0:	4563      	cmpeq	r3, ip
 80167f2:	bf0c      	ite	eq
 80167f4:	2001      	moveq	r0, #1
 80167f6:	2000      	movne	r0, #0
 80167f8:	b004      	add	sp, #16
 80167fa:	bcf0      	pop	{r4, r5, r6, r7}
 80167fc:	4770      	bx	lr
 80167fe:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016802:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016806:	e7d9      	b.n	80167bc <rmw_time_equal+0x3c>
 8016808:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801680c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8016810:	e7ec      	b.n	80167ec <rmw_time_equal+0x6c>
 8016812:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016816:	4602      	mov	r2, r0
 8016818:	e7e8      	b.n	80167ec <rmw_time_equal+0x6c>
 801681a:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801681e:	e7cd      	b.n	80167bc <rmw_time_equal+0x3c>
 8016820:	25c17d04 	.word	0x25c17d04
 8016824:	3b9aca00 	.word	0x3b9aca00

08016828 <rmw_time_total_nsec>:
 8016828:	b470      	push	{r4, r5, r6}
 801682a:	b085      	sub	sp, #20
 801682c:	ac04      	add	r4, sp, #16
 801682e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016832:	4603      	mov	r3, r0
 8016834:	4912      	ldr	r1, [pc, #72]	@ (8016880 <rmw_time_total_nsec+0x58>)
 8016836:	9e03      	ldr	r6, [sp, #12]
 8016838:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 801683c:	2202      	movs	r2, #2
 801683e:	4299      	cmp	r1, r3
 8016840:	41aa      	sbcs	r2, r5
 8016842:	d311      	bcc.n	8016868 <rmw_time_total_nsec+0x40>
 8016844:	4c0f      	ldr	r4, [pc, #60]	@ (8016884 <rmw_time_total_nsec+0x5c>)
 8016846:	fba3 3204 	umull	r3, r2, r3, r4
 801684a:	fb04 2205 	mla	r2, r4, r5, r2
 801684e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016852:	43dd      	mvns	r5, r3
 8016854:	1a8c      	subs	r4, r1, r2
 8016856:	4285      	cmp	r5, r0
 8016858:	41b4      	sbcs	r4, r6
 801685a:	d30c      	bcc.n	8016876 <rmw_time_total_nsec+0x4e>
 801685c:	1818      	adds	r0, r3, r0
 801685e:	eb42 0106 	adc.w	r1, r2, r6
 8016862:	b005      	add	sp, #20
 8016864:	bc70      	pop	{r4, r5, r6}
 8016866:	4770      	bx	lr
 8016868:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801686c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016870:	b005      	add	sp, #20
 8016872:	bc70      	pop	{r4, r5, r6}
 8016874:	4770      	bx	lr
 8016876:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801687a:	b005      	add	sp, #20
 801687c:	bc70      	pop	{r4, r5, r6}
 801687e:	4770      	bx	lr
 8016880:	25c17d04 	.word	0x25c17d04
 8016884:	3b9aca00 	.word	0x3b9aca00

08016888 <rmw_get_zero_initialized_message_info>:
 8016888:	b510      	push	{r4, lr}
 801688a:	2240      	movs	r2, #64	@ 0x40
 801688c:	4604      	mov	r4, r0
 801688e:	2100      	movs	r1, #0
 8016890:	f002 fd18 	bl	80192c4 <memset>
 8016894:	4620      	mov	r0, r4
 8016896:	bd10      	pop	{r4, pc}

08016898 <rmw_validate_full_topic_name>:
 8016898:	2800      	cmp	r0, #0
 801689a:	d057      	beq.n	801694c <rmw_validate_full_topic_name+0xb4>
 801689c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168a0:	460d      	mov	r5, r1
 80168a2:	2900      	cmp	r1, #0
 80168a4:	d054      	beq.n	8016950 <rmw_validate_full_topic_name+0xb8>
 80168a6:	4616      	mov	r6, r2
 80168a8:	4604      	mov	r4, r0
 80168aa:	f7e9 fcc3 	bl	8000234 <strlen>
 80168ae:	b148      	cbz	r0, 80168c4 <rmw_validate_full_topic_name+0x2c>
 80168b0:	7823      	ldrb	r3, [r4, #0]
 80168b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80168b4:	d00d      	beq.n	80168d2 <rmw_validate_full_topic_name+0x3a>
 80168b6:	2302      	movs	r3, #2
 80168b8:	602b      	str	r3, [r5, #0]
 80168ba:	b13e      	cbz	r6, 80168cc <rmw_validate_full_topic_name+0x34>
 80168bc:	2000      	movs	r0, #0
 80168be:	6030      	str	r0, [r6, #0]
 80168c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168c4:	2301      	movs	r3, #1
 80168c6:	602b      	str	r3, [r5, #0]
 80168c8:	2e00      	cmp	r6, #0
 80168ca:	d1f7      	bne.n	80168bc <rmw_validate_full_topic_name+0x24>
 80168cc:	2000      	movs	r0, #0
 80168ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168d2:	1e43      	subs	r3, r0, #1
 80168d4:	5ce2      	ldrb	r2, [r4, r3]
 80168d6:	2a2f      	cmp	r2, #47	@ 0x2f
 80168d8:	d03c      	beq.n	8016954 <rmw_validate_full_topic_name+0xbc>
 80168da:	1e63      	subs	r3, r4, #1
 80168dc:	eb03 0800 	add.w	r8, r3, r0
 80168e0:	f1c4 0e01 	rsb	lr, r4, #1
 80168e4:	eb0e 0703 	add.w	r7, lr, r3
 80168e8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80168ec:	f021 0220 	bic.w	r2, r1, #32
 80168f0:	3a41      	subs	r2, #65	@ 0x41
 80168f2:	2a19      	cmp	r2, #25
 80168f4:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 80168f8:	d90b      	bls.n	8016912 <rmw_validate_full_topic_name+0x7a>
 80168fa:	295f      	cmp	r1, #95	@ 0x5f
 80168fc:	d009      	beq.n	8016912 <rmw_validate_full_topic_name+0x7a>
 80168fe:	f1bc 0f0a 	cmp.w	ip, #10
 8016902:	d906      	bls.n	8016912 <rmw_validate_full_topic_name+0x7a>
 8016904:	2304      	movs	r3, #4
 8016906:	602b      	str	r3, [r5, #0]
 8016908:	2e00      	cmp	r6, #0
 801690a:	d0df      	beq.n	80168cc <rmw_validate_full_topic_name+0x34>
 801690c:	6037      	str	r7, [r6, #0]
 801690e:	2000      	movs	r0, #0
 8016910:	e7d6      	b.n	80168c0 <rmw_validate_full_topic_name+0x28>
 8016912:	4543      	cmp	r3, r8
 8016914:	d1e6      	bne.n	80168e4 <rmw_validate_full_topic_name+0x4c>
 8016916:	4f1a      	ldr	r7, [pc, #104]	@ (8016980 <rmw_validate_full_topic_name+0xe8>)
 8016918:	2301      	movs	r3, #1
 801691a:	e004      	b.n	8016926 <rmw_validate_full_topic_name+0x8e>
 801691c:	4298      	cmp	r0, r3
 801691e:	f104 0401 	add.w	r4, r4, #1
 8016922:	d91c      	bls.n	801695e <rmw_validate_full_topic_name+0xc6>
 8016924:	4613      	mov	r3, r2
 8016926:	4298      	cmp	r0, r3
 8016928:	f103 0201 	add.w	r2, r3, #1
 801692c:	d0f6      	beq.n	801691c <rmw_validate_full_topic_name+0x84>
 801692e:	7821      	ldrb	r1, [r4, #0]
 8016930:	292f      	cmp	r1, #47	@ 0x2f
 8016932:	d1f3      	bne.n	801691c <rmw_validate_full_topic_name+0x84>
 8016934:	7861      	ldrb	r1, [r4, #1]
 8016936:	292f      	cmp	r1, #47	@ 0x2f
 8016938:	d01c      	beq.n	8016974 <rmw_validate_full_topic_name+0xdc>
 801693a:	5dc9      	ldrb	r1, [r1, r7]
 801693c:	0749      	lsls	r1, r1, #29
 801693e:	d5ed      	bpl.n	801691c <rmw_validate_full_topic_name+0x84>
 8016940:	2206      	movs	r2, #6
 8016942:	602a      	str	r2, [r5, #0]
 8016944:	2e00      	cmp	r6, #0
 8016946:	d0c1      	beq.n	80168cc <rmw_validate_full_topic_name+0x34>
 8016948:	6033      	str	r3, [r6, #0]
 801694a:	e7bf      	b.n	80168cc <rmw_validate_full_topic_name+0x34>
 801694c:	200b      	movs	r0, #11
 801694e:	4770      	bx	lr
 8016950:	200b      	movs	r0, #11
 8016952:	e7b5      	b.n	80168c0 <rmw_validate_full_topic_name+0x28>
 8016954:	2203      	movs	r2, #3
 8016956:	602a      	str	r2, [r5, #0]
 8016958:	2e00      	cmp	r6, #0
 801695a:	d1f5      	bne.n	8016948 <rmw_validate_full_topic_name+0xb0>
 801695c:	e7b6      	b.n	80168cc <rmw_validate_full_topic_name+0x34>
 801695e:	28f7      	cmp	r0, #247	@ 0xf7
 8016960:	d802      	bhi.n	8016968 <rmw_validate_full_topic_name+0xd0>
 8016962:	2000      	movs	r0, #0
 8016964:	6028      	str	r0, [r5, #0]
 8016966:	e7ab      	b.n	80168c0 <rmw_validate_full_topic_name+0x28>
 8016968:	2307      	movs	r3, #7
 801696a:	602b      	str	r3, [r5, #0]
 801696c:	2e00      	cmp	r6, #0
 801696e:	d0ad      	beq.n	80168cc <rmw_validate_full_topic_name+0x34>
 8016970:	23f6      	movs	r3, #246	@ 0xf6
 8016972:	e7e9      	b.n	8016948 <rmw_validate_full_topic_name+0xb0>
 8016974:	2205      	movs	r2, #5
 8016976:	602a      	str	r2, [r5, #0]
 8016978:	2e00      	cmp	r6, #0
 801697a:	d1e5      	bne.n	8016948 <rmw_validate_full_topic_name+0xb0>
 801697c:	e7a6      	b.n	80168cc <rmw_validate_full_topic_name+0x34>
 801697e:	bf00      	nop
 8016980:	0801aff7 	.word	0x0801aff7

08016984 <rmw_validate_namespace_with_size>:
 8016984:	b340      	cbz	r0, 80169d8 <rmw_validate_namespace_with_size+0x54>
 8016986:	b570      	push	{r4, r5, r6, lr}
 8016988:	4614      	mov	r4, r2
 801698a:	b0c2      	sub	sp, #264	@ 0x108
 801698c:	b332      	cbz	r2, 80169dc <rmw_validate_namespace_with_size+0x58>
 801698e:	2901      	cmp	r1, #1
 8016990:	460d      	mov	r5, r1
 8016992:	461e      	mov	r6, r3
 8016994:	d102      	bne.n	801699c <rmw_validate_namespace_with_size+0x18>
 8016996:	7803      	ldrb	r3, [r0, #0]
 8016998:	2b2f      	cmp	r3, #47	@ 0x2f
 801699a:	d012      	beq.n	80169c2 <rmw_validate_namespace_with_size+0x3e>
 801699c:	aa01      	add	r2, sp, #4
 801699e:	4669      	mov	r1, sp
 80169a0:	f7ff ff7a 	bl	8016898 <rmw_validate_full_topic_name>
 80169a4:	b978      	cbnz	r0, 80169c6 <rmw_validate_namespace_with_size+0x42>
 80169a6:	9b00      	ldr	r3, [sp, #0]
 80169a8:	b14b      	cbz	r3, 80169be <rmw_validate_namespace_with_size+0x3a>
 80169aa:	2b07      	cmp	r3, #7
 80169ac:	d007      	beq.n	80169be <rmw_validate_namespace_with_size+0x3a>
 80169ae:	1e5a      	subs	r2, r3, #1
 80169b0:	2a05      	cmp	r2, #5
 80169b2:	d82b      	bhi.n	8016a0c <rmw_validate_namespace_with_size+0x88>
 80169b4:	e8df f002 	tbb	[pc, r2]
 80169b8:	1e212427 	.word	0x1e212427
 80169bc:	141b      	.short	0x141b
 80169be:	2df5      	cmp	r5, #245	@ 0xf5
 80169c0:	d803      	bhi.n	80169ca <rmw_validate_namespace_with_size+0x46>
 80169c2:	2000      	movs	r0, #0
 80169c4:	6020      	str	r0, [r4, #0]
 80169c6:	b042      	add	sp, #264	@ 0x108
 80169c8:	bd70      	pop	{r4, r5, r6, pc}
 80169ca:	2307      	movs	r3, #7
 80169cc:	6023      	str	r3, [r4, #0]
 80169ce:	2e00      	cmp	r6, #0
 80169d0:	d0f9      	beq.n	80169c6 <rmw_validate_namespace_with_size+0x42>
 80169d2:	23f4      	movs	r3, #244	@ 0xf4
 80169d4:	6033      	str	r3, [r6, #0]
 80169d6:	e7f6      	b.n	80169c6 <rmw_validate_namespace_with_size+0x42>
 80169d8:	200b      	movs	r0, #11
 80169da:	4770      	bx	lr
 80169dc:	200b      	movs	r0, #11
 80169de:	e7f2      	b.n	80169c6 <rmw_validate_namespace_with_size+0x42>
 80169e0:	2306      	movs	r3, #6
 80169e2:	6023      	str	r3, [r4, #0]
 80169e4:	2e00      	cmp	r6, #0
 80169e6:	d0ee      	beq.n	80169c6 <rmw_validate_namespace_with_size+0x42>
 80169e8:	9b01      	ldr	r3, [sp, #4]
 80169ea:	6033      	str	r3, [r6, #0]
 80169ec:	e7eb      	b.n	80169c6 <rmw_validate_namespace_with_size+0x42>
 80169ee:	2305      	movs	r3, #5
 80169f0:	6023      	str	r3, [r4, #0]
 80169f2:	e7f7      	b.n	80169e4 <rmw_validate_namespace_with_size+0x60>
 80169f4:	2304      	movs	r3, #4
 80169f6:	6023      	str	r3, [r4, #0]
 80169f8:	e7f4      	b.n	80169e4 <rmw_validate_namespace_with_size+0x60>
 80169fa:	2303      	movs	r3, #3
 80169fc:	6023      	str	r3, [r4, #0]
 80169fe:	e7f1      	b.n	80169e4 <rmw_validate_namespace_with_size+0x60>
 8016a00:	2302      	movs	r3, #2
 8016a02:	6023      	str	r3, [r4, #0]
 8016a04:	e7ee      	b.n	80169e4 <rmw_validate_namespace_with_size+0x60>
 8016a06:	2301      	movs	r3, #1
 8016a08:	6023      	str	r3, [r4, #0]
 8016a0a:	e7eb      	b.n	80169e4 <rmw_validate_namespace_with_size+0x60>
 8016a0c:	4a03      	ldr	r2, [pc, #12]	@ (8016a1c <rmw_validate_namespace_with_size+0x98>)
 8016a0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8016a12:	a802      	add	r0, sp, #8
 8016a14:	f7ff fcee 	bl	80163f4 <rcutils_snprintf>
 8016a18:	2001      	movs	r0, #1
 8016a1a:	e7d4      	b.n	80169c6 <rmw_validate_namespace_with_size+0x42>
 8016a1c:	0801a644 	.word	0x0801a644

08016a20 <rmw_validate_namespace>:
 8016a20:	b168      	cbz	r0, 8016a3e <rmw_validate_namespace+0x1e>
 8016a22:	b570      	push	{r4, r5, r6, lr}
 8016a24:	460d      	mov	r5, r1
 8016a26:	4616      	mov	r6, r2
 8016a28:	4604      	mov	r4, r0
 8016a2a:	f7e9 fc03 	bl	8000234 <strlen>
 8016a2e:	4633      	mov	r3, r6
 8016a30:	4601      	mov	r1, r0
 8016a32:	462a      	mov	r2, r5
 8016a34:	4620      	mov	r0, r4
 8016a36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016a3a:	f7ff bfa3 	b.w	8016984 <rmw_validate_namespace_with_size>
 8016a3e:	200b      	movs	r0, #11
 8016a40:	4770      	bx	lr
 8016a42:	bf00      	nop

08016a44 <rmw_namespace_validation_result_string>:
 8016a44:	2807      	cmp	r0, #7
 8016a46:	bf9a      	itte	ls
 8016a48:	4b02      	ldrls	r3, [pc, #8]	@ (8016a54 <rmw_namespace_validation_result_string+0x10>)
 8016a4a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8016a4e:	4802      	ldrhi	r0, [pc, #8]	@ (8016a58 <rmw_namespace_validation_result_string+0x14>)
 8016a50:	4770      	bx	lr
 8016a52:	bf00      	nop
 8016a54:	0801aed8 	.word	0x0801aed8
 8016a58:	0801a694 	.word	0x0801a694

08016a5c <rmw_validate_node_name>:
 8016a5c:	2800      	cmp	r0, #0
 8016a5e:	d03b      	beq.n	8016ad8 <rmw_validate_node_name+0x7c>
 8016a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a64:	460d      	mov	r5, r1
 8016a66:	2900      	cmp	r1, #0
 8016a68:	d038      	beq.n	8016adc <rmw_validate_node_name+0x80>
 8016a6a:	4616      	mov	r6, r2
 8016a6c:	4604      	mov	r4, r0
 8016a6e:	f7e9 fbe1 	bl	8000234 <strlen>
 8016a72:	b1e0      	cbz	r0, 8016aae <rmw_validate_node_name+0x52>
 8016a74:	1e63      	subs	r3, r4, #1
 8016a76:	eb03 0800 	add.w	r8, r3, r0
 8016a7a:	f1c4 0101 	rsb	r1, r4, #1
 8016a7e:	18cf      	adds	r7, r1, r3
 8016a80:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8016a84:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 8016a88:	f02e 0c20 	bic.w	ip, lr, #32
 8016a8c:	2a09      	cmp	r2, #9
 8016a8e:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8016a92:	d914      	bls.n	8016abe <rmw_validate_node_name+0x62>
 8016a94:	f1bc 0f19 	cmp.w	ip, #25
 8016a98:	d911      	bls.n	8016abe <rmw_validate_node_name+0x62>
 8016a9a:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8016a9e:	d00e      	beq.n	8016abe <rmw_validate_node_name+0x62>
 8016aa0:	2302      	movs	r3, #2
 8016aa2:	602b      	str	r3, [r5, #0]
 8016aa4:	b106      	cbz	r6, 8016aa8 <rmw_validate_node_name+0x4c>
 8016aa6:	6037      	str	r7, [r6, #0]
 8016aa8:	2000      	movs	r0, #0
 8016aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016aae:	2301      	movs	r3, #1
 8016ab0:	602b      	str	r3, [r5, #0]
 8016ab2:	2e00      	cmp	r6, #0
 8016ab4:	d0f8      	beq.n	8016aa8 <rmw_validate_node_name+0x4c>
 8016ab6:	2000      	movs	r0, #0
 8016ab8:	6030      	str	r0, [r6, #0]
 8016aba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016abe:	4543      	cmp	r3, r8
 8016ac0:	d1dd      	bne.n	8016a7e <rmw_validate_node_name+0x22>
 8016ac2:	7822      	ldrb	r2, [r4, #0]
 8016ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8016afc <rmw_validate_node_name+0xa0>)
 8016ac6:	5cd3      	ldrb	r3, [r2, r3]
 8016ac8:	f013 0304 	ands.w	r3, r3, #4
 8016acc:	d110      	bne.n	8016af0 <rmw_validate_node_name+0x94>
 8016ace:	28ff      	cmp	r0, #255	@ 0xff
 8016ad0:	d806      	bhi.n	8016ae0 <rmw_validate_node_name+0x84>
 8016ad2:	602b      	str	r3, [r5, #0]
 8016ad4:	4618      	mov	r0, r3
 8016ad6:	e7e8      	b.n	8016aaa <rmw_validate_node_name+0x4e>
 8016ad8:	200b      	movs	r0, #11
 8016ada:	4770      	bx	lr
 8016adc:	200b      	movs	r0, #11
 8016ade:	e7e4      	b.n	8016aaa <rmw_validate_node_name+0x4e>
 8016ae0:	2204      	movs	r2, #4
 8016ae2:	602a      	str	r2, [r5, #0]
 8016ae4:	2e00      	cmp	r6, #0
 8016ae6:	d0df      	beq.n	8016aa8 <rmw_validate_node_name+0x4c>
 8016ae8:	22fe      	movs	r2, #254	@ 0xfe
 8016aea:	6032      	str	r2, [r6, #0]
 8016aec:	4618      	mov	r0, r3
 8016aee:	e7dc      	b.n	8016aaa <rmw_validate_node_name+0x4e>
 8016af0:	2303      	movs	r3, #3
 8016af2:	602b      	str	r3, [r5, #0]
 8016af4:	2e00      	cmp	r6, #0
 8016af6:	d1de      	bne.n	8016ab6 <rmw_validate_node_name+0x5a>
 8016af8:	e7d6      	b.n	8016aa8 <rmw_validate_node_name+0x4c>
 8016afa:	bf00      	nop
 8016afc:	0801aff7 	.word	0x0801aff7

08016b00 <rmw_node_name_validation_result_string>:
 8016b00:	2804      	cmp	r0, #4
 8016b02:	bf9a      	itte	ls
 8016b04:	4b02      	ldrls	r3, [pc, #8]	@ (8016b10 <rmw_node_name_validation_result_string+0x10>)
 8016b06:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8016b0a:	4802      	ldrhi	r0, [pc, #8]	@ (8016b14 <rmw_node_name_validation_result_string+0x14>)
 8016b0c:	4770      	bx	lr
 8016b0e:	bf00      	nop
 8016b10:	0801aef8 	.word	0x0801aef8
 8016b14:	0801a83c 	.word	0x0801a83c

08016b18 <on_status>:
 8016b18:	b082      	sub	sp, #8
 8016b1a:	b002      	add	sp, #8
 8016b1c:	4770      	bx	lr
 8016b1e:	bf00      	nop

08016b20 <on_topic>:
 8016b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b24:	4a22      	ldr	r2, [pc, #136]	@ (8016bb0 <on_topic+0x90>)
 8016b26:	b094      	sub	sp, #80	@ 0x50
 8016b28:	6812      	ldr	r2, [r2, #0]
 8016b2a:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8016b2c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016b30:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8016b34:	b3c2      	cbz	r2, 8016ba8 <on_topic+0x88>
 8016b36:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8016b3a:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8016b3e:	e001      	b.n	8016b44 <on_topic+0x24>
 8016b40:	6852      	ldr	r2, [r2, #4]
 8016b42:	b38a      	cbz	r2, 8016ba8 <on_topic+0x88>
 8016b44:	6894      	ldr	r4, [r2, #8]
 8016b46:	8aa3      	ldrh	r3, [r4, #20]
 8016b48:	428b      	cmp	r3, r1
 8016b4a:	d1f9      	bne.n	8016b40 <on_topic+0x20>
 8016b4c:	7da3      	ldrb	r3, [r4, #22]
 8016b4e:	4283      	cmp	r3, r0
 8016b50:	d1f6      	bne.n	8016b40 <on_topic+0x20>
 8016b52:	2248      	movs	r2, #72	@ 0x48
 8016b54:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8016b58:	4668      	mov	r0, sp
 8016b5a:	f002 fc7c 	bl	8019456 <memcpy>
 8016b5e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8016b62:	cb0c      	ldmia	r3, {r2, r3}
 8016b64:	4620      	mov	r0, r4
 8016b66:	f7f8 fcb5 	bl	800f4d4 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016b6a:	4607      	mov	r7, r0
 8016b6c:	b1e0      	cbz	r0, 8016ba8 <on_topic+0x88>
 8016b6e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8016b72:	4632      	mov	r2, r6
 8016b74:	4628      	mov	r0, r5
 8016b76:	f108 0110 	add.w	r1, r8, #16
 8016b7a:	f000 fd9f 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8016b7e:	b930      	cbnz	r0, 8016b8e <on_topic+0x6e>
 8016b80:	480c      	ldr	r0, [pc, #48]	@ (8016bb4 <on_topic+0x94>)
 8016b82:	4639      	mov	r1, r7
 8016b84:	b014      	add	sp, #80	@ 0x50
 8016b86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b8a:	f000 b8bd 	b.w	8016d08 <put_memory>
 8016b8e:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8016b92:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8016b96:	f7f8 fa9b 	bl	800f0d0 <rmw_uros_epoch_nanos>
 8016b9a:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8016b9e:	2305      	movs	r3, #5
 8016ba0:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016ba4:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8016ba8:	b014      	add	sp, #80	@ 0x50
 8016baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bae:	bf00      	nop
 8016bb0:	2000ad7c 	.word	0x2000ad7c
 8016bb4:	2000ad6c 	.word	0x2000ad6c

08016bb8 <on_request>:
 8016bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016bbc:	4823      	ldr	r0, [pc, #140]	@ (8016c4c <on_request+0x94>)
 8016bbe:	b094      	sub	sp, #80	@ 0x50
 8016bc0:	6800      	ldr	r0, [r0, #0]
 8016bc2:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016bc4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016bc8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016bca:	2800      	cmp	r0, #0
 8016bcc:	d03b      	beq.n	8016c46 <on_request+0x8e>
 8016bce:	461d      	mov	r5, r3
 8016bd0:	e001      	b.n	8016bd6 <on_request+0x1e>
 8016bd2:	6840      	ldr	r0, [r0, #4]
 8016bd4:	b3b8      	cbz	r0, 8016c46 <on_request+0x8e>
 8016bd6:	6884      	ldr	r4, [r0, #8]
 8016bd8:	8b21      	ldrh	r1, [r4, #24]
 8016bda:	4291      	cmp	r1, r2
 8016bdc:	d1f9      	bne.n	8016bd2 <on_request+0x1a>
 8016bde:	2248      	movs	r2, #72	@ 0x48
 8016be0:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016be4:	4668      	mov	r0, sp
 8016be6:	f002 fc36 	bl	8019456 <memcpy>
 8016bea:	f104 0320 	add.w	r3, r4, #32
 8016bee:	cb0c      	ldmia	r3, {r2, r3}
 8016bf0:	4620      	mov	r0, r4
 8016bf2:	f7f8 fc6f 	bl	800f4d4 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016bf6:	4680      	mov	r8, r0
 8016bf8:	b328      	cbz	r0, 8016c46 <on_request+0x8e>
 8016bfa:	4638      	mov	r0, r7
 8016bfc:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8016c00:	4632      	mov	r2, r6
 8016c02:	f107 0110 	add.w	r1, r7, #16
 8016c06:	f000 fd59 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8016c0a:	b930      	cbnz	r0, 8016c1a <on_request+0x62>
 8016c0c:	4810      	ldr	r0, [pc, #64]	@ (8016c50 <on_request+0x98>)
 8016c0e:	4641      	mov	r1, r8
 8016c10:	b014      	add	sp, #80	@ 0x50
 8016c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016c16:	f000 b877 	b.w	8016d08 <put_memory>
 8016c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016c1c:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8016c20:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016c24:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016c28:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016c2c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8016c30:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016c34:	f7f8 fa4c 	bl	800f0d0 <rmw_uros_epoch_nanos>
 8016c38:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016c3c:	2303      	movs	r3, #3
 8016c3e:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016c42:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8016c46:	b014      	add	sp, #80	@ 0x50
 8016c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c4c:	2000ad4c 	.word	0x2000ad4c
 8016c50:	2000ad6c 	.word	0x2000ad6c

08016c54 <on_reply>:
 8016c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c58:	4821      	ldr	r0, [pc, #132]	@ (8016ce0 <on_reply+0x8c>)
 8016c5a:	b094      	sub	sp, #80	@ 0x50
 8016c5c:	6800      	ldr	r0, [r0, #0]
 8016c5e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016c60:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016c64:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016c66:	b3b8      	cbz	r0, 8016cd8 <on_reply+0x84>
 8016c68:	461d      	mov	r5, r3
 8016c6a:	e001      	b.n	8016c70 <on_reply+0x1c>
 8016c6c:	6840      	ldr	r0, [r0, #4]
 8016c6e:	b398      	cbz	r0, 8016cd8 <on_reply+0x84>
 8016c70:	6884      	ldr	r4, [r0, #8]
 8016c72:	8b21      	ldrh	r1, [r4, #24]
 8016c74:	4291      	cmp	r1, r2
 8016c76:	d1f9      	bne.n	8016c6c <on_reply+0x18>
 8016c78:	2248      	movs	r2, #72	@ 0x48
 8016c7a:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016c7e:	4668      	mov	r0, sp
 8016c80:	f002 fbe9 	bl	8019456 <memcpy>
 8016c84:	f104 0320 	add.w	r3, r4, #32
 8016c88:	cb0c      	ldmia	r3, {r2, r3}
 8016c8a:	4620      	mov	r0, r4
 8016c8c:	f7f8 fc22 	bl	800f4d4 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016c90:	4680      	mov	r8, r0
 8016c92:	b308      	cbz	r0, 8016cd8 <on_reply+0x84>
 8016c94:	4638      	mov	r0, r7
 8016c96:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8016c9a:	4632      	mov	r2, r6
 8016c9c:	f107 0110 	add.w	r1, r7, #16
 8016ca0:	f000 fd0c 	bl	80176bc <ucdr_deserialize_array_uint8_t>
 8016ca4:	b930      	cbnz	r0, 8016cb4 <on_reply+0x60>
 8016ca6:	480f      	ldr	r0, [pc, #60]	@ (8016ce4 <on_reply+0x90>)
 8016ca8:	4641      	mov	r1, r8
 8016caa:	b014      	add	sp, #80	@ 0x50
 8016cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016cb0:	f000 b82a 	b.w	8016d08 <put_memory>
 8016cb4:	2200      	movs	r2, #0
 8016cb6:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8016cba:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016cbe:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016cc2:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8016cc6:	f7f8 fa03 	bl	800f0d0 <rmw_uros_epoch_nanos>
 8016cca:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016cce:	2304      	movs	r3, #4
 8016cd0:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016cd4:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8016cd8:	b014      	add	sp, #80	@ 0x50
 8016cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016cde:	bf00      	nop
 8016ce0:	2000645c 	.word	0x2000645c
 8016ce4:	2000ad6c 	.word	0x2000ad6c

08016ce8 <get_memory>:
 8016ce8:	4603      	mov	r3, r0
 8016cea:	6840      	ldr	r0, [r0, #4]
 8016cec:	b158      	cbz	r0, 8016d06 <get_memory+0x1e>
 8016cee:	6842      	ldr	r2, [r0, #4]
 8016cf0:	605a      	str	r2, [r3, #4]
 8016cf2:	b10a      	cbz	r2, 8016cf8 <get_memory+0x10>
 8016cf4:	2100      	movs	r1, #0
 8016cf6:	6011      	str	r1, [r2, #0]
 8016cf8:	681a      	ldr	r2, [r3, #0]
 8016cfa:	6042      	str	r2, [r0, #4]
 8016cfc:	b102      	cbz	r2, 8016d00 <get_memory+0x18>
 8016cfe:	6010      	str	r0, [r2, #0]
 8016d00:	2200      	movs	r2, #0
 8016d02:	6002      	str	r2, [r0, #0]
 8016d04:	6018      	str	r0, [r3, #0]
 8016d06:	4770      	bx	lr

08016d08 <put_memory>:
 8016d08:	680b      	ldr	r3, [r1, #0]
 8016d0a:	b10b      	cbz	r3, 8016d10 <put_memory+0x8>
 8016d0c:	684a      	ldr	r2, [r1, #4]
 8016d0e:	605a      	str	r2, [r3, #4]
 8016d10:	684a      	ldr	r2, [r1, #4]
 8016d12:	b102      	cbz	r2, 8016d16 <put_memory+0xe>
 8016d14:	6013      	str	r3, [r2, #0]
 8016d16:	6803      	ldr	r3, [r0, #0]
 8016d18:	428b      	cmp	r3, r1
 8016d1a:	6843      	ldr	r3, [r0, #4]
 8016d1c:	bf08      	it	eq
 8016d1e:	6002      	streq	r2, [r0, #0]
 8016d20:	604b      	str	r3, [r1, #4]
 8016d22:	b103      	cbz	r3, 8016d26 <put_memory+0x1e>
 8016d24:	6019      	str	r1, [r3, #0]
 8016d26:	2300      	movs	r3, #0
 8016d28:	600b      	str	r3, [r1, #0]
 8016d2a:	6041      	str	r1, [r0, #4]
 8016d2c:	4770      	bx	lr
 8016d2e:	bf00      	nop

08016d30 <rmw_destroy_client>:
 8016d30:	b570      	push	{r4, r5, r6, lr}
 8016d32:	b128      	cbz	r0, 8016d40 <rmw_destroy_client+0x10>
 8016d34:	4604      	mov	r4, r0
 8016d36:	6800      	ldr	r0, [r0, #0]
 8016d38:	460d      	mov	r5, r1
 8016d3a:	f7f8 fd3f 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 8016d3e:	b910      	cbnz	r0, 8016d46 <rmw_destroy_client+0x16>
 8016d40:	2401      	movs	r4, #1
 8016d42:	4620      	mov	r0, r4
 8016d44:	bd70      	pop	{r4, r5, r6, pc}
 8016d46:	6863      	ldr	r3, [r4, #4]
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d0f9      	beq.n	8016d40 <rmw_destroy_client+0x10>
 8016d4c:	2d00      	cmp	r5, #0
 8016d4e:	d0f7      	beq.n	8016d40 <rmw_destroy_client+0x10>
 8016d50:	6828      	ldr	r0, [r5, #0]
 8016d52:	f7f8 fd33 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 8016d56:	2800      	cmp	r0, #0
 8016d58:	d0f2      	beq.n	8016d40 <rmw_destroy_client+0x10>
 8016d5a:	686e      	ldr	r6, [r5, #4]
 8016d5c:	2e00      	cmp	r6, #0
 8016d5e:	d0ef      	beq.n	8016d40 <rmw_destroy_client+0x10>
 8016d60:	6864      	ldr	r4, [r4, #4]
 8016d62:	6932      	ldr	r2, [r6, #16]
 8016d64:	6920      	ldr	r0, [r4, #16]
 8016d66:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016d6a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016d6e:	6819      	ldr	r1, [r3, #0]
 8016d70:	f7f9 f9fc 	bl	801016c <uxr_buffer_cancel_data>
 8016d74:	4602      	mov	r2, r0
 8016d76:	6920      	ldr	r0, [r4, #16]
 8016d78:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016d7c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016d80:	f7f8 fc9c 	bl	800f6bc <run_xrce_session>
 8016d84:	6920      	ldr	r0, [r4, #16]
 8016d86:	6932      	ldr	r2, [r6, #16]
 8016d88:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016d8c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016d90:	6819      	ldr	r1, [r3, #0]
 8016d92:	f7f8 fdb9 	bl	800f908 <uxr_buffer_delete_entity>
 8016d96:	4602      	mov	r2, r0
 8016d98:	6920      	ldr	r0, [r4, #16]
 8016d9a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016d9e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016da2:	f7f8 fc8b 	bl	800f6bc <run_xrce_session>
 8016da6:	2800      	cmp	r0, #0
 8016da8:	4628      	mov	r0, r5
 8016daa:	bf14      	ite	ne
 8016dac:	2400      	movne	r4, #0
 8016dae:	2402      	moveq	r4, #2
 8016db0:	f7f8 fb6e 	bl	800f490 <rmw_uxrce_fini_client_memory>
 8016db4:	e7c5      	b.n	8016d42 <rmw_destroy_client+0x12>
 8016db6:	bf00      	nop

08016db8 <rmw_get_implementation_identifier>:
 8016db8:	4b01      	ldr	r3, [pc, #4]	@ (8016dc0 <rmw_get_implementation_identifier+0x8>)
 8016dba:	6818      	ldr	r0, [r3, #0]
 8016dbc:	4770      	bx	lr
 8016dbe:	bf00      	nop
 8016dc0:	0801af0c 	.word	0x0801af0c

08016dc4 <create_topic>:
 8016dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dc8:	4605      	mov	r5, r0
 8016dca:	b084      	sub	sp, #16
 8016dcc:	4822      	ldr	r0, [pc, #136]	@ (8016e58 <create_topic+0x94>)
 8016dce:	460f      	mov	r7, r1
 8016dd0:	4616      	mov	r6, r2
 8016dd2:	f7ff ff89 	bl	8016ce8 <get_memory>
 8016dd6:	4604      	mov	r4, r0
 8016dd8:	2800      	cmp	r0, #0
 8016dda:	d039      	beq.n	8016e50 <create_topic+0x8c>
 8016ddc:	692b      	ldr	r3, [r5, #16]
 8016dde:	6884      	ldr	r4, [r0, #8]
 8016de0:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8016e60 <create_topic+0x9c>
 8016de4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016de8:	e9c4 6505 	strd	r6, r5, [r4, #20]
 8016dec:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8016df0:	1c42      	adds	r2, r0, #1
 8016df2:	2102      	movs	r1, #2
 8016df4:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8016df8:	f7f9 f84a 	bl	800fe90 <uxr_object_id>
 8016dfc:	223c      	movs	r2, #60	@ 0x3c
 8016dfe:	6120      	str	r0, [r4, #16]
 8016e00:	4641      	mov	r1, r8
 8016e02:	4638      	mov	r0, r7
 8016e04:	f7f8 fcc0 	bl	800f788 <generate_topic_name>
 8016e08:	b1f0      	cbz	r0, 8016e48 <create_topic+0x84>
 8016e0a:	4f14      	ldr	r7, [pc, #80]	@ (8016e5c <create_topic+0x98>)
 8016e0c:	4630      	mov	r0, r6
 8016e0e:	2264      	movs	r2, #100	@ 0x64
 8016e10:	4639      	mov	r1, r7
 8016e12:	f7f8 fc89 	bl	800f728 <generate_type_name>
 8016e16:	b1b8      	cbz	r0, 8016e48 <create_topic+0x84>
 8016e18:	6928      	ldr	r0, [r5, #16]
 8016e1a:	2306      	movs	r3, #6
 8016e1c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8016e20:	f8cd 8000 	str.w	r8, [sp]
 8016e24:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8016e28:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016e2c:	6811      	ldr	r1, [r2, #0]
 8016e2e:	696b      	ldr	r3, [r5, #20]
 8016e30:	6922      	ldr	r2, [r4, #16]
 8016e32:	f7f8 fde7 	bl	800fa04 <uxr_buffer_create_topic_bin>
 8016e36:	4602      	mov	r2, r0
 8016e38:	6928      	ldr	r0, [r5, #16]
 8016e3a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8016e3e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8016e42:	f7f8 fc3b 	bl	800f6bc <run_xrce_session>
 8016e46:	b918      	cbnz	r0, 8016e50 <create_topic+0x8c>
 8016e48:	4620      	mov	r0, r4
 8016e4a:	f7f8 fb37 	bl	800f4bc <rmw_uxrce_fini_topic_memory>
 8016e4e:	2400      	movs	r4, #0
 8016e50:	4620      	mov	r0, r4
 8016e52:	b004      	add	sp, #16
 8016e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e58:	2000ad8c 	.word	0x2000ad8c
 8016e5c:	2000ae80 	.word	0x2000ae80
 8016e60:	2000ae44 	.word	0x2000ae44

08016e64 <destroy_topic>:
 8016e64:	b538      	push	{r3, r4, r5, lr}
 8016e66:	6985      	ldr	r5, [r0, #24]
 8016e68:	b1d5      	cbz	r5, 8016ea0 <destroy_topic+0x3c>
 8016e6a:	4604      	mov	r4, r0
 8016e6c:	6928      	ldr	r0, [r5, #16]
 8016e6e:	6922      	ldr	r2, [r4, #16]
 8016e70:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016e74:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016e78:	6819      	ldr	r1, [r3, #0]
 8016e7a:	f7f8 fd45 	bl	800f908 <uxr_buffer_delete_entity>
 8016e7e:	4602      	mov	r2, r0
 8016e80:	6928      	ldr	r0, [r5, #16]
 8016e82:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016e86:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016e8a:	f7f8 fc17 	bl	800f6bc <run_xrce_session>
 8016e8e:	2800      	cmp	r0, #0
 8016e90:	4620      	mov	r0, r4
 8016e92:	bf14      	ite	ne
 8016e94:	2400      	movne	r4, #0
 8016e96:	2402      	moveq	r4, #2
 8016e98:	f7f8 fb10 	bl	800f4bc <rmw_uxrce_fini_topic_memory>
 8016e9c:	4620      	mov	r0, r4
 8016e9e:	bd38      	pop	{r3, r4, r5, pc}
 8016ea0:	2401      	movs	r4, #1
 8016ea2:	4620      	mov	r0, r4
 8016ea4:	bd38      	pop	{r3, r4, r5, pc}
 8016ea6:	bf00      	nop

08016ea8 <rmw_send_request>:
 8016ea8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016eac:	4604      	mov	r4, r0
 8016eae:	6800      	ldr	r0, [r0, #0]
 8016eb0:	b08b      	sub	sp, #44	@ 0x2c
 8016eb2:	460e      	mov	r6, r1
 8016eb4:	4615      	mov	r5, r2
 8016eb6:	b128      	cbz	r0, 8016ec4 <rmw_send_request+0x1c>
 8016eb8:	4b21      	ldr	r3, [pc, #132]	@ (8016f40 <rmw_send_request+0x98>)
 8016eba:	6819      	ldr	r1, [r3, #0]
 8016ebc:	f7e9 f9b0 	bl	8000220 <strcmp>
 8016ec0:	2800      	cmp	r0, #0
 8016ec2:	d139      	bne.n	8016f38 <rmw_send_request+0x90>
 8016ec4:	6864      	ldr	r4, [r4, #4]
 8016ec6:	6963      	ldr	r3, [r4, #20]
 8016ec8:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 8016ecc:	689b      	ldr	r3, [r3, #8]
 8016ece:	4798      	blx	r3
 8016ed0:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8016ed4:	4630      	mov	r0, r6
 8016ed6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016eda:	4798      	blx	r3
 8016edc:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8016ee0:	9000      	str	r0, [sp, #0]
 8016ee2:	6922      	ldr	r2, [r4, #16]
 8016ee4:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8016ee6:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8016eea:	ab02      	add	r3, sp, #8
 8016eec:	f7fb fa10 	bl	8012310 <uxr_prepare_output_stream>
 8016ef0:	2700      	movs	r7, #0
 8016ef2:	6028      	str	r0, [r5, #0]
 8016ef4:	606f      	str	r7, [r5, #4]
 8016ef6:	b198      	cbz	r0, 8016f20 <rmw_send_request+0x78>
 8016ef8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016efc:	a902      	add	r1, sp, #8
 8016efe:	4630      	mov	r0, r6
 8016f00:	4798      	blx	r3
 8016f02:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8016f06:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8016f0a:	2b01      	cmp	r3, #1
 8016f0c:	d00c      	beq.n	8016f28 <rmw_send_request+0x80>
 8016f0e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8016f10:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016f14:	f7f9 ff00 	bl	8010d18 <uxr_run_session_until_confirm_delivery>
 8016f18:	4638      	mov	r0, r7
 8016f1a:	b00b      	add	sp, #44	@ 0x2c
 8016f1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f20:	2001      	movs	r0, #1
 8016f22:	b00b      	add	sp, #44	@ 0x2c
 8016f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f28:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016f2c:	f7f9 fb34 	bl	8010598 <uxr_flash_output_streams>
 8016f30:	4638      	mov	r0, r7
 8016f32:	b00b      	add	sp, #44	@ 0x2c
 8016f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f38:	200c      	movs	r0, #12
 8016f3a:	b00b      	add	sp, #44	@ 0x2c
 8016f3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f40:	0801af0c 	.word	0x0801af0c

08016f44 <rmw_take_request>:
 8016f44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016f48:	4605      	mov	r5, r0
 8016f4a:	6800      	ldr	r0, [r0, #0]
 8016f4c:	b089      	sub	sp, #36	@ 0x24
 8016f4e:	460c      	mov	r4, r1
 8016f50:	4690      	mov	r8, r2
 8016f52:	461e      	mov	r6, r3
 8016f54:	b128      	cbz	r0, 8016f62 <rmw_take_request+0x1e>
 8016f56:	4b28      	ldr	r3, [pc, #160]	@ (8016ff8 <rmw_take_request+0xb4>)
 8016f58:	6819      	ldr	r1, [r3, #0]
 8016f5a:	f7e9 f961 	bl	8000220 <strcmp>
 8016f5e:	2800      	cmp	r0, #0
 8016f60:	d146      	bne.n	8016ff0 <rmw_take_request+0xac>
 8016f62:	b10e      	cbz	r6, 8016f68 <rmw_take_request+0x24>
 8016f64:	2300      	movs	r3, #0
 8016f66:	7033      	strb	r3, [r6, #0]
 8016f68:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8016f6c:	f7f8 fb28 	bl	800f5c0 <rmw_uxrce_clean_expired_static_input_buffer>
 8016f70:	4648      	mov	r0, r9
 8016f72:	f7f8 faff 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016f76:	4607      	mov	r7, r0
 8016f78:	b3b0      	cbz	r0, 8016fe8 <rmw_take_request+0xa4>
 8016f7a:	6885      	ldr	r5, [r0, #8]
 8016f7c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8016f80:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8016f84:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8016f88:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8016f8c:	7423      	strb	r3, [r4, #16]
 8016f8e:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8016f92:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8016f96:	74e2      	strb	r2, [r4, #19]
 8016f98:	f8a4 3011 	strh.w	r3, [r4, #17]
 8016f9c:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8016fa0:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8016fa4:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8016fa8:	61e1      	str	r1, [r4, #28]
 8016faa:	6162      	str	r2, [r4, #20]
 8016fac:	61a3      	str	r3, [r4, #24]
 8016fae:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8016fb2:	689b      	ldr	r3, [r3, #8]
 8016fb4:	4798      	blx	r3
 8016fb6:	6844      	ldr	r4, [r0, #4]
 8016fb8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8016fbc:	f105 0110 	add.w	r1, r5, #16
 8016fc0:	4668      	mov	r0, sp
 8016fc2:	f7f5 fe6b 	bl	800cc9c <ucdr_init_buffer>
 8016fc6:	68e3      	ldr	r3, [r4, #12]
 8016fc8:	4641      	mov	r1, r8
 8016fca:	4668      	mov	r0, sp
 8016fcc:	4798      	blx	r3
 8016fce:	4639      	mov	r1, r7
 8016fd0:	4604      	mov	r4, r0
 8016fd2:	480a      	ldr	r0, [pc, #40]	@ (8016ffc <rmw_take_request+0xb8>)
 8016fd4:	f7ff fe98 	bl	8016d08 <put_memory>
 8016fd8:	b106      	cbz	r6, 8016fdc <rmw_take_request+0x98>
 8016fda:	7034      	strb	r4, [r6, #0]
 8016fdc:	f084 0001 	eor.w	r0, r4, #1
 8016fe0:	b2c0      	uxtb	r0, r0
 8016fe2:	b009      	add	sp, #36	@ 0x24
 8016fe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016fe8:	2001      	movs	r0, #1
 8016fea:	b009      	add	sp, #36	@ 0x24
 8016fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ff0:	200c      	movs	r0, #12
 8016ff2:	b009      	add	sp, #36	@ 0x24
 8016ff4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ff8:	0801af0c 	.word	0x0801af0c
 8016ffc:	2000ad6c 	.word	0x2000ad6c

08017000 <rmw_send_response>:
 8017000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017002:	4605      	mov	r5, r0
 8017004:	6800      	ldr	r0, [r0, #0]
 8017006:	b091      	sub	sp, #68	@ 0x44
 8017008:	460c      	mov	r4, r1
 801700a:	4616      	mov	r6, r2
 801700c:	b128      	cbz	r0, 801701a <rmw_send_response+0x1a>
 801700e:	4b29      	ldr	r3, [pc, #164]	@ (80170b4 <rmw_send_response+0xb4>)
 8017010:	6819      	ldr	r1, [r3, #0]
 8017012:	f7e9 f905 	bl	8000220 <strcmp>
 8017016:	2800      	cmp	r0, #0
 8017018:	d141      	bne.n	801709e <rmw_send_response+0x9e>
 801701a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 801701e:	9306      	str	r3, [sp, #24]
 8017020:	4623      	mov	r3, r4
 8017022:	9207      	str	r2, [sp, #28]
 8017024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017028:	686d      	ldr	r5, [r5, #4]
 801702a:	789b      	ldrb	r3, [r3, #2]
 801702c:	68a1      	ldr	r1, [r4, #8]
 801702e:	f88d 2017 	strb.w	r2, [sp, #23]
 8017032:	f88d 3016 	strb.w	r3, [sp, #22]
 8017036:	68e2      	ldr	r2, [r4, #12]
 8017038:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801703c:	6860      	ldr	r0, [r4, #4]
 801703e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017042:	ab02      	add	r3, sp, #8
 8017044:	c307      	stmia	r3!, {r0, r1, r2}
 8017046:	696b      	ldr	r3, [r5, #20]
 8017048:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801704a:	68db      	ldr	r3, [r3, #12]
 801704c:	4798      	blx	r3
 801704e:	6844      	ldr	r4, [r0, #4]
 8017050:	4630      	mov	r0, r6
 8017052:	6923      	ldr	r3, [r4, #16]
 8017054:	4798      	blx	r3
 8017056:	f100 0318 	add.w	r3, r0, #24
 801705a:	6938      	ldr	r0, [r7, #16]
 801705c:	9300      	str	r3, [sp, #0]
 801705e:	692a      	ldr	r2, [r5, #16]
 8017060:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8017062:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017066:	ab08      	add	r3, sp, #32
 8017068:	f7fb f952 	bl	8012310 <uxr_prepare_output_stream>
 801706c:	b910      	cbnz	r0, 8017074 <rmw_send_response+0x74>
 801706e:	2001      	movs	r0, #1
 8017070:	b011      	add	sp, #68	@ 0x44
 8017072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017074:	a902      	add	r1, sp, #8
 8017076:	a808      	add	r0, sp, #32
 8017078:	f7fc faa4 	bl	80135c4 <uxr_serialize_SampleIdentity>
 801707c:	68a3      	ldr	r3, [r4, #8]
 801707e:	a908      	add	r1, sp, #32
 8017080:	4630      	mov	r0, r6
 8017082:	4798      	blx	r3
 8017084:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8017088:	6938      	ldr	r0, [r7, #16]
 801708a:	2b01      	cmp	r3, #1
 801708c:	d00a      	beq.n	80170a4 <rmw_send_response+0xa4>
 801708e:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8017090:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017094:	f7f9 fe40 	bl	8010d18 <uxr_run_session_until_confirm_delivery>
 8017098:	2000      	movs	r0, #0
 801709a:	b011      	add	sp, #68	@ 0x44
 801709c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801709e:	200c      	movs	r0, #12
 80170a0:	b011      	add	sp, #68	@ 0x44
 80170a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80170a4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80170a8:	f7f9 fa76 	bl	8010598 <uxr_flash_output_streams>
 80170ac:	2000      	movs	r0, #0
 80170ae:	b011      	add	sp, #68	@ 0x44
 80170b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80170b2:	bf00      	nop
 80170b4:	0801af0c 	.word	0x0801af0c

080170b8 <rmw_take_response>:
 80170b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170bc:	4604      	mov	r4, r0
 80170be:	6800      	ldr	r0, [r0, #0]
 80170c0:	b088      	sub	sp, #32
 80170c2:	4688      	mov	r8, r1
 80170c4:	4617      	mov	r7, r2
 80170c6:	461d      	mov	r5, r3
 80170c8:	b120      	cbz	r0, 80170d4 <rmw_take_response+0x1c>
 80170ca:	4b1e      	ldr	r3, [pc, #120]	@ (8017144 <rmw_take_response+0x8c>)
 80170cc:	6819      	ldr	r1, [r3, #0]
 80170ce:	f7e9 f8a7 	bl	8000220 <strcmp>
 80170d2:	bb78      	cbnz	r0, 8017134 <rmw_take_response+0x7c>
 80170d4:	b10d      	cbz	r5, 80170da <rmw_take_response+0x22>
 80170d6:	2300      	movs	r3, #0
 80170d8:	702b      	strb	r3, [r5, #0]
 80170da:	6864      	ldr	r4, [r4, #4]
 80170dc:	f7f8 fa70 	bl	800f5c0 <rmw_uxrce_clean_expired_static_input_buffer>
 80170e0:	4620      	mov	r0, r4
 80170e2:	f7f8 fa47 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 80170e6:	4606      	mov	r6, r0
 80170e8:	b340      	cbz	r0, 801713c <rmw_take_response+0x84>
 80170ea:	6963      	ldr	r3, [r4, #20]
 80170ec:	6884      	ldr	r4, [r0, #8]
 80170ee:	68db      	ldr	r3, [r3, #12]
 80170f0:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80170f4:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80170f8:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80170fc:	4798      	blx	r3
 80170fe:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017102:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8017106:	f104 0110 	add.w	r1, r4, #16
 801710a:	4668      	mov	r0, sp
 801710c:	f7f5 fdc6 	bl	800cc9c <ucdr_init_buffer>
 8017110:	4639      	mov	r1, r7
 8017112:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017116:	4668      	mov	r0, sp
 8017118:	4798      	blx	r3
 801711a:	4631      	mov	r1, r6
 801711c:	4604      	mov	r4, r0
 801711e:	480a      	ldr	r0, [pc, #40]	@ (8017148 <rmw_take_response+0x90>)
 8017120:	f7ff fdf2 	bl	8016d08 <put_memory>
 8017124:	b105      	cbz	r5, 8017128 <rmw_take_response+0x70>
 8017126:	702c      	strb	r4, [r5, #0]
 8017128:	f084 0001 	eor.w	r0, r4, #1
 801712c:	b2c0      	uxtb	r0, r0
 801712e:	b008      	add	sp, #32
 8017130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017134:	200c      	movs	r0, #12
 8017136:	b008      	add	sp, #32
 8017138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801713c:	2001      	movs	r0, #1
 801713e:	b008      	add	sp, #32
 8017140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017144:	0801af0c 	.word	0x0801af0c
 8017148:	2000ad6c 	.word	0x2000ad6c

0801714c <rmw_take_with_info>:
 801714c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801714e:	4604      	mov	r4, r0
 8017150:	6800      	ldr	r0, [r0, #0]
 8017152:	b089      	sub	sp, #36	@ 0x24
 8017154:	460f      	mov	r7, r1
 8017156:	4615      	mov	r5, r2
 8017158:	b128      	cbz	r0, 8017166 <rmw_take_with_info+0x1a>
 801715a:	4b24      	ldr	r3, [pc, #144]	@ (80171ec <rmw_take_with_info+0xa0>)
 801715c:	6819      	ldr	r1, [r3, #0]
 801715e:	f7e9 f85f 	bl	8000220 <strcmp>
 8017162:	2800      	cmp	r0, #0
 8017164:	d13e      	bne.n	80171e4 <rmw_take_with_info+0x98>
 8017166:	b305      	cbz	r5, 80171aa <rmw_take_with_info+0x5e>
 8017168:	6864      	ldr	r4, [r4, #4]
 801716a:	2300      	movs	r3, #0
 801716c:	702b      	strb	r3, [r5, #0]
 801716e:	f7f8 fa27 	bl	800f5c0 <rmw_uxrce_clean_expired_static_input_buffer>
 8017172:	4620      	mov	r0, r4
 8017174:	f7f8 f9fe 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017178:	4606      	mov	r6, r0
 801717a:	b1f0      	cbz	r0, 80171ba <rmw_take_with_info+0x6e>
 801717c:	6881      	ldr	r1, [r0, #8]
 801717e:	4668      	mov	r0, sp
 8017180:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8017184:	3110      	adds	r1, #16
 8017186:	f7f5 fd89 	bl	800cc9c <ucdr_init_buffer>
 801718a:	69a3      	ldr	r3, [r4, #24]
 801718c:	4639      	mov	r1, r7
 801718e:	68db      	ldr	r3, [r3, #12]
 8017190:	4668      	mov	r0, sp
 8017192:	4798      	blx	r3
 8017194:	4631      	mov	r1, r6
 8017196:	4604      	mov	r4, r0
 8017198:	4815      	ldr	r0, [pc, #84]	@ (80171f0 <rmw_take_with_info+0xa4>)
 801719a:	f7ff fdb5 	bl	8016d08 <put_memory>
 801719e:	702c      	strb	r4, [r5, #0]
 80171a0:	f084 0001 	eor.w	r0, r4, #1
 80171a4:	b2c0      	uxtb	r0, r0
 80171a6:	b009      	add	sp, #36	@ 0x24
 80171a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80171aa:	6864      	ldr	r4, [r4, #4]
 80171ac:	f7f8 fa08 	bl	800f5c0 <rmw_uxrce_clean_expired_static_input_buffer>
 80171b0:	4620      	mov	r0, r4
 80171b2:	f7f8 f9df 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 80171b6:	4605      	mov	r5, r0
 80171b8:	b910      	cbnz	r0, 80171c0 <rmw_take_with_info+0x74>
 80171ba:	2001      	movs	r0, #1
 80171bc:	b009      	add	sp, #36	@ 0x24
 80171be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80171c0:	68a9      	ldr	r1, [r5, #8]
 80171c2:	4668      	mov	r0, sp
 80171c4:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80171c8:	3110      	adds	r1, #16
 80171ca:	f7f5 fd67 	bl	800cc9c <ucdr_init_buffer>
 80171ce:	69a3      	ldr	r3, [r4, #24]
 80171d0:	4639      	mov	r1, r7
 80171d2:	68db      	ldr	r3, [r3, #12]
 80171d4:	4668      	mov	r0, sp
 80171d6:	4798      	blx	r3
 80171d8:	4629      	mov	r1, r5
 80171da:	4604      	mov	r4, r0
 80171dc:	4804      	ldr	r0, [pc, #16]	@ (80171f0 <rmw_take_with_info+0xa4>)
 80171de:	f7ff fd93 	bl	8016d08 <put_memory>
 80171e2:	e7dd      	b.n	80171a0 <rmw_take_with_info+0x54>
 80171e4:	200c      	movs	r0, #12
 80171e6:	b009      	add	sp, #36	@ 0x24
 80171e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80171ea:	bf00      	nop
 80171ec:	0801af0c 	.word	0x0801af0c
 80171f0:	2000ad6c 	.word	0x2000ad6c

080171f4 <rmw_wait>:
 80171f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80171f8:	b089      	sub	sp, #36	@ 0x24
 80171fa:	4605      	mov	r5, r0
 80171fc:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80171fe:	460e      	mov	r6, r1
 8017200:	4698      	mov	r8, r3
 8017202:	4691      	mov	r9, r2
 8017204:	2a00      	cmp	r2, #0
 8017206:	f000 810a 	beq.w	801741e <rmw_wait+0x22a>
 801720a:	b16c      	cbz	r4, 8017228 <rmw_wait+0x34>
 801720c:	4bae      	ldr	r3, [pc, #696]	@ (80174c8 <rmw_wait+0x2d4>)
 801720e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017210:	af04      	add	r7, sp, #16
 8017212:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8017216:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801721a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801721e:	f7ff faaf 	bl	8016780 <rmw_time_equal>
 8017222:	2800      	cmp	r0, #0
 8017224:	f000 8127 	beq.w	8017476 <rmw_wait+0x282>
 8017228:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801722c:	f7f8 f9c8 	bl	800f5c0 <rmw_uxrce_clean_expired_static_input_buffer>
 8017230:	4ba6      	ldr	r3, [pc, #664]	@ (80174cc <rmw_wait+0x2d8>)
 8017232:	681c      	ldr	r4, [r3, #0]
 8017234:	b14c      	cbz	r4, 801724a <rmw_wait+0x56>
 8017236:	4623      	mov	r3, r4
 8017238:	2100      	movs	r1, #0
 801723a:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801723e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8017242:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8017246:	2b00      	cmp	r3, #0
 8017248:	d1f7      	bne.n	801723a <rmw_wait+0x46>
 801724a:	f1b9 0f00 	cmp.w	r9, #0
 801724e:	d011      	beq.n	8017274 <rmw_wait+0x80>
 8017250:	f8d9 1000 	ldr.w	r1, [r9]
 8017254:	b171      	cbz	r1, 8017274 <rmw_wait+0x80>
 8017256:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801725a:	2300      	movs	r3, #0
 801725c:	2001      	movs	r0, #1
 801725e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017262:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8017264:	6912      	ldr	r2, [r2, #16]
 8017266:	3301      	adds	r3, #1
 8017268:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801726c:	4299      	cmp	r1, r3
 801726e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017272:	d1f4      	bne.n	801725e <rmw_wait+0x6a>
 8017274:	f1b8 0f00 	cmp.w	r8, #0
 8017278:	d011      	beq.n	801729e <rmw_wait+0xaa>
 801727a:	f8d8 1000 	ldr.w	r1, [r8]
 801727e:	b171      	cbz	r1, 801729e <rmw_wait+0xaa>
 8017280:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8017284:	2300      	movs	r3, #0
 8017286:	2001      	movs	r0, #1
 8017288:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801728c:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801728e:	6912      	ldr	r2, [r2, #16]
 8017290:	3301      	adds	r3, #1
 8017292:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8017296:	4299      	cmp	r1, r3
 8017298:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801729c:	d1f4      	bne.n	8017288 <rmw_wait+0x94>
 801729e:	b185      	cbz	r5, 80172c2 <rmw_wait+0xce>
 80172a0:	6829      	ldr	r1, [r5, #0]
 80172a2:	b171      	cbz	r1, 80172c2 <rmw_wait+0xce>
 80172a4:	f8d5 c004 	ldr.w	ip, [r5, #4]
 80172a8:	2300      	movs	r3, #0
 80172aa:	2001      	movs	r0, #1
 80172ac:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80172b0:	6a12      	ldr	r2, [r2, #32]
 80172b2:	6912      	ldr	r2, [r2, #16]
 80172b4:	3301      	adds	r3, #1
 80172b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80172ba:	4299      	cmp	r1, r3
 80172bc:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80172c0:	d1f4      	bne.n	80172ac <rmw_wait+0xb8>
 80172c2:	b34c      	cbz	r4, 8017318 <rmw_wait+0x124>
 80172c4:	4622      	mov	r2, r4
 80172c6:	2300      	movs	r3, #0
 80172c8:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80172cc:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80172d0:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 80172d4:	440b      	add	r3, r1
 80172d6:	b2db      	uxtb	r3, r3
 80172d8:	2a00      	cmp	r2, #0
 80172da:	d1f5      	bne.n	80172c8 <rmw_wait+0xd4>
 80172dc:	2b00      	cmp	r3, #0
 80172de:	f000 8084 	beq.w	80173ea <rmw_wait+0x1f6>
 80172e2:	1c7a      	adds	r2, r7, #1
 80172e4:	d00d      	beq.n	8017302 <rmw_wait+0x10e>
 80172e6:	ee07 7a90 	vmov	s15, r7
 80172ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80172ee:	ee07 3a90 	vmov	s15, r3
 80172f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80172f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80172fa:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80172fe:	ee17 7a90 	vmov	r7, s15
 8017302:	68a0      	ldr	r0, [r4, #8]
 8017304:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8017308:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801730c:	2b00      	cmp	r3, #0
 801730e:	f040 8090 	bne.w	8017432 <rmw_wait+0x23e>
 8017312:	6864      	ldr	r4, [r4, #4]
 8017314:	2c00      	cmp	r4, #0
 8017316:	d1f4      	bne.n	8017302 <rmw_wait+0x10e>
 8017318:	f1b9 0f00 	cmp.w	r9, #0
 801731c:	f000 80bc 	beq.w	8017498 <rmw_wait+0x2a4>
 8017320:	f8d9 7000 	ldr.w	r7, [r9]
 8017324:	2f00      	cmp	r7, #0
 8017326:	f000 808e 	beq.w	8017446 <rmw_wait+0x252>
 801732a:	2400      	movs	r4, #0
 801732c:	4627      	mov	r7, r4
 801732e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017332:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017336:	f7f8 f91d 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 801733a:	2800      	cmp	r0, #0
 801733c:	d05f      	beq.n	80173fe <rmw_wait+0x20a>
 801733e:	f8d9 3000 	ldr.w	r3, [r9]
 8017342:	3401      	adds	r4, #1
 8017344:	42a3      	cmp	r3, r4
 8017346:	f04f 0701 	mov.w	r7, #1
 801734a:	d8f0      	bhi.n	801732e <rmw_wait+0x13a>
 801734c:	f1b8 0f00 	cmp.w	r8, #0
 8017350:	d012      	beq.n	8017378 <rmw_wait+0x184>
 8017352:	f8d8 3000 	ldr.w	r3, [r8]
 8017356:	b17b      	cbz	r3, 8017378 <rmw_wait+0x184>
 8017358:	2400      	movs	r4, #0
 801735a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801735e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017362:	f7f8 f907 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017366:	2800      	cmp	r0, #0
 8017368:	d051      	beq.n	801740e <rmw_wait+0x21a>
 801736a:	f8d8 3000 	ldr.w	r3, [r8]
 801736e:	3401      	adds	r4, #1
 8017370:	42a3      	cmp	r3, r4
 8017372:	f04f 0701 	mov.w	r7, #1
 8017376:	d8f0      	bhi.n	801735a <rmw_wait+0x166>
 8017378:	b1dd      	cbz	r5, 80173b2 <rmw_wait+0x1be>
 801737a:	682b      	ldr	r3, [r5, #0]
 801737c:	b1cb      	cbz	r3, 80173b2 <rmw_wait+0x1be>
 801737e:	2400      	movs	r4, #0
 8017380:	686b      	ldr	r3, [r5, #4]
 8017382:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017386:	f7f8 f8f5 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 801738a:	b158      	cbz	r0, 80173a4 <rmw_wait+0x1b0>
 801738c:	682b      	ldr	r3, [r5, #0]
 801738e:	3401      	adds	r4, #1
 8017390:	42a3      	cmp	r3, r4
 8017392:	d969      	bls.n	8017468 <rmw_wait+0x274>
 8017394:	686b      	ldr	r3, [r5, #4]
 8017396:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801739a:	2701      	movs	r7, #1
 801739c:	f7f8 f8ea 	bl	800f574 <rmw_uxrce_find_static_input_buffer_by_owner>
 80173a0:	2800      	cmp	r0, #0
 80173a2:	d1f3      	bne.n	801738c <rmw_wait+0x198>
 80173a4:	e9d5 3200 	ldrd	r3, r2, [r5]
 80173a8:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80173ac:	3401      	adds	r4, #1
 80173ae:	42a3      	cmp	r3, r4
 80173b0:	d8e6      	bhi.n	8017380 <rmw_wait+0x18c>
 80173b2:	b1a6      	cbz	r6, 80173de <rmw_wait+0x1ea>
 80173b4:	6834      	ldr	r4, [r6, #0]
 80173b6:	b194      	cbz	r4, 80173de <rmw_wait+0x1ea>
 80173b8:	2300      	movs	r3, #0
 80173ba:	461d      	mov	r5, r3
 80173bc:	e004      	b.n	80173c8 <rmw_wait+0x1d4>
 80173be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80173c2:	3301      	adds	r3, #1
 80173c4:	42a3      	cmp	r3, r4
 80173c6:	d00a      	beq.n	80173de <rmw_wait+0x1ea>
 80173c8:	6870      	ldr	r0, [r6, #4]
 80173ca:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80173ce:	7c0a      	ldrb	r2, [r1, #16]
 80173d0:	2a00      	cmp	r2, #0
 80173d2:	d0f4      	beq.n	80173be <rmw_wait+0x1ca>
 80173d4:	3301      	adds	r3, #1
 80173d6:	42a3      	cmp	r3, r4
 80173d8:	740d      	strb	r5, [r1, #16]
 80173da:	4617      	mov	r7, r2
 80173dc:	d1f4      	bne.n	80173c8 <rmw_wait+0x1d4>
 80173de:	2f00      	cmp	r7, #0
 80173e0:	d03e      	beq.n	8017460 <rmw_wait+0x26c>
 80173e2:	2000      	movs	r0, #0
 80173e4:	b009      	add	sp, #36	@ 0x24
 80173e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80173ea:	68a0      	ldr	r0, [r4, #8]
 80173ec:	2100      	movs	r1, #0
 80173ee:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80173f2:	f7f9 fc57 	bl	8010ca4 <uxr_run_session_timeout>
 80173f6:	6864      	ldr	r4, [r4, #4]
 80173f8:	2c00      	cmp	r4, #0
 80173fa:	d1f6      	bne.n	80173ea <rmw_wait+0x1f6>
 80173fc:	e78c      	b.n	8017318 <rmw_wait+0x124>
 80173fe:	e9d9 3200 	ldrd	r3, r2, [r9]
 8017402:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8017406:	3401      	adds	r4, #1
 8017408:	42a3      	cmp	r3, r4
 801740a:	d890      	bhi.n	801732e <rmw_wait+0x13a>
 801740c:	e79e      	b.n	801734c <rmw_wait+0x158>
 801740e:	e9d8 3200 	ldrd	r3, r2, [r8]
 8017412:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8017416:	3401      	adds	r4, #1
 8017418:	429c      	cmp	r4, r3
 801741a:	d39e      	bcc.n	801735a <rmw_wait+0x166>
 801741c:	e7ac      	b.n	8017378 <rmw_wait+0x184>
 801741e:	2b00      	cmp	r3, #0
 8017420:	f47f aef3 	bne.w	801720a <rmw_wait+0x16>
 8017424:	2800      	cmp	r0, #0
 8017426:	f47f aef0 	bne.w	801720a <rmw_wait+0x16>
 801742a:	2900      	cmp	r1, #0
 801742c:	f47f aeed 	bne.w	801720a <rmw_wait+0x16>
 8017430:	e7d7      	b.n	80173e2 <rmw_wait+0x1ee>
 8017432:	4639      	mov	r1, r7
 8017434:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017438:	f7f9 fc4e 	bl	8010cd8 <uxr_run_session_until_data>
 801743c:	6864      	ldr	r4, [r4, #4]
 801743e:	2c00      	cmp	r4, #0
 8017440:	f47f af5f 	bne.w	8017302 <rmw_wait+0x10e>
 8017444:	e768      	b.n	8017318 <rmw_wait+0x124>
 8017446:	f1b8 0f00 	cmp.w	r8, #0
 801744a:	d032      	beq.n	80174b2 <rmw_wait+0x2be>
 801744c:	f8d8 3000 	ldr.w	r3, [r8]
 8017450:	2b00      	cmp	r3, #0
 8017452:	d181      	bne.n	8017358 <rmw_wait+0x164>
 8017454:	461f      	mov	r7, r3
 8017456:	2d00      	cmp	r5, #0
 8017458:	d18f      	bne.n	801737a <rmw_wait+0x186>
 801745a:	462f      	mov	r7, r5
 801745c:	2e00      	cmp	r6, #0
 801745e:	d1a9      	bne.n	80173b4 <rmw_wait+0x1c0>
 8017460:	2002      	movs	r0, #2
 8017462:	b009      	add	sp, #36	@ 0x24
 8017464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017468:	2e00      	cmp	r6, #0
 801746a:	d0ba      	beq.n	80173e2 <rmw_wait+0x1ee>
 801746c:	6834      	ldr	r4, [r6, #0]
 801746e:	2701      	movs	r7, #1
 8017470:	2c00      	cmp	r4, #0
 8017472:	d1a1      	bne.n	80173b8 <rmw_wait+0x1c4>
 8017474:	e7b5      	b.n	80173e2 <rmw_wait+0x1ee>
 8017476:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801747a:	f7ff f9d5 	bl	8016828 <rmw_time_total_nsec>
 801747e:	2300      	movs	r3, #0
 8017480:	4a13      	ldr	r2, [pc, #76]	@ (80174d0 <rmw_wait+0x2dc>)
 8017482:	f7e9 fc4b 	bl	8000d1c <__aeabi_uldivmod>
 8017486:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 801748a:	f171 0300 	sbcs.w	r3, r1, #0
 801748e:	4607      	mov	r7, r0
 8017490:	bfa8      	it	ge
 8017492:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 8017496:	e6c9      	b.n	801722c <rmw_wait+0x38>
 8017498:	f1b8 0f00 	cmp.w	r8, #0
 801749c:	d009      	beq.n	80174b2 <rmw_wait+0x2be>
 801749e:	f8d8 3000 	ldr.w	r3, [r8]
 80174a2:	464f      	mov	r7, r9
 80174a4:	2b00      	cmp	r3, #0
 80174a6:	f47f af57 	bne.w	8017358 <rmw_wait+0x164>
 80174aa:	2d00      	cmp	r5, #0
 80174ac:	f47f af65 	bne.w	801737a <rmw_wait+0x186>
 80174b0:	e7d3      	b.n	801745a <rmw_wait+0x266>
 80174b2:	b17d      	cbz	r5, 80174d4 <rmw_wait+0x2e0>
 80174b4:	682b      	ldr	r3, [r5, #0]
 80174b6:	4647      	mov	r7, r8
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	f47f af60 	bne.w	801737e <rmw_wait+0x18a>
 80174be:	2e00      	cmp	r6, #0
 80174c0:	f47f af78 	bne.w	80173b4 <rmw_wait+0x1c0>
 80174c4:	e7cc      	b.n	8017460 <rmw_wait+0x26c>
 80174c6:	bf00      	nop
 80174c8:	0801a2c8 	.word	0x0801a2c8
 80174cc:	2000ad5c 	.word	0x2000ad5c
 80174d0:	000f4240 	.word	0x000f4240
 80174d4:	2e00      	cmp	r6, #0
 80174d6:	d0c3      	beq.n	8017460 <rmw_wait+0x26c>
 80174d8:	6834      	ldr	r4, [r6, #0]
 80174da:	462f      	mov	r7, r5
 80174dc:	2c00      	cmp	r4, #0
 80174de:	f47f af6b 	bne.w	80173b8 <rmw_wait+0x1c4>
 80174e2:	e7bd      	b.n	8017460 <rmw_wait+0x26c>

080174e4 <rmw_create_wait_set>:
 80174e4:	b508      	push	{r3, lr}
 80174e6:	4803      	ldr	r0, [pc, #12]	@ (80174f4 <rmw_create_wait_set+0x10>)
 80174e8:	f7ff fbfe 	bl	8016ce8 <get_memory>
 80174ec:	b108      	cbz	r0, 80174f2 <rmw_create_wait_set+0xe>
 80174ee:	6880      	ldr	r0, [r0, #8]
 80174f0:	3010      	adds	r0, #16
 80174f2:	bd08      	pop	{r3, pc}
 80174f4:	2000ad9c 	.word	0x2000ad9c

080174f8 <rmw_destroy_wait_set>:
 80174f8:	b508      	push	{r3, lr}
 80174fa:	4b08      	ldr	r3, [pc, #32]	@ (801751c <rmw_destroy_wait_set+0x24>)
 80174fc:	6819      	ldr	r1, [r3, #0]
 80174fe:	b911      	cbnz	r1, 8017506 <rmw_destroy_wait_set+0xe>
 8017500:	e00a      	b.n	8017518 <rmw_destroy_wait_set+0x20>
 8017502:	6849      	ldr	r1, [r1, #4]
 8017504:	b141      	cbz	r1, 8017518 <rmw_destroy_wait_set+0x20>
 8017506:	688b      	ldr	r3, [r1, #8]
 8017508:	3310      	adds	r3, #16
 801750a:	4298      	cmp	r0, r3
 801750c:	d1f9      	bne.n	8017502 <rmw_destroy_wait_set+0xa>
 801750e:	4803      	ldr	r0, [pc, #12]	@ (801751c <rmw_destroy_wait_set+0x24>)
 8017510:	f7ff fbfa 	bl	8016d08 <put_memory>
 8017514:	2000      	movs	r0, #0
 8017516:	bd08      	pop	{r3, pc}
 8017518:	2001      	movs	r0, #1
 801751a:	bd08      	pop	{r3, pc}
 801751c:	2000ad9c 	.word	0x2000ad9c

08017520 <std_msgs__msg__Float32__init>:
 8017520:	3800      	subs	r0, #0
 8017522:	bf18      	it	ne
 8017524:	2001      	movne	r0, #1
 8017526:	4770      	bx	lr

08017528 <std_msgs__msg__Float32__fini>:
 8017528:	4770      	bx	lr
 801752a:	bf00      	nop

0801752c <ucdr_serialize_endian_array_char>:
 801752c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017530:	4619      	mov	r1, r3
 8017532:	461f      	mov	r7, r3
 8017534:	4605      	mov	r5, r0
 8017536:	4690      	mov	r8, r2
 8017538:	f7f5 fb5c 	bl	800cbf4 <ucdr_check_buffer_available_for>
 801753c:	b9e0      	cbnz	r0, 8017578 <ucdr_serialize_endian_array_char+0x4c>
 801753e:	463e      	mov	r6, r7
 8017540:	e009      	b.n	8017556 <ucdr_serialize_endian_array_char+0x2a>
 8017542:	68a8      	ldr	r0, [r5, #8]
 8017544:	f001 ff87 	bl	8019456 <memcpy>
 8017548:	68ab      	ldr	r3, [r5, #8]
 801754a:	6928      	ldr	r0, [r5, #16]
 801754c:	4423      	add	r3, r4
 801754e:	4420      	add	r0, r4
 8017550:	1b36      	subs	r6, r6, r4
 8017552:	60ab      	str	r3, [r5, #8]
 8017554:	6128      	str	r0, [r5, #16]
 8017556:	4631      	mov	r1, r6
 8017558:	2201      	movs	r2, #1
 801755a:	4628      	mov	r0, r5
 801755c:	f7f5 fbd2 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 8017560:	1bb9      	subs	r1, r7, r6
 8017562:	4441      	add	r1, r8
 8017564:	4604      	mov	r4, r0
 8017566:	4602      	mov	r2, r0
 8017568:	2800      	cmp	r0, #0
 801756a:	d1ea      	bne.n	8017542 <ucdr_serialize_endian_array_char+0x16>
 801756c:	2301      	movs	r3, #1
 801756e:	7da8      	ldrb	r0, [r5, #22]
 8017570:	756b      	strb	r3, [r5, #21]
 8017572:	4058      	eors	r0, r3
 8017574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017578:	463a      	mov	r2, r7
 801757a:	68a8      	ldr	r0, [r5, #8]
 801757c:	4641      	mov	r1, r8
 801757e:	f001 ff6a 	bl	8019456 <memcpy>
 8017582:	68aa      	ldr	r2, [r5, #8]
 8017584:	692b      	ldr	r3, [r5, #16]
 8017586:	443a      	add	r2, r7
 8017588:	443b      	add	r3, r7
 801758a:	60aa      	str	r2, [r5, #8]
 801758c:	612b      	str	r3, [r5, #16]
 801758e:	e7ed      	b.n	801756c <ucdr_serialize_endian_array_char+0x40>

08017590 <ucdr_deserialize_endian_array_char>:
 8017590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017594:	4619      	mov	r1, r3
 8017596:	461f      	mov	r7, r3
 8017598:	4605      	mov	r5, r0
 801759a:	4690      	mov	r8, r2
 801759c:	f7f5 fb2a 	bl	800cbf4 <ucdr_check_buffer_available_for>
 80175a0:	b9e0      	cbnz	r0, 80175dc <ucdr_deserialize_endian_array_char+0x4c>
 80175a2:	463e      	mov	r6, r7
 80175a4:	e009      	b.n	80175ba <ucdr_deserialize_endian_array_char+0x2a>
 80175a6:	68a9      	ldr	r1, [r5, #8]
 80175a8:	f001 ff55 	bl	8019456 <memcpy>
 80175ac:	68ab      	ldr	r3, [r5, #8]
 80175ae:	6928      	ldr	r0, [r5, #16]
 80175b0:	4423      	add	r3, r4
 80175b2:	4420      	add	r0, r4
 80175b4:	1b36      	subs	r6, r6, r4
 80175b6:	60ab      	str	r3, [r5, #8]
 80175b8:	6128      	str	r0, [r5, #16]
 80175ba:	2201      	movs	r2, #1
 80175bc:	4631      	mov	r1, r6
 80175be:	4628      	mov	r0, r5
 80175c0:	f7f5 fba0 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 80175c4:	4604      	mov	r4, r0
 80175c6:	1bb8      	subs	r0, r7, r6
 80175c8:	4440      	add	r0, r8
 80175ca:	4622      	mov	r2, r4
 80175cc:	2c00      	cmp	r4, #0
 80175ce:	d1ea      	bne.n	80175a6 <ucdr_deserialize_endian_array_char+0x16>
 80175d0:	2301      	movs	r3, #1
 80175d2:	7da8      	ldrb	r0, [r5, #22]
 80175d4:	756b      	strb	r3, [r5, #21]
 80175d6:	4058      	eors	r0, r3
 80175d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175dc:	463a      	mov	r2, r7
 80175de:	68a9      	ldr	r1, [r5, #8]
 80175e0:	4640      	mov	r0, r8
 80175e2:	f001 ff38 	bl	8019456 <memcpy>
 80175e6:	68aa      	ldr	r2, [r5, #8]
 80175e8:	692b      	ldr	r3, [r5, #16]
 80175ea:	443a      	add	r2, r7
 80175ec:	443b      	add	r3, r7
 80175ee:	60aa      	str	r2, [r5, #8]
 80175f0:	612b      	str	r3, [r5, #16]
 80175f2:	e7ed      	b.n	80175d0 <ucdr_deserialize_endian_array_char+0x40>

080175f4 <ucdr_serialize_array_uint8_t>:
 80175f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175f8:	4688      	mov	r8, r1
 80175fa:	4611      	mov	r1, r2
 80175fc:	4617      	mov	r7, r2
 80175fe:	4605      	mov	r5, r0
 8017600:	f7f5 faf8 	bl	800cbf4 <ucdr_check_buffer_available_for>
 8017604:	b9e0      	cbnz	r0, 8017640 <ucdr_serialize_array_uint8_t+0x4c>
 8017606:	463e      	mov	r6, r7
 8017608:	e009      	b.n	801761e <ucdr_serialize_array_uint8_t+0x2a>
 801760a:	68a8      	ldr	r0, [r5, #8]
 801760c:	f001 ff23 	bl	8019456 <memcpy>
 8017610:	68aa      	ldr	r2, [r5, #8]
 8017612:	692b      	ldr	r3, [r5, #16]
 8017614:	4422      	add	r2, r4
 8017616:	4423      	add	r3, r4
 8017618:	1b36      	subs	r6, r6, r4
 801761a:	60aa      	str	r2, [r5, #8]
 801761c:	612b      	str	r3, [r5, #16]
 801761e:	4631      	mov	r1, r6
 8017620:	2201      	movs	r2, #1
 8017622:	4628      	mov	r0, r5
 8017624:	f7f5 fb6e 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 8017628:	1bb9      	subs	r1, r7, r6
 801762a:	4441      	add	r1, r8
 801762c:	4604      	mov	r4, r0
 801762e:	4602      	mov	r2, r0
 8017630:	2800      	cmp	r0, #0
 8017632:	d1ea      	bne.n	801760a <ucdr_serialize_array_uint8_t+0x16>
 8017634:	2301      	movs	r3, #1
 8017636:	7da8      	ldrb	r0, [r5, #22]
 8017638:	756b      	strb	r3, [r5, #21]
 801763a:	4058      	eors	r0, r3
 801763c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017640:	463a      	mov	r2, r7
 8017642:	68a8      	ldr	r0, [r5, #8]
 8017644:	4641      	mov	r1, r8
 8017646:	f001 ff06 	bl	8019456 <memcpy>
 801764a:	68aa      	ldr	r2, [r5, #8]
 801764c:	692b      	ldr	r3, [r5, #16]
 801764e:	443a      	add	r2, r7
 8017650:	443b      	add	r3, r7
 8017652:	60aa      	str	r2, [r5, #8]
 8017654:	612b      	str	r3, [r5, #16]
 8017656:	e7ed      	b.n	8017634 <ucdr_serialize_array_uint8_t+0x40>

08017658 <ucdr_serialize_endian_array_uint8_t>:
 8017658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801765c:	4619      	mov	r1, r3
 801765e:	461f      	mov	r7, r3
 8017660:	4605      	mov	r5, r0
 8017662:	4690      	mov	r8, r2
 8017664:	f7f5 fac6 	bl	800cbf4 <ucdr_check_buffer_available_for>
 8017668:	b9e0      	cbnz	r0, 80176a4 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801766a:	463e      	mov	r6, r7
 801766c:	e009      	b.n	8017682 <ucdr_serialize_endian_array_uint8_t+0x2a>
 801766e:	68a8      	ldr	r0, [r5, #8]
 8017670:	f001 fef1 	bl	8019456 <memcpy>
 8017674:	68ab      	ldr	r3, [r5, #8]
 8017676:	6928      	ldr	r0, [r5, #16]
 8017678:	4423      	add	r3, r4
 801767a:	4420      	add	r0, r4
 801767c:	1b36      	subs	r6, r6, r4
 801767e:	60ab      	str	r3, [r5, #8]
 8017680:	6128      	str	r0, [r5, #16]
 8017682:	4631      	mov	r1, r6
 8017684:	2201      	movs	r2, #1
 8017686:	4628      	mov	r0, r5
 8017688:	f7f5 fb3c 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 801768c:	1bb9      	subs	r1, r7, r6
 801768e:	4441      	add	r1, r8
 8017690:	4604      	mov	r4, r0
 8017692:	4602      	mov	r2, r0
 8017694:	2800      	cmp	r0, #0
 8017696:	d1ea      	bne.n	801766e <ucdr_serialize_endian_array_uint8_t+0x16>
 8017698:	2301      	movs	r3, #1
 801769a:	7da8      	ldrb	r0, [r5, #22]
 801769c:	756b      	strb	r3, [r5, #21]
 801769e:	4058      	eors	r0, r3
 80176a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176a4:	463a      	mov	r2, r7
 80176a6:	68a8      	ldr	r0, [r5, #8]
 80176a8:	4641      	mov	r1, r8
 80176aa:	f001 fed4 	bl	8019456 <memcpy>
 80176ae:	68aa      	ldr	r2, [r5, #8]
 80176b0:	692b      	ldr	r3, [r5, #16]
 80176b2:	443a      	add	r2, r7
 80176b4:	443b      	add	r3, r7
 80176b6:	60aa      	str	r2, [r5, #8]
 80176b8:	612b      	str	r3, [r5, #16]
 80176ba:	e7ed      	b.n	8017698 <ucdr_serialize_endian_array_uint8_t+0x40>

080176bc <ucdr_deserialize_array_uint8_t>:
 80176bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80176c0:	4688      	mov	r8, r1
 80176c2:	4611      	mov	r1, r2
 80176c4:	4617      	mov	r7, r2
 80176c6:	4605      	mov	r5, r0
 80176c8:	f7f5 fa94 	bl	800cbf4 <ucdr_check_buffer_available_for>
 80176cc:	b9e0      	cbnz	r0, 8017708 <ucdr_deserialize_array_uint8_t+0x4c>
 80176ce:	463e      	mov	r6, r7
 80176d0:	e009      	b.n	80176e6 <ucdr_deserialize_array_uint8_t+0x2a>
 80176d2:	68a9      	ldr	r1, [r5, #8]
 80176d4:	f001 febf 	bl	8019456 <memcpy>
 80176d8:	68aa      	ldr	r2, [r5, #8]
 80176da:	692b      	ldr	r3, [r5, #16]
 80176dc:	4422      	add	r2, r4
 80176de:	4423      	add	r3, r4
 80176e0:	1b36      	subs	r6, r6, r4
 80176e2:	60aa      	str	r2, [r5, #8]
 80176e4:	612b      	str	r3, [r5, #16]
 80176e6:	2201      	movs	r2, #1
 80176e8:	4631      	mov	r1, r6
 80176ea:	4628      	mov	r0, r5
 80176ec:	f7f5 fb0a 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 80176f0:	4604      	mov	r4, r0
 80176f2:	1bb8      	subs	r0, r7, r6
 80176f4:	4440      	add	r0, r8
 80176f6:	4622      	mov	r2, r4
 80176f8:	2c00      	cmp	r4, #0
 80176fa:	d1ea      	bne.n	80176d2 <ucdr_deserialize_array_uint8_t+0x16>
 80176fc:	2301      	movs	r3, #1
 80176fe:	7da8      	ldrb	r0, [r5, #22]
 8017700:	756b      	strb	r3, [r5, #21]
 8017702:	4058      	eors	r0, r3
 8017704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017708:	463a      	mov	r2, r7
 801770a:	68a9      	ldr	r1, [r5, #8]
 801770c:	4640      	mov	r0, r8
 801770e:	f001 fea2 	bl	8019456 <memcpy>
 8017712:	68aa      	ldr	r2, [r5, #8]
 8017714:	692b      	ldr	r3, [r5, #16]
 8017716:	443a      	add	r2, r7
 8017718:	443b      	add	r3, r7
 801771a:	60aa      	str	r2, [r5, #8]
 801771c:	612b      	str	r3, [r5, #16]
 801771e:	e7ed      	b.n	80176fc <ucdr_deserialize_array_uint8_t+0x40>

08017720 <ucdr_deserialize_endian_array_uint8_t>:
 8017720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017724:	4619      	mov	r1, r3
 8017726:	461f      	mov	r7, r3
 8017728:	4605      	mov	r5, r0
 801772a:	4690      	mov	r8, r2
 801772c:	f7f5 fa62 	bl	800cbf4 <ucdr_check_buffer_available_for>
 8017730:	b9e0      	cbnz	r0, 801776c <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8017732:	463e      	mov	r6, r7
 8017734:	e009      	b.n	801774a <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8017736:	68a9      	ldr	r1, [r5, #8]
 8017738:	f001 fe8d 	bl	8019456 <memcpy>
 801773c:	68ab      	ldr	r3, [r5, #8]
 801773e:	6928      	ldr	r0, [r5, #16]
 8017740:	4423      	add	r3, r4
 8017742:	4420      	add	r0, r4
 8017744:	1b36      	subs	r6, r6, r4
 8017746:	60ab      	str	r3, [r5, #8]
 8017748:	6128      	str	r0, [r5, #16]
 801774a:	2201      	movs	r2, #1
 801774c:	4631      	mov	r1, r6
 801774e:	4628      	mov	r0, r5
 8017750:	f7f5 fad8 	bl	800cd04 <ucdr_check_final_buffer_behavior_array>
 8017754:	4604      	mov	r4, r0
 8017756:	1bb8      	subs	r0, r7, r6
 8017758:	4440      	add	r0, r8
 801775a:	4622      	mov	r2, r4
 801775c:	2c00      	cmp	r4, #0
 801775e:	d1ea      	bne.n	8017736 <ucdr_deserialize_endian_array_uint8_t+0x16>
 8017760:	2301      	movs	r3, #1
 8017762:	7da8      	ldrb	r0, [r5, #22]
 8017764:	756b      	strb	r3, [r5, #21]
 8017766:	4058      	eors	r0, r3
 8017768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801776c:	463a      	mov	r2, r7
 801776e:	68a9      	ldr	r1, [r5, #8]
 8017770:	4640      	mov	r0, r8
 8017772:	f001 fe70 	bl	8019456 <memcpy>
 8017776:	68aa      	ldr	r2, [r5, #8]
 8017778:	692b      	ldr	r3, [r5, #16]
 801777a:	443a      	add	r2, r7
 801777c:	443b      	add	r3, r7
 801777e:	60aa      	str	r2, [r5, #8]
 8017780:	612b      	str	r3, [r5, #16]
 8017782:	e7ed      	b.n	8017760 <ucdr_deserialize_endian_array_uint8_t+0x40>

08017784 <ucdr_serialize_sequence_char>:
 8017784:	b570      	push	{r4, r5, r6, lr}
 8017786:	4615      	mov	r5, r2
 8017788:	460e      	mov	r6, r1
 801778a:	7d01      	ldrb	r1, [r0, #20]
 801778c:	4604      	mov	r4, r0
 801778e:	f7f4 fac9 	bl	800bd24 <ucdr_serialize_endian_uint32_t>
 8017792:	b90d      	cbnz	r5, 8017798 <ucdr_serialize_sequence_char+0x14>
 8017794:	2001      	movs	r0, #1
 8017796:	bd70      	pop	{r4, r5, r6, pc}
 8017798:	7d21      	ldrb	r1, [r4, #20]
 801779a:	462b      	mov	r3, r5
 801779c:	4632      	mov	r2, r6
 801779e:	4620      	mov	r0, r4
 80177a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80177a4:	f7ff bec2 	b.w	801752c <ucdr_serialize_endian_array_char>

080177a8 <ucdr_deserialize_sequence_char>:
 80177a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177ac:	461d      	mov	r5, r3
 80177ae:	4616      	mov	r6, r2
 80177b0:	460f      	mov	r7, r1
 80177b2:	461a      	mov	r2, r3
 80177b4:	7d01      	ldrb	r1, [r0, #20]
 80177b6:	4604      	mov	r4, r0
 80177b8:	f7f4 fbdc 	bl	800bf74 <ucdr_deserialize_endian_uint32_t>
 80177bc:	682b      	ldr	r3, [r5, #0]
 80177be:	429e      	cmp	r6, r3
 80177c0:	bf3c      	itt	cc
 80177c2:	2201      	movcc	r2, #1
 80177c4:	75a2      	strbcc	r2, [r4, #22]
 80177c6:	b913      	cbnz	r3, 80177ce <ucdr_deserialize_sequence_char+0x26>
 80177c8:	2001      	movs	r0, #1
 80177ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177ce:	7d21      	ldrb	r1, [r4, #20]
 80177d0:	463a      	mov	r2, r7
 80177d2:	4620      	mov	r0, r4
 80177d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80177d8:	f7ff beda 	b.w	8017590 <ucdr_deserialize_endian_array_char>

080177dc <ucdr_serialize_sequence_uint8_t>:
 80177dc:	b570      	push	{r4, r5, r6, lr}
 80177de:	4615      	mov	r5, r2
 80177e0:	460e      	mov	r6, r1
 80177e2:	7d01      	ldrb	r1, [r0, #20]
 80177e4:	4604      	mov	r4, r0
 80177e6:	f7f4 fa9d 	bl	800bd24 <ucdr_serialize_endian_uint32_t>
 80177ea:	b90d      	cbnz	r5, 80177f0 <ucdr_serialize_sequence_uint8_t+0x14>
 80177ec:	2001      	movs	r0, #1
 80177ee:	bd70      	pop	{r4, r5, r6, pc}
 80177f0:	7d21      	ldrb	r1, [r4, #20]
 80177f2:	462b      	mov	r3, r5
 80177f4:	4632      	mov	r2, r6
 80177f6:	4620      	mov	r0, r4
 80177f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80177fc:	f7ff bf2c 	b.w	8017658 <ucdr_serialize_endian_array_uint8_t>

08017800 <ucdr_deserialize_sequence_uint8_t>:
 8017800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017804:	461d      	mov	r5, r3
 8017806:	4616      	mov	r6, r2
 8017808:	460f      	mov	r7, r1
 801780a:	461a      	mov	r2, r3
 801780c:	7d01      	ldrb	r1, [r0, #20]
 801780e:	4604      	mov	r4, r0
 8017810:	f7f4 fbb0 	bl	800bf74 <ucdr_deserialize_endian_uint32_t>
 8017814:	682b      	ldr	r3, [r5, #0]
 8017816:	429e      	cmp	r6, r3
 8017818:	bf3c      	itt	cc
 801781a:	2201      	movcc	r2, #1
 801781c:	75a2      	strbcc	r2, [r4, #22]
 801781e:	b913      	cbnz	r3, 8017826 <ucdr_deserialize_sequence_uint8_t+0x26>
 8017820:	2001      	movs	r0, #1
 8017822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017826:	7d21      	ldrb	r1, [r4, #20]
 8017828:	463a      	mov	r2, r7
 801782a:	4620      	mov	r0, r4
 801782c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017830:	f7ff bf76 	b.w	8017720 <ucdr_deserialize_endian_array_uint8_t>

08017834 <ucdr_serialize_string>:
 8017834:	b510      	push	{r4, lr}
 8017836:	b082      	sub	sp, #8
 8017838:	4604      	mov	r4, r0
 801783a:	4608      	mov	r0, r1
 801783c:	9101      	str	r1, [sp, #4]
 801783e:	f7e8 fcf9 	bl	8000234 <strlen>
 8017842:	9901      	ldr	r1, [sp, #4]
 8017844:	1c42      	adds	r2, r0, #1
 8017846:	4620      	mov	r0, r4
 8017848:	b002      	add	sp, #8
 801784a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801784e:	f7ff bf99 	b.w	8017784 <ucdr_serialize_sequence_char>
 8017852:	bf00      	nop

08017854 <ucdr_deserialize_string>:
 8017854:	b500      	push	{lr}
 8017856:	b083      	sub	sp, #12
 8017858:	ab01      	add	r3, sp, #4
 801785a:	f7ff ffa5 	bl	80177a8 <ucdr_deserialize_sequence_char>
 801785e:	b003      	add	sp, #12
 8017860:	f85d fb04 	ldr.w	pc, [sp], #4

08017864 <uxr_init_input_best_effort_stream>:
 8017864:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017868:	8003      	strh	r3, [r0, #0]
 801786a:	4770      	bx	lr

0801786c <uxr_reset_input_best_effort_stream>:
 801786c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017870:	8003      	strh	r3, [r0, #0]
 8017872:	4770      	bx	lr

08017874 <uxr_receive_best_effort_message>:
 8017874:	b538      	push	{r3, r4, r5, lr}
 8017876:	4604      	mov	r4, r0
 8017878:	8800      	ldrh	r0, [r0, #0]
 801787a:	460d      	mov	r5, r1
 801787c:	f000 fd42 	bl	8018304 <uxr_seq_num_cmp>
 8017880:	4603      	mov	r3, r0
 8017882:	2b00      	cmp	r3, #0
 8017884:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8017888:	bfb8      	it	lt
 801788a:	8025      	strhlt	r5, [r4, #0]
 801788c:	bd38      	pop	{r3, r4, r5, pc}
 801788e:	bf00      	nop

08017890 <on_full_input_buffer>:
 8017890:	b570      	push	{r4, r5, r6, lr}
 8017892:	4605      	mov	r5, r0
 8017894:	460c      	mov	r4, r1
 8017896:	682b      	ldr	r3, [r5, #0]
 8017898:	6809      	ldr	r1, [r1, #0]
 801789a:	8920      	ldrh	r0, [r4, #8]
 801789c:	6862      	ldr	r2, [r4, #4]
 801789e:	fbb2 f2f0 	udiv	r2, r2, r0
 80178a2:	eba3 0c01 	sub.w	ip, r3, r1
 80178a6:	fbbc fcf2 	udiv	ip, ip, r2
 80178aa:	f10c 0c01 	add.w	ip, ip, #1
 80178ae:	fa1f f38c 	uxth.w	r3, ip
 80178b2:	fbb3 f6f0 	udiv	r6, r3, r0
 80178b6:	fb00 3316 	mls	r3, r0, r6, r3
 80178ba:	b29b      	uxth	r3, r3
 80178bc:	fb02 f303 	mul.w	r3, r2, r3
 80178c0:	1d18      	adds	r0, r3, #4
 80178c2:	4408      	add	r0, r1
 80178c4:	7d26      	ldrb	r6, [r4, #20]
 80178c6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80178ca:	b116      	cbz	r6, 80178d2 <on_full_input_buffer+0x42>
 80178cc:	2600      	movs	r6, #0
 80178ce:	f840 6c04 	str.w	r6, [r0, #-4]
 80178d2:	2a03      	cmp	r2, #3
 80178d4:	d801      	bhi.n	80178da <on_full_input_buffer+0x4a>
 80178d6:	2001      	movs	r0, #1
 80178d8:	bd70      	pop	{r4, r5, r6, pc}
 80178da:	3308      	adds	r3, #8
 80178dc:	4419      	add	r1, r3
 80178de:	4628      	mov	r0, r5
 80178e0:	692b      	ldr	r3, [r5, #16]
 80178e2:	3a04      	subs	r2, #4
 80178e4:	f7f5 f9d2 	bl	800cc8c <ucdr_init_buffer_origin>
 80178e8:	4628      	mov	r0, r5
 80178ea:	4903      	ldr	r1, [pc, #12]	@ (80178f8 <on_full_input_buffer+0x68>)
 80178ec:	4622      	mov	r2, r4
 80178ee:	f7f5 f9a9 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 80178f2:	2000      	movs	r0, #0
 80178f4:	bd70      	pop	{r4, r5, r6, pc}
 80178f6:	bf00      	nop
 80178f8:	08017891 	.word	0x08017891

080178fc <uxr_init_input_reliable_stream>:
 80178fc:	b500      	push	{lr}
 80178fe:	e9c0 1200 	strd	r1, r2, [r0]
 8017902:	f04f 0e00 	mov.w	lr, #0
 8017906:	9a01      	ldr	r2, [sp, #4]
 8017908:	8103      	strh	r3, [r0, #8]
 801790a:	6102      	str	r2, [r0, #16]
 801790c:	f880 e014 	strb.w	lr, [r0, #20]
 8017910:	b1d3      	cbz	r3, 8017948 <uxr_init_input_reliable_stream+0x4c>
 8017912:	f8c1 e000 	str.w	lr, [r1]
 8017916:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801791a:	f1bc 0f01 	cmp.w	ip, #1
 801791e:	d913      	bls.n	8017948 <uxr_init_input_reliable_stream+0x4c>
 8017920:	2301      	movs	r3, #1
 8017922:	fbb3 f1fc 	udiv	r1, r3, ip
 8017926:	fb0c 3111 	mls	r1, ip, r1, r3
 801792a:	b289      	uxth	r1, r1
 801792c:	6842      	ldr	r2, [r0, #4]
 801792e:	fbb2 f2fc 	udiv	r2, r2, ip
 8017932:	fb01 f202 	mul.w	r2, r1, r2
 8017936:	6801      	ldr	r1, [r0, #0]
 8017938:	f841 e002 	str.w	lr, [r1, r2]
 801793c:	3301      	adds	r3, #1
 801793e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017942:	b29b      	uxth	r3, r3
 8017944:	459c      	cmp	ip, r3
 8017946:	d8ec      	bhi.n	8017922 <uxr_init_input_reliable_stream+0x26>
 8017948:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801794c:	60c3      	str	r3, [r0, #12]
 801794e:	f85d fb04 	ldr.w	pc, [sp], #4
 8017952:	bf00      	nop

08017954 <uxr_reset_input_reliable_stream>:
 8017954:	8901      	ldrh	r1, [r0, #8]
 8017956:	b1e9      	cbz	r1, 8017994 <uxr_reset_input_reliable_stream+0x40>
 8017958:	f04f 0c00 	mov.w	ip, #0
 801795c:	b500      	push	{lr}
 801795e:	4663      	mov	r3, ip
 8017960:	46e6      	mov	lr, ip
 8017962:	fbb3 f2f1 	udiv	r2, r3, r1
 8017966:	fb01 3312 	mls	r3, r1, r2, r3
 801796a:	b29b      	uxth	r3, r3
 801796c:	6842      	ldr	r2, [r0, #4]
 801796e:	fbb2 f2f1 	udiv	r2, r2, r1
 8017972:	fb02 f303 	mul.w	r3, r2, r3
 8017976:	6802      	ldr	r2, [r0, #0]
 8017978:	f842 e003 	str.w	lr, [r2, r3]
 801797c:	f10c 0c01 	add.w	ip, ip, #1
 8017980:	8901      	ldrh	r1, [r0, #8]
 8017982:	fa1f f38c 	uxth.w	r3, ip
 8017986:	4299      	cmp	r1, r3
 8017988:	d8eb      	bhi.n	8017962 <uxr_reset_input_reliable_stream+0xe>
 801798a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801798e:	60c3      	str	r3, [r0, #12]
 8017990:	f85d fb04 	ldr.w	pc, [sp], #4
 8017994:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017998:	60c3      	str	r3, [r0, #12]
 801799a:	4770      	bx	lr

0801799c <uxr_receive_reliable_message>:
 801799c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80179a0:	4604      	mov	r4, r0
 80179a2:	460d      	mov	r5, r1
 80179a4:	8901      	ldrh	r1, [r0, #8]
 80179a6:	8980      	ldrh	r0, [r0, #12]
 80179a8:	4690      	mov	r8, r2
 80179aa:	461f      	mov	r7, r3
 80179ac:	f000 fca2 	bl	80182f4 <uxr_seq_num_add>
 80179b0:	4629      	mov	r1, r5
 80179b2:	4606      	mov	r6, r0
 80179b4:	89a0      	ldrh	r0, [r4, #12]
 80179b6:	f000 fca5 	bl	8018304 <uxr_seq_num_cmp>
 80179ba:	2800      	cmp	r0, #0
 80179bc:	db0a      	blt.n	80179d4 <uxr_receive_reliable_message+0x38>
 80179be:	2600      	movs	r6, #0
 80179c0:	89e0      	ldrh	r0, [r4, #14]
 80179c2:	4629      	mov	r1, r5
 80179c4:	f000 fc9e 	bl	8018304 <uxr_seq_num_cmp>
 80179c8:	2800      	cmp	r0, #0
 80179ca:	da00      	bge.n	80179ce <uxr_receive_reliable_message+0x32>
 80179cc:	81e5      	strh	r5, [r4, #14]
 80179ce:	4630      	mov	r0, r6
 80179d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80179d4:	4630      	mov	r0, r6
 80179d6:	4629      	mov	r1, r5
 80179d8:	f000 fc94 	bl	8018304 <uxr_seq_num_cmp>
 80179dc:	2800      	cmp	r0, #0
 80179de:	dbee      	blt.n	80179be <uxr_receive_reliable_message+0x22>
 80179e0:	6923      	ldr	r3, [r4, #16]
 80179e2:	4640      	mov	r0, r8
 80179e4:	4798      	blx	r3
 80179e6:	2101      	movs	r1, #1
 80179e8:	4681      	mov	r9, r0
 80179ea:	89a0      	ldrh	r0, [r4, #12]
 80179ec:	f000 fc82 	bl	80182f4 <uxr_seq_num_add>
 80179f0:	f1b9 0f00 	cmp.w	r9, #0
 80179f4:	d101      	bne.n	80179fa <uxr_receive_reliable_message+0x5e>
 80179f6:	4285      	cmp	r5, r0
 80179f8:	d047      	beq.n	8017a8a <uxr_receive_reliable_message+0xee>
 80179fa:	8922      	ldrh	r2, [r4, #8]
 80179fc:	fbb5 f0f2 	udiv	r0, r5, r2
 8017a00:	fb02 5010 	mls	r0, r2, r0, r5
 8017a04:	b280      	uxth	r0, r0
 8017a06:	6863      	ldr	r3, [r4, #4]
 8017a08:	fbb3 f3f2 	udiv	r3, r3, r2
 8017a0c:	fb00 f303 	mul.w	r3, r0, r3
 8017a10:	6820      	ldr	r0, [r4, #0]
 8017a12:	3304      	adds	r3, #4
 8017a14:	4418      	add	r0, r3
 8017a16:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017a1a:	2b00      	cmp	r3, #0
 8017a1c:	d1cf      	bne.n	80179be <uxr_receive_reliable_message+0x22>
 8017a1e:	4641      	mov	r1, r8
 8017a20:	463a      	mov	r2, r7
 8017a22:	f001 fd18 	bl	8019456 <memcpy>
 8017a26:	8921      	ldrh	r1, [r4, #8]
 8017a28:	fbb5 f2f1 	udiv	r2, r5, r1
 8017a2c:	fb01 5212 	mls	r2, r1, r2, r5
 8017a30:	b292      	uxth	r2, r2
 8017a32:	6863      	ldr	r3, [r4, #4]
 8017a34:	fbb3 f3f1 	udiv	r3, r3, r1
 8017a38:	fb02 f303 	mul.w	r3, r2, r3
 8017a3c:	6822      	ldr	r2, [r4, #0]
 8017a3e:	50d7      	str	r7, [r2, r3]
 8017a40:	9a08      	ldr	r2, [sp, #32]
 8017a42:	2301      	movs	r3, #1
 8017a44:	7013      	strb	r3, [r2, #0]
 8017a46:	f1b9 0f00 	cmp.w	r9, #0
 8017a4a:	d0b8      	beq.n	80179be <uxr_receive_reliable_message+0x22>
 8017a4c:	89a6      	ldrh	r6, [r4, #12]
 8017a4e:	4630      	mov	r0, r6
 8017a50:	2101      	movs	r1, #1
 8017a52:	f000 fc4f 	bl	80182f4 <uxr_seq_num_add>
 8017a56:	8922      	ldrh	r2, [r4, #8]
 8017a58:	6863      	ldr	r3, [r4, #4]
 8017a5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8017a5e:	4606      	mov	r6, r0
 8017a60:	fbb0 f0f2 	udiv	r0, r0, r2
 8017a64:	fb02 6010 	mls	r0, r2, r0, r6
 8017a68:	b280      	uxth	r0, r0
 8017a6a:	fb00 f303 	mul.w	r3, r0, r3
 8017a6e:	6820      	ldr	r0, [r4, #0]
 8017a70:	3304      	adds	r3, #4
 8017a72:	4418      	add	r0, r3
 8017a74:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017a78:	2b00      	cmp	r3, #0
 8017a7a:	d0a0      	beq.n	80179be <uxr_receive_reliable_message+0x22>
 8017a7c:	6923      	ldr	r3, [r4, #16]
 8017a7e:	4798      	blx	r3
 8017a80:	2802      	cmp	r0, #2
 8017a82:	d008      	beq.n	8017a96 <uxr_receive_reliable_message+0xfa>
 8017a84:	2801      	cmp	r0, #1
 8017a86:	d0e2      	beq.n	8017a4e <uxr_receive_reliable_message+0xb2>
 8017a88:	e799      	b.n	80179be <uxr_receive_reliable_message+0x22>
 8017a8a:	9b08      	ldr	r3, [sp, #32]
 8017a8c:	81a5      	strh	r5, [r4, #12]
 8017a8e:	2601      	movs	r6, #1
 8017a90:	f883 9000 	strb.w	r9, [r3]
 8017a94:	e794      	b.n	80179c0 <uxr_receive_reliable_message+0x24>
 8017a96:	2601      	movs	r6, #1
 8017a98:	e792      	b.n	80179c0 <uxr_receive_reliable_message+0x24>
 8017a9a:	bf00      	nop

08017a9c <uxr_next_input_reliable_buffer_available>:
 8017a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017aa0:	4604      	mov	r4, r0
 8017aa2:	460f      	mov	r7, r1
 8017aa4:	8980      	ldrh	r0, [r0, #12]
 8017aa6:	2101      	movs	r1, #1
 8017aa8:	4690      	mov	r8, r2
 8017aaa:	f000 fc23 	bl	80182f4 <uxr_seq_num_add>
 8017aae:	8922      	ldrh	r2, [r4, #8]
 8017ab0:	fbb0 f6f2 	udiv	r6, r0, r2
 8017ab4:	fb02 0616 	mls	r6, r2, r6, r0
 8017ab8:	b2b6      	uxth	r6, r6
 8017aba:	6863      	ldr	r3, [r4, #4]
 8017abc:	fbb3 f3f2 	udiv	r3, r3, r2
 8017ac0:	fb06 f303 	mul.w	r3, r6, r3
 8017ac4:	6826      	ldr	r6, [r4, #0]
 8017ac6:	3304      	adds	r3, #4
 8017ac8:	441e      	add	r6, r3
 8017aca:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8017ace:	f1b9 0f00 	cmp.w	r9, #0
 8017ad2:	d023      	beq.n	8017b1c <uxr_next_input_reliable_buffer_available+0x80>
 8017ad4:	6923      	ldr	r3, [r4, #16]
 8017ad6:	4605      	mov	r5, r0
 8017ad8:	4630      	mov	r0, r6
 8017ada:	4798      	blx	r3
 8017adc:	4682      	mov	sl, r0
 8017ade:	b300      	cbz	r0, 8017b22 <uxr_next_input_reliable_buffer_available+0x86>
 8017ae0:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8017ae4:	2101      	movs	r1, #1
 8017ae6:	4650      	mov	r0, sl
 8017ae8:	f000 fc04 	bl	80182f4 <uxr_seq_num_add>
 8017aec:	8921      	ldrh	r1, [r4, #8]
 8017aee:	fbb0 f2f1 	udiv	r2, r0, r1
 8017af2:	4682      	mov	sl, r0
 8017af4:	fb01 0212 	mls	r2, r1, r2, r0
 8017af8:	e9d4 0300 	ldrd	r0, r3, [r4]
 8017afc:	b292      	uxth	r2, r2
 8017afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8017b02:	fb02 f303 	mul.w	r3, r2, r3
 8017b06:	3304      	adds	r3, #4
 8017b08:	4418      	add	r0, r3
 8017b0a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017b0e:	b12b      	cbz	r3, 8017b1c <uxr_next_input_reliable_buffer_available+0x80>
 8017b10:	6923      	ldr	r3, [r4, #16]
 8017b12:	4798      	blx	r3
 8017b14:	2802      	cmp	r0, #2
 8017b16:	d01b      	beq.n	8017b50 <uxr_next_input_reliable_buffer_available+0xb4>
 8017b18:	2801      	cmp	r0, #1
 8017b1a:	d0e3      	beq.n	8017ae4 <uxr_next_input_reliable_buffer_available+0x48>
 8017b1c:	2000      	movs	r0, #0
 8017b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b22:	464a      	mov	r2, r9
 8017b24:	4631      	mov	r1, r6
 8017b26:	4638      	mov	r0, r7
 8017b28:	f7f5 f8b8 	bl	800cc9c <ucdr_init_buffer>
 8017b2c:	8921      	ldrh	r1, [r4, #8]
 8017b2e:	fbb5 f2f1 	udiv	r2, r5, r1
 8017b32:	fb01 5212 	mls	r2, r1, r2, r5
 8017b36:	b292      	uxth	r2, r2
 8017b38:	6863      	ldr	r3, [r4, #4]
 8017b3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8017b3e:	fb02 f303 	mul.w	r3, r2, r3
 8017b42:	6822      	ldr	r2, [r4, #0]
 8017b44:	f842 a003 	str.w	sl, [r2, r3]
 8017b48:	2001      	movs	r0, #1
 8017b4a:	81a5      	strh	r5, [r4, #12]
 8017b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b50:	8920      	ldrh	r0, [r4, #8]
 8017b52:	fbb5 f3f0 	udiv	r3, r5, r0
 8017b56:	fb00 5513 	mls	r5, r0, r3, r5
 8017b5a:	b2ad      	uxth	r5, r5
 8017b5c:	6863      	ldr	r3, [r4, #4]
 8017b5e:	fbb3 f3f0 	udiv	r3, r3, r0
 8017b62:	fb03 f505 	mul.w	r5, r3, r5
 8017b66:	6823      	ldr	r3, [r4, #0]
 8017b68:	2000      	movs	r0, #0
 8017b6a:	5158      	str	r0, [r3, r5]
 8017b6c:	eb06 0108 	add.w	r1, r6, r8
 8017b70:	eba9 0208 	sub.w	r2, r9, r8
 8017b74:	4638      	mov	r0, r7
 8017b76:	f7f5 f891 	bl	800cc9c <ucdr_init_buffer>
 8017b7a:	4638      	mov	r0, r7
 8017b7c:	4903      	ldr	r1, [pc, #12]	@ (8017b8c <uxr_next_input_reliable_buffer_available+0xf0>)
 8017b7e:	4622      	mov	r2, r4
 8017b80:	f7f5 f860 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 8017b84:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8017b88:	2001      	movs	r0, #1
 8017b8a:	e7c8      	b.n	8017b1e <uxr_next_input_reliable_buffer_available+0x82>
 8017b8c:	08017891 	.word	0x08017891

08017b90 <uxr_process_heartbeat>:
 8017b90:	b538      	push	{r3, r4, r5, lr}
 8017b92:	4611      	mov	r1, r2
 8017b94:	4604      	mov	r4, r0
 8017b96:	89c0      	ldrh	r0, [r0, #14]
 8017b98:	4615      	mov	r5, r2
 8017b9a:	f000 fbb3 	bl	8018304 <uxr_seq_num_cmp>
 8017b9e:	2800      	cmp	r0, #0
 8017ba0:	bfb8      	it	lt
 8017ba2:	81e5      	strhlt	r5, [r4, #14]
 8017ba4:	bd38      	pop	{r3, r4, r5, pc}
 8017ba6:	bf00      	nop

08017ba8 <uxr_compute_acknack>:
 8017ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017bac:	8903      	ldrh	r3, [r0, #8]
 8017bae:	8985      	ldrh	r5, [r0, #12]
 8017bb0:	4604      	mov	r4, r0
 8017bb2:	460e      	mov	r6, r1
 8017bb4:	b1d3      	cbz	r3, 8017bec <uxr_compute_acknack+0x44>
 8017bb6:	4628      	mov	r0, r5
 8017bb8:	2701      	movs	r7, #1
 8017bba:	e003      	b.n	8017bc4 <uxr_compute_acknack+0x1c>
 8017bbc:	4567      	cmp	r7, ip
 8017bbe:	d215      	bcs.n	8017bec <uxr_compute_acknack+0x44>
 8017bc0:	89a0      	ldrh	r0, [r4, #12]
 8017bc2:	3701      	adds	r7, #1
 8017bc4:	b2b9      	uxth	r1, r7
 8017bc6:	f000 fb95 	bl	80182f4 <uxr_seq_num_add>
 8017bca:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017bce:	fbb0 f3fc 	udiv	r3, r0, ip
 8017bd2:	fb0c 0313 	mls	r3, ip, r3, r0
 8017bd6:	b29a      	uxth	r2, r3
 8017bd8:	e9d4 1300 	ldrd	r1, r3, [r4]
 8017bdc:	fbb3 f3fc 	udiv	r3, r3, ip
 8017be0:	fb02 f303 	mul.w	r3, r2, r3
 8017be4:	58cb      	ldr	r3, [r1, r3]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d1e8      	bne.n	8017bbc <uxr_compute_acknack+0x14>
 8017bea:	4605      	mov	r5, r0
 8017bec:	8035      	strh	r5, [r6, #0]
 8017bee:	2101      	movs	r1, #1
 8017bf0:	4628      	mov	r0, r5
 8017bf2:	89e7      	ldrh	r7, [r4, #14]
 8017bf4:	f000 fb82 	bl	80182fc <uxr_seq_num_sub>
 8017bf8:	4601      	mov	r1, r0
 8017bfa:	4638      	mov	r0, r7
 8017bfc:	f000 fb7e 	bl	80182fc <uxr_seq_num_sub>
 8017c00:	4605      	mov	r5, r0
 8017c02:	b318      	cbz	r0, 8017c4c <uxr_compute_acknack+0xa4>
 8017c04:	f04f 0900 	mov.w	r9, #0
 8017c08:	464f      	mov	r7, r9
 8017c0a:	f04f 0801 	mov.w	r8, #1
 8017c0e:	fa1f f189 	uxth.w	r1, r9
 8017c12:	8830      	ldrh	r0, [r6, #0]
 8017c14:	f000 fb6e 	bl	80182f4 <uxr_seq_num_add>
 8017c18:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017c1c:	fbb0 f3fc 	udiv	r3, r0, ip
 8017c20:	e9d4 1200 	ldrd	r1, r2, [r4]
 8017c24:	fb03 001c 	mls	r0, r3, ip, r0
 8017c28:	b283      	uxth	r3, r0
 8017c2a:	fbb2 f2fc 	udiv	r2, r2, ip
 8017c2e:	fb02 f303 	mul.w	r3, r2, r3
 8017c32:	fa08 f209 	lsl.w	r2, r8, r9
 8017c36:	58cb      	ldr	r3, [r1, r3]
 8017c38:	f109 0901 	add.w	r9, r9, #1
 8017c3c:	b90b      	cbnz	r3, 8017c42 <uxr_compute_acknack+0x9a>
 8017c3e:	4317      	orrs	r7, r2
 8017c40:	b2bf      	uxth	r7, r7
 8017c42:	454d      	cmp	r5, r9
 8017c44:	d1e3      	bne.n	8017c0e <uxr_compute_acknack+0x66>
 8017c46:	4638      	mov	r0, r7
 8017c48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c4c:	4607      	mov	r7, r0
 8017c4e:	4638      	mov	r0, r7
 8017c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017c54 <uxr_init_output_best_effort_stream>:
 8017c54:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8017c58:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8017c5c:	6001      	str	r1, [r0, #0]
 8017c5e:	7303      	strb	r3, [r0, #12]
 8017c60:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8017c64:	4770      	bx	lr
 8017c66:	bf00      	nop

08017c68 <uxr_reset_output_best_effort_stream>:
 8017c68:	7b02      	ldrb	r2, [r0, #12]
 8017c6a:	6042      	str	r2, [r0, #4]
 8017c6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017c70:	81c3      	strh	r3, [r0, #14]
 8017c72:	4770      	bx	lr

08017c74 <uxr_prepare_best_effort_buffer_to_write>:
 8017c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017c76:	4604      	mov	r4, r0
 8017c78:	b083      	sub	sp, #12
 8017c7a:	6840      	ldr	r0, [r0, #4]
 8017c7c:	460d      	mov	r5, r1
 8017c7e:	4616      	mov	r6, r2
 8017c80:	f7fa fa86 	bl	8012190 <uxr_submessage_padding>
 8017c84:	6863      	ldr	r3, [r4, #4]
 8017c86:	4418      	add	r0, r3
 8017c88:	68a3      	ldr	r3, [r4, #8]
 8017c8a:	1942      	adds	r2, r0, r5
 8017c8c:	4293      	cmp	r3, r2
 8017c8e:	bf2c      	ite	cs
 8017c90:	2701      	movcs	r7, #1
 8017c92:	2700      	movcc	r7, #0
 8017c94:	d202      	bcs.n	8017c9c <uxr_prepare_best_effort_buffer_to_write+0x28>
 8017c96:	4638      	mov	r0, r7
 8017c98:	b003      	add	sp, #12
 8017c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017c9c:	9000      	str	r0, [sp, #0]
 8017c9e:	6821      	ldr	r1, [r4, #0]
 8017ca0:	4630      	mov	r0, r6
 8017ca2:	2300      	movs	r3, #0
 8017ca4:	f7f4 ffe8 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8017ca8:	6861      	ldr	r1, [r4, #4]
 8017caa:	4638      	mov	r0, r7
 8017cac:	4429      	add	r1, r5
 8017cae:	6061      	str	r1, [r4, #4]
 8017cb0:	b003      	add	sp, #12
 8017cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017cb4 <uxr_prepare_best_effort_buffer_to_send>:
 8017cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017cb8:	4604      	mov	r4, r0
 8017cba:	461d      	mov	r5, r3
 8017cbc:	6840      	ldr	r0, [r0, #4]
 8017cbe:	7b23      	ldrb	r3, [r4, #12]
 8017cc0:	4298      	cmp	r0, r3
 8017cc2:	bf8c      	ite	hi
 8017cc4:	2601      	movhi	r6, #1
 8017cc6:	2600      	movls	r6, #0
 8017cc8:	d802      	bhi.n	8017cd0 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8017cca:	4630      	mov	r0, r6
 8017ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017cd0:	4688      	mov	r8, r1
 8017cd2:	89e0      	ldrh	r0, [r4, #14]
 8017cd4:	2101      	movs	r1, #1
 8017cd6:	4617      	mov	r7, r2
 8017cd8:	f000 fb0c 	bl	80182f4 <uxr_seq_num_add>
 8017cdc:	6823      	ldr	r3, [r4, #0]
 8017cde:	81e0      	strh	r0, [r4, #14]
 8017ce0:	8028      	strh	r0, [r5, #0]
 8017ce2:	f8c8 3000 	str.w	r3, [r8]
 8017ce6:	6863      	ldr	r3, [r4, #4]
 8017ce8:	603b      	str	r3, [r7, #0]
 8017cea:	7b23      	ldrb	r3, [r4, #12]
 8017cec:	6063      	str	r3, [r4, #4]
 8017cee:	4630      	mov	r0, r6
 8017cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017cf4 <on_full_output_buffer>:
 8017cf4:	b538      	push	{r3, r4, r5, lr}
 8017cf6:	6802      	ldr	r2, [r0, #0]
 8017cf8:	460c      	mov	r4, r1
 8017cfa:	6809      	ldr	r1, [r1, #0]
 8017cfc:	8923      	ldrh	r3, [r4, #8]
 8017cfe:	eba2 0c01 	sub.w	ip, r2, r1
 8017d02:	6862      	ldr	r2, [r4, #4]
 8017d04:	fbb2 f2f3 	udiv	r2, r2, r3
 8017d08:	fbbc fcf2 	udiv	ip, ip, r2
 8017d0c:	f10c 0c01 	add.w	ip, ip, #1
 8017d10:	fa1f fc8c 	uxth.w	ip, ip
 8017d14:	fbbc fef3 	udiv	lr, ip, r3
 8017d18:	fb03 c31e 	mls	r3, r3, lr, ip
 8017d1c:	b29b      	uxth	r3, r3
 8017d1e:	fb02 f303 	mul.w	r3, r2, r3
 8017d22:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8017d26:	58ca      	ldr	r2, [r1, r3]
 8017d28:	4463      	add	r3, ip
 8017d2a:	eba2 020c 	sub.w	r2, r2, ip
 8017d2e:	3308      	adds	r3, #8
 8017d30:	4605      	mov	r5, r0
 8017d32:	4419      	add	r1, r3
 8017d34:	3a04      	subs	r2, #4
 8017d36:	6903      	ldr	r3, [r0, #16]
 8017d38:	f7f4 ffa8 	bl	800cc8c <ucdr_init_buffer_origin>
 8017d3c:	4628      	mov	r0, r5
 8017d3e:	4903      	ldr	r1, [pc, #12]	@ (8017d4c <on_full_output_buffer+0x58>)
 8017d40:	4622      	mov	r2, r4
 8017d42:	f7f4 ff7f 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 8017d46:	2000      	movs	r0, #0
 8017d48:	bd38      	pop	{r3, r4, r5, pc}
 8017d4a:	bf00      	nop
 8017d4c:	08017cf5 	.word	0x08017cf5

08017d50 <uxr_init_output_reliable_stream>:
 8017d50:	b410      	push	{r4}
 8017d52:	f89d c004 	ldrb.w	ip, [sp, #4]
 8017d56:	8103      	strh	r3, [r0, #8]
 8017d58:	e9c0 1200 	strd	r1, r2, [r0]
 8017d5c:	f880 c00c 	strb.w	ip, [r0, #12]
 8017d60:	b1d3      	cbz	r3, 8017d98 <uxr_init_output_reliable_stream+0x48>
 8017d62:	f8c1 c000 	str.w	ip, [r1]
 8017d66:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017d6a:	f1bc 0f01 	cmp.w	ip, #1
 8017d6e:	d913      	bls.n	8017d98 <uxr_init_output_reliable_stream+0x48>
 8017d70:	2301      	movs	r3, #1
 8017d72:	fbb3 f1fc 	udiv	r1, r3, ip
 8017d76:	fb0c 3111 	mls	r1, ip, r1, r3
 8017d7a:	b289      	uxth	r1, r1
 8017d7c:	6842      	ldr	r2, [r0, #4]
 8017d7e:	6804      	ldr	r4, [r0, #0]
 8017d80:	fbb2 f2fc 	udiv	r2, r2, ip
 8017d84:	fb01 f202 	mul.w	r2, r1, r2
 8017d88:	7b01      	ldrb	r1, [r0, #12]
 8017d8a:	50a1      	str	r1, [r4, r2]
 8017d8c:	3301      	adds	r3, #1
 8017d8e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017d92:	b29b      	uxth	r3, r3
 8017d94:	459c      	cmp	ip, r3
 8017d96:	d8ec      	bhi.n	8017d72 <uxr_init_output_reliable_stream+0x22>
 8017d98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017d9c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017da0:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8017da4:	4905      	ldr	r1, [pc, #20]	@ (8017dbc <uxr_init_output_reliable_stream+0x6c>)
 8017da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017daa:	f8c0 100e 	str.w	r1, [r0, #14]
 8017dae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017db2:	2300      	movs	r3, #0
 8017db4:	8242      	strh	r2, [r0, #18]
 8017db6:	8403      	strh	r3, [r0, #32]
 8017db8:	4770      	bx	lr
 8017dba:	bf00      	nop
 8017dbc:	ffff0000 	.word	0xffff0000

08017dc0 <uxr_reset_output_reliable_stream>:
 8017dc0:	8901      	ldrh	r1, [r0, #8]
 8017dc2:	b1b1      	cbz	r1, 8017df2 <uxr_reset_output_reliable_stream+0x32>
 8017dc4:	f04f 0c00 	mov.w	ip, #0
 8017dc8:	4663      	mov	r3, ip
 8017dca:	fbb3 f2f1 	udiv	r2, r3, r1
 8017dce:	fb01 3312 	mls	r3, r1, r2, r3
 8017dd2:	b29b      	uxth	r3, r3
 8017dd4:	6842      	ldr	r2, [r0, #4]
 8017dd6:	fbb2 f2f1 	udiv	r2, r2, r1
 8017dda:	6801      	ldr	r1, [r0, #0]
 8017ddc:	fb02 f303 	mul.w	r3, r2, r3
 8017de0:	7b02      	ldrb	r2, [r0, #12]
 8017de2:	50ca      	str	r2, [r1, r3]
 8017de4:	f10c 0c01 	add.w	ip, ip, #1
 8017de8:	8901      	ldrh	r1, [r0, #8]
 8017dea:	fa1f f38c 	uxth.w	r3, ip
 8017dee:	4299      	cmp	r1, r3
 8017df0:	d8eb      	bhi.n	8017dca <uxr_reset_output_reliable_stream+0xa>
 8017df2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017df6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017dfa:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8017dfe:	4904      	ldr	r1, [pc, #16]	@ (8017e10 <uxr_reset_output_reliable_stream+0x50>)
 8017e00:	f8c0 100e 	str.w	r1, [r0, #14]
 8017e04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017e08:	2300      	movs	r3, #0
 8017e0a:	8242      	strh	r2, [r0, #18]
 8017e0c:	8403      	strh	r3, [r0, #32]
 8017e0e:	4770      	bx	lr
 8017e10:	ffff0000 	.word	0xffff0000

08017e14 <uxr_prepare_reliable_buffer_to_write>:
 8017e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e18:	4604      	mov	r4, r0
 8017e1a:	b091      	sub	sp, #68	@ 0x44
 8017e1c:	8900      	ldrh	r0, [r0, #8]
 8017e1e:	89e6      	ldrh	r6, [r4, #14]
 8017e20:	6823      	ldr	r3, [r4, #0]
 8017e22:	9204      	str	r2, [sp, #16]
 8017e24:	fbb6 f2f0 	udiv	r2, r6, r0
 8017e28:	fb00 6212 	mls	r2, r0, r2, r6
 8017e2c:	b292      	uxth	r2, r2
 8017e2e:	6865      	ldr	r5, [r4, #4]
 8017e30:	fbb5 f5f0 	udiv	r5, r5, r0
 8017e34:	fb05 3202 	mla	r2, r5, r2, r3
 8017e38:	3204      	adds	r2, #4
 8017e3a:	f852 8c04 	ldr.w	r8, [r2, #-4]
 8017e3e:	f894 900c 	ldrb.w	r9, [r4, #12]
 8017e42:	9203      	str	r2, [sp, #12]
 8017e44:	468b      	mov	fp, r1
 8017e46:	1f2f      	subs	r7, r5, #4
 8017e48:	2800      	cmp	r0, #0
 8017e4a:	f000 814c 	beq.w	80180e6 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8017e4e:	f04f 0c00 	mov.w	ip, #0
 8017e52:	46e2      	mov	sl, ip
 8017e54:	4661      	mov	r1, ip
 8017e56:	fbb1 f2f0 	udiv	r2, r1, r0
 8017e5a:	fb00 1212 	mls	r2, r0, r2, r1
 8017e5e:	b292      	uxth	r2, r2
 8017e60:	fb05 f202 	mul.w	r2, r5, r2
 8017e64:	f10c 0c01 	add.w	ip, ip, #1
 8017e68:	589a      	ldr	r2, [r3, r2]
 8017e6a:	454a      	cmp	r2, r9
 8017e6c:	bf08      	it	eq
 8017e6e:	f10a 0a01 	addeq.w	sl, sl, #1
 8017e72:	fa1f f18c 	uxth.w	r1, ip
 8017e76:	bf08      	it	eq
 8017e78:	fa1f fa8a 	uxtheq.w	sl, sl
 8017e7c:	4281      	cmp	r1, r0
 8017e7e:	d3ea      	bcc.n	8017e56 <uxr_prepare_reliable_buffer_to_write+0x42>
 8017e80:	4640      	mov	r0, r8
 8017e82:	2104      	movs	r1, #4
 8017e84:	f8cd a014 	str.w	sl, [sp, #20]
 8017e88:	f7f4 ff0c 	bl	800cca4 <ucdr_alignment>
 8017e8c:	4480      	add	r8, r0
 8017e8e:	eb08 020b 	add.w	r2, r8, fp
 8017e92:	42ba      	cmp	r2, r7
 8017e94:	f240 80cd 	bls.w	8018032 <uxr_prepare_reliable_buffer_to_write+0x21e>
 8017e98:	7b22      	ldrb	r2, [r4, #12]
 8017e9a:	445a      	add	r2, fp
 8017e9c:	42ba      	cmp	r2, r7
 8017e9e:	f240 80b5 	bls.w	801800c <uxr_prepare_reliable_buffer_to_write+0x1f8>
 8017ea2:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 8017ea6:	33fc      	adds	r3, #252	@ 0xfc
 8017ea8:	b2ba      	uxth	r2, r7
 8017eaa:	4413      	add	r3, r2
 8017eac:	b29b      	uxth	r3, r3
 8017eae:	fb0a f903 	mul.w	r9, sl, r3
 8017eb2:	45d9      	cmp	r9, fp
 8017eb4:	9305      	str	r3, [sp, #20]
 8017eb6:	9306      	str	r3, [sp, #24]
 8017eb8:	f0c0 80b7 	bcc.w	801802a <uxr_prepare_reliable_buffer_to_write+0x216>
 8017ebc:	f108 0304 	add.w	r3, r8, #4
 8017ec0:	42bb      	cmp	r3, r7
 8017ec2:	f080 80db 	bcs.w	801807c <uxr_prepare_reliable_buffer_to_write+0x268>
 8017ec6:	f1a2 0904 	sub.w	r9, r2, #4
 8017eca:	eba9 0908 	sub.w	r9, r9, r8
 8017ece:	9b05      	ldr	r3, [sp, #20]
 8017ed0:	fa1f f989 	uxth.w	r9, r9
 8017ed4:	ebab 0b09 	sub.w	fp, fp, r9
 8017ed8:	fbbb f2f3 	udiv	r2, fp, r3
 8017edc:	fb03 b312 	mls	r3, r3, r2, fp
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	f000 80c8 	beq.w	8018076 <uxr_prepare_reliable_buffer_to_write+0x262>
 8017ee6:	3201      	adds	r2, #1
 8017ee8:	b292      	uxth	r2, r2
 8017eea:	9306      	str	r3, [sp, #24]
 8017eec:	4552      	cmp	r2, sl
 8017eee:	f200 809c 	bhi.w	801802a <uxr_prepare_reliable_buffer_to_write+0x216>
 8017ef2:	f10d 0b20 	add.w	fp, sp, #32
 8017ef6:	2a00      	cmp	r2, #0
 8017ef8:	d042      	beq.n	8017f80 <uxr_prepare_reliable_buffer_to_write+0x16c>
 8017efa:	f8cd 801c 	str.w	r8, [sp, #28]
 8017efe:	f04f 0a00 	mov.w	sl, #0
 8017f02:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8017f06:	9505      	str	r5, [sp, #20]
 8017f08:	f10d 0b20 	add.w	fp, sp, #32
 8017f0c:	4615      	mov	r5, r2
 8017f0e:	e000      	b.n	8017f12 <uxr_prepare_reliable_buffer_to_write+0xfe>
 8017f10:	46c1      	mov	r9, r8
 8017f12:	8920      	ldrh	r0, [r4, #8]
 8017f14:	fbb6 f2f0 	udiv	r2, r6, r0
 8017f18:	fb00 6112 	mls	r1, r0, r2, r6
 8017f1c:	b28a      	uxth	r2, r1
 8017f1e:	6863      	ldr	r3, [r4, #4]
 8017f20:	fbb3 f1f0 	udiv	r1, r3, r0
 8017f24:	6823      	ldr	r3, [r4, #0]
 8017f26:	fb02 f101 	mul.w	r1, r2, r1
 8017f2a:	3104      	adds	r1, #4
 8017f2c:	4419      	add	r1, r3
 8017f2e:	4658      	mov	r0, fp
 8017f30:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8017f34:	9200      	str	r2, [sp, #0]
 8017f36:	2300      	movs	r3, #0
 8017f38:	463a      	mov	r2, r7
 8017f3a:	f7f4 fe9d 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8017f3e:	464a      	mov	r2, r9
 8017f40:	2300      	movs	r3, #0
 8017f42:	210d      	movs	r1, #13
 8017f44:	4658      	mov	r0, fp
 8017f46:	f7fa f8e3 	bl	8012110 <uxr_buffer_submessage_header>
 8017f4a:	8921      	ldrh	r1, [r4, #8]
 8017f4c:	fbb6 f2f1 	udiv	r2, r6, r1
 8017f50:	fb01 6212 	mls	r2, r1, r2, r6
 8017f54:	b292      	uxth	r2, r2
 8017f56:	6863      	ldr	r3, [r4, #4]
 8017f58:	fbb3 f3f1 	udiv	r3, r3, r1
 8017f5c:	fb02 f303 	mul.w	r3, r2, r3
 8017f60:	6822      	ldr	r2, [r4, #0]
 8017f62:	4630      	mov	r0, r6
 8017f64:	50d7      	str	r7, [r2, r3]
 8017f66:	2101      	movs	r1, #1
 8017f68:	f000 f9c4 	bl	80182f4 <uxr_seq_num_add>
 8017f6c:	f10a 0a01 	add.w	sl, sl, #1
 8017f70:	fa1f f38a 	uxth.w	r3, sl
 8017f74:	429d      	cmp	r5, r3
 8017f76:	4606      	mov	r6, r0
 8017f78:	d8ca      	bhi.n	8017f10 <uxr_prepare_reliable_buffer_to_write+0xfc>
 8017f7a:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8017f7e:	9d05      	ldr	r5, [sp, #20]
 8017f80:	8920      	ldrh	r0, [r4, #8]
 8017f82:	fbb6 f3f0 	udiv	r3, r6, r0
 8017f86:	fb00 6313 	mls	r3, r0, r3, r6
 8017f8a:	b299      	uxth	r1, r3
 8017f8c:	6863      	ldr	r3, [r4, #4]
 8017f8e:	fbb3 f3f0 	udiv	r3, r3, r0
 8017f92:	fb01 f303 	mul.w	r3, r1, r3
 8017f96:	6821      	ldr	r1, [r4, #0]
 8017f98:	3304      	adds	r3, #4
 8017f9a:	4419      	add	r1, r3
 8017f9c:	463a      	mov	r2, r7
 8017f9e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017fa2:	9000      	str	r0, [sp, #0]
 8017fa4:	2300      	movs	r3, #0
 8017fa6:	4658      	mov	r0, fp
 8017fa8:	f7f4 fe66 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8017fac:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8017fb0:	4658      	mov	r0, fp
 8017fb2:	fa1f f289 	uxth.w	r2, r9
 8017fb6:	2302      	movs	r3, #2
 8017fb8:	210d      	movs	r1, #13
 8017fba:	f7fa f8a9 	bl	8012110 <uxr_buffer_submessage_header>
 8017fbe:	9b03      	ldr	r3, [sp, #12]
 8017fc0:	8927      	ldrh	r7, [r4, #8]
 8017fc2:	7b20      	ldrb	r0, [r4, #12]
 8017fc4:	f108 0104 	add.w	r1, r8, #4
 8017fc8:	440b      	add	r3, r1
 8017fca:	4619      	mov	r1, r3
 8017fcc:	fbb6 f3f7 	udiv	r3, r6, r7
 8017fd0:	fb07 6313 	mls	r3, r7, r3, r6
 8017fd4:	f1a5 0208 	sub.w	r2, r5, #8
 8017fd8:	b29d      	uxth	r5, r3
 8017fda:	3004      	adds	r0, #4
 8017fdc:	6863      	ldr	r3, [r4, #4]
 8017fde:	fbb3 f3f7 	udiv	r3, r3, r7
 8017fe2:	fb05 f303 	mul.w	r3, r5, r3
 8017fe6:	6825      	ldr	r5, [r4, #0]
 8017fe8:	4448      	add	r0, r9
 8017fea:	50e8      	str	r0, [r5, r3]
 8017fec:	9d04      	ldr	r5, [sp, #16]
 8017fee:	eba2 0208 	sub.w	r2, r2, r8
 8017ff2:	4628      	mov	r0, r5
 8017ff4:	f7f4 fe52 	bl	800cc9c <ucdr_init_buffer>
 8017ff8:	4628      	mov	r0, r5
 8017ffa:	493c      	ldr	r1, [pc, #240]	@ (80180ec <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 8017ffc:	4622      	mov	r2, r4
 8017ffe:	f7f4 fe21 	bl	800cc44 <ucdr_set_on_full_buffer_callback>
 8018002:	2001      	movs	r0, #1
 8018004:	81e6      	strh	r6, [r4, #14]
 8018006:	b011      	add	sp, #68	@ 0x44
 8018008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801800c:	2101      	movs	r1, #1
 801800e:	89e0      	ldrh	r0, [r4, #14]
 8018010:	f000 f970 	bl	80182f4 <uxr_seq_num_add>
 8018014:	8921      	ldrh	r1, [r4, #8]
 8018016:	4605      	mov	r5, r0
 8018018:	8a60      	ldrh	r0, [r4, #18]
 801801a:	f000 f96b 	bl	80182f4 <uxr_seq_num_add>
 801801e:	4601      	mov	r1, r0
 8018020:	4628      	mov	r0, r5
 8018022:	f000 f96f 	bl	8018304 <uxr_seq_num_cmp>
 8018026:	2800      	cmp	r0, #0
 8018028:	dd42      	ble.n	80180b0 <uxr_prepare_reliable_buffer_to_write+0x29c>
 801802a:	2000      	movs	r0, #0
 801802c:	b011      	add	sp, #68	@ 0x44
 801802e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018032:	8921      	ldrh	r1, [r4, #8]
 8018034:	8a60      	ldrh	r0, [r4, #18]
 8018036:	9205      	str	r2, [sp, #20]
 8018038:	f000 f95c 	bl	80182f4 <uxr_seq_num_add>
 801803c:	4601      	mov	r1, r0
 801803e:	4630      	mov	r0, r6
 8018040:	f000 f960 	bl	8018304 <uxr_seq_num_cmp>
 8018044:	2800      	cmp	r0, #0
 8018046:	9a05      	ldr	r2, [sp, #20]
 8018048:	dcef      	bgt.n	801802a <uxr_prepare_reliable_buffer_to_write+0x216>
 801804a:	8927      	ldrh	r7, [r4, #8]
 801804c:	fbb6 f3f7 	udiv	r3, r6, r7
 8018050:	fb07 6313 	mls	r3, r7, r3, r6
 8018054:	b29d      	uxth	r5, r3
 8018056:	6863      	ldr	r3, [r4, #4]
 8018058:	6824      	ldr	r4, [r4, #0]
 801805a:	fbb3 f3f7 	udiv	r3, r3, r7
 801805e:	fb05 f303 	mul.w	r3, r5, r3
 8018062:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018066:	50e2      	str	r2, [r4, r3]
 8018068:	2300      	movs	r3, #0
 801806a:	f8cd 8000 	str.w	r8, [sp]
 801806e:	f7f4 fe03 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 8018072:	2001      	movs	r0, #1
 8018074:	e7da      	b.n	801802c <uxr_prepare_reliable_buffer_to_write+0x218>
 8018076:	b293      	uxth	r3, r2
 8018078:	461a      	mov	r2, r3
 801807a:	e737      	b.n	8017eec <uxr_prepare_reliable_buffer_to_write+0xd8>
 801807c:	4630      	mov	r0, r6
 801807e:	2101      	movs	r1, #1
 8018080:	9207      	str	r2, [sp, #28]
 8018082:	f000 f937 	bl	80182f4 <uxr_seq_num_add>
 8018086:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801808a:	fbb0 f1fc 	udiv	r1, r0, ip
 801808e:	fb0c 0111 	mls	r1, ip, r1, r0
 8018092:	4606      	mov	r6, r0
 8018094:	b288      	uxth	r0, r1
 8018096:	6863      	ldr	r3, [r4, #4]
 8018098:	fbb3 f1fc 	udiv	r1, r3, ip
 801809c:	6823      	ldr	r3, [r4, #0]
 801809e:	9a07      	ldr	r2, [sp, #28]
 80180a0:	fb00 f101 	mul.w	r1, r0, r1
 80180a4:	3104      	adds	r1, #4
 80180a6:	440b      	add	r3, r1
 80180a8:	9303      	str	r3, [sp, #12]
 80180aa:	f853 8c04 	ldr.w	r8, [r3, #-4]
 80180ae:	e70a      	b.n	8017ec6 <uxr_prepare_reliable_buffer_to_write+0xb2>
 80180b0:	8921      	ldrh	r1, [r4, #8]
 80180b2:	fbb5 f3f1 	udiv	r3, r5, r1
 80180b6:	fb01 5313 	mls	r3, r1, r3, r5
 80180ba:	b29a      	uxth	r2, r3
 80180bc:	6863      	ldr	r3, [r4, #4]
 80180be:	fbb3 f3f1 	udiv	r3, r3, r1
 80180c2:	6821      	ldr	r1, [r4, #0]
 80180c4:	9804      	ldr	r0, [sp, #16]
 80180c6:	fb02 f303 	mul.w	r3, r2, r3
 80180ca:	3304      	adds	r3, #4
 80180cc:	7b22      	ldrb	r2, [r4, #12]
 80180ce:	4419      	add	r1, r3
 80180d0:	445a      	add	r2, fp
 80180d2:	f841 2c04 	str.w	r2, [r1, #-4]
 80180d6:	7b23      	ldrb	r3, [r4, #12]
 80180d8:	9300      	str	r3, [sp, #0]
 80180da:	2300      	movs	r3, #0
 80180dc:	f7f4 fdcc 	bl	800cc78 <ucdr_init_buffer_origin_offset>
 80180e0:	81e5      	strh	r5, [r4, #14]
 80180e2:	2001      	movs	r0, #1
 80180e4:	e7a2      	b.n	801802c <uxr_prepare_reliable_buffer_to_write+0x218>
 80180e6:	4682      	mov	sl, r0
 80180e8:	e6ca      	b.n	8017e80 <uxr_prepare_reliable_buffer_to_write+0x6c>
 80180ea:	bf00      	nop
 80180ec:	08017cf5 	.word	0x08017cf5

080180f0 <uxr_prepare_next_reliable_buffer_to_send>:
 80180f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180f2:	4604      	mov	r4, r0
 80180f4:	460f      	mov	r7, r1
 80180f6:	8a00      	ldrh	r0, [r0, #16]
 80180f8:	2101      	movs	r1, #1
 80180fa:	4616      	mov	r6, r2
 80180fc:	461d      	mov	r5, r3
 80180fe:	f000 f8f9 	bl	80182f4 <uxr_seq_num_add>
 8018102:	8028      	strh	r0, [r5, #0]
 8018104:	8922      	ldrh	r2, [r4, #8]
 8018106:	fbb0 f3f2 	udiv	r3, r0, r2
 801810a:	fb02 0c13 	mls	ip, r2, r3, r0
 801810e:	fa1f fc8c 	uxth.w	ip, ip
 8018112:	6863      	ldr	r3, [r4, #4]
 8018114:	fbb3 f3f2 	udiv	r3, r3, r2
 8018118:	fb0c fc03 	mul.w	ip, ip, r3
 801811c:	6823      	ldr	r3, [r4, #0]
 801811e:	89e1      	ldrh	r1, [r4, #14]
 8018120:	f10c 0c04 	add.w	ip, ip, #4
 8018124:	4463      	add	r3, ip
 8018126:	603b      	str	r3, [r7, #0]
 8018128:	6823      	ldr	r3, [r4, #0]
 801812a:	449c      	add	ip, r3
 801812c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8018130:	6033      	str	r3, [r6, #0]
 8018132:	f000 f8e7 	bl	8018304 <uxr_seq_num_cmp>
 8018136:	2800      	cmp	r0, #0
 8018138:	dd01      	ble.n	801813e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801813a:	2000      	movs	r0, #0
 801813c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801813e:	7b23      	ldrb	r3, [r4, #12]
 8018140:	6832      	ldr	r2, [r6, #0]
 8018142:	429a      	cmp	r2, r3
 8018144:	d9f9      	bls.n	801813a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018146:	8a61      	ldrh	r1, [r4, #18]
 8018148:	8a20      	ldrh	r0, [r4, #16]
 801814a:	f000 f8d7 	bl	80182fc <uxr_seq_num_sub>
 801814e:	8923      	ldrh	r3, [r4, #8]
 8018150:	4283      	cmp	r3, r0
 8018152:	d0f2      	beq.n	801813a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018154:	8828      	ldrh	r0, [r5, #0]
 8018156:	89e3      	ldrh	r3, [r4, #14]
 8018158:	8220      	strh	r0, [r4, #16]
 801815a:	4298      	cmp	r0, r3
 801815c:	d001      	beq.n	8018162 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801815e:	2001      	movs	r0, #1
 8018160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018162:	2101      	movs	r1, #1
 8018164:	f000 f8c6 	bl	80182f4 <uxr_seq_num_add>
 8018168:	81e0      	strh	r0, [r4, #14]
 801816a:	2001      	movs	r0, #1
 801816c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801816e:	bf00      	nop

08018170 <uxr_update_output_stream_heartbeat_timestamp>:
 8018170:	b570      	push	{r4, r5, r6, lr}
 8018172:	8a01      	ldrh	r1, [r0, #16]
 8018174:	4604      	mov	r4, r0
 8018176:	8a40      	ldrh	r0, [r0, #18]
 8018178:	4615      	mov	r5, r2
 801817a:	461e      	mov	r6, r3
 801817c:	f000 f8c2 	bl	8018304 <uxr_seq_num_cmp>
 8018180:	2800      	cmp	r0, #0
 8018182:	db07      	blt.n	8018194 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8018184:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018188:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801818c:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8018190:	2000      	movs	r0, #0
 8018192:	bd70      	pop	{r4, r5, r6, pc}
 8018194:	f894 0020 	ldrb.w	r0, [r4, #32]
 8018198:	b940      	cbnz	r0, 80181ac <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801819a:	2301      	movs	r3, #1
 801819c:	f884 3020 	strb.w	r3, [r4, #32]
 80181a0:	3564      	adds	r5, #100	@ 0x64
 80181a2:	f146 0600 	adc.w	r6, r6, #0
 80181a6:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80181aa:	bd70      	pop	{r4, r5, r6, pc}
 80181ac:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 80181b0:	4295      	cmp	r5, r2
 80181b2:	eb76 0303 	sbcs.w	r3, r6, r3
 80181b6:	bfa5      	ittet	ge
 80181b8:	3001      	addge	r0, #1
 80181ba:	f884 0020 	strbge.w	r0, [r4, #32]
 80181be:	2000      	movlt	r0, #0
 80181c0:	2001      	movge	r0, #1
 80181c2:	e7ed      	b.n	80181a0 <uxr_update_output_stream_heartbeat_timestamp+0x30>

080181c4 <uxr_begin_output_nack_buffer_it>:
 80181c4:	8a40      	ldrh	r0, [r0, #18]
 80181c6:	4770      	bx	lr

080181c8 <uxr_next_reliable_nack_buffer_to_send>:
 80181c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80181cc:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80181d0:	b082      	sub	sp, #8
 80181d2:	f1b8 0f00 	cmp.w	r8, #0
 80181d6:	d011      	beq.n	80181fc <uxr_next_reliable_nack_buffer_to_send+0x34>
 80181d8:	4604      	mov	r4, r0
 80181da:	8818      	ldrh	r0, [r3, #0]
 80181dc:	460e      	mov	r6, r1
 80181de:	4617      	mov	r7, r2
 80181e0:	461d      	mov	r5, r3
 80181e2:	2101      	movs	r1, #1
 80181e4:	f000 f886 	bl	80182f4 <uxr_seq_num_add>
 80181e8:	8028      	strh	r0, [r5, #0]
 80181ea:	8a21      	ldrh	r1, [r4, #16]
 80181ec:	f000 f88a 	bl	8018304 <uxr_seq_num_cmp>
 80181f0:	2800      	cmp	r0, #0
 80181f2:	dd07      	ble.n	8018204 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 80181f4:	f04f 0800 	mov.w	r8, #0
 80181f8:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 80181fc:	4640      	mov	r0, r8
 80181fe:	b002      	add	sp, #8
 8018200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018204:	8921      	ldrh	r1, [r4, #8]
 8018206:	8828      	ldrh	r0, [r5, #0]
 8018208:	6823      	ldr	r3, [r4, #0]
 801820a:	fbb0 f2f1 	udiv	r2, r0, r1
 801820e:	fb01 0c12 	mls	ip, r1, r2, r0
 8018212:	fa1f f28c 	uxth.w	r2, ip
 8018216:	9301      	str	r3, [sp, #4]
 8018218:	6863      	ldr	r3, [r4, #4]
 801821a:	fbb3 fcf1 	udiv	ip, r3, r1
 801821e:	9b01      	ldr	r3, [sp, #4]
 8018220:	fb02 fc0c 	mul.w	ip, r2, ip
 8018224:	f10c 0c04 	add.w	ip, ip, #4
 8018228:	4463      	add	r3, ip
 801822a:	6033      	str	r3, [r6, #0]
 801822c:	6823      	ldr	r3, [r4, #0]
 801822e:	4463      	add	r3, ip
 8018230:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8018234:	603b      	str	r3, [r7, #0]
 8018236:	7b22      	ldrb	r2, [r4, #12]
 8018238:	429a      	cmp	r2, r3
 801823a:	d0d2      	beq.n	80181e2 <uxr_next_reliable_nack_buffer_to_send+0x1a>
 801823c:	4640      	mov	r0, r8
 801823e:	b002      	add	sp, #8
 8018240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018244 <uxr_process_acknack>:
 8018244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018246:	4604      	mov	r4, r0
 8018248:	460e      	mov	r6, r1
 801824a:	4610      	mov	r0, r2
 801824c:	2101      	movs	r1, #1
 801824e:	f000 f855 	bl	80182fc <uxr_seq_num_sub>
 8018252:	8a61      	ldrh	r1, [r4, #18]
 8018254:	f000 f852 	bl	80182fc <uxr_seq_num_sub>
 8018258:	b1c0      	cbz	r0, 801828c <uxr_process_acknack+0x48>
 801825a:	4605      	mov	r5, r0
 801825c:	2700      	movs	r7, #0
 801825e:	2101      	movs	r1, #1
 8018260:	8a60      	ldrh	r0, [r4, #18]
 8018262:	f000 f847 	bl	80182f4 <uxr_seq_num_add>
 8018266:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801826a:	fbb0 f1fc 	udiv	r1, r0, ip
 801826e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018272:	fb0c 0111 	mls	r1, ip, r1, r0
 8018276:	b289      	uxth	r1, r1
 8018278:	3701      	adds	r7, #1
 801827a:	fbb3 f3fc 	udiv	r3, r3, ip
 801827e:	fb01 f303 	mul.w	r3, r1, r3
 8018282:	42bd      	cmp	r5, r7
 8018284:	7b21      	ldrb	r1, [r4, #12]
 8018286:	8260      	strh	r0, [r4, #18]
 8018288:	50d1      	str	r1, [r2, r3]
 801828a:	d1e8      	bne.n	801825e <uxr_process_acknack+0x1a>
 801828c:	3e00      	subs	r6, #0
 801828e:	f04f 0300 	mov.w	r3, #0
 8018292:	bf18      	it	ne
 8018294:	2601      	movne	r6, #1
 8018296:	f884 3020 	strb.w	r3, [r4, #32]
 801829a:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801829e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080182a0 <uxr_is_output_up_to_date>:
 80182a0:	8a01      	ldrh	r1, [r0, #16]
 80182a2:	8a40      	ldrh	r0, [r0, #18]
 80182a4:	b508      	push	{r3, lr}
 80182a6:	f000 f82d 	bl	8018304 <uxr_seq_num_cmp>
 80182aa:	fab0 f080 	clz	r0, r0
 80182ae:	0940      	lsrs	r0, r0, #5
 80182b0:	bd08      	pop	{r3, pc}
 80182b2:	bf00      	nop

080182b4 <get_available_free_slots>:
 80182b4:	8902      	ldrh	r2, [r0, #8]
 80182b6:	b1da      	cbz	r2, 80182f0 <get_available_free_slots+0x3c>
 80182b8:	b530      	push	{r4, r5, lr}
 80182ba:	2100      	movs	r1, #0
 80182bc:	6843      	ldr	r3, [r0, #4]
 80182be:	6805      	ldr	r5, [r0, #0]
 80182c0:	7b04      	ldrb	r4, [r0, #12]
 80182c2:	fbb3 fef2 	udiv	lr, r3, r2
 80182c6:	4608      	mov	r0, r1
 80182c8:	460b      	mov	r3, r1
 80182ca:	fbb3 fcf2 	udiv	ip, r3, r2
 80182ce:	fb02 331c 	mls	r3, r2, ip, r3
 80182d2:	b29b      	uxth	r3, r3
 80182d4:	fb0e f303 	mul.w	r3, lr, r3
 80182d8:	3101      	adds	r1, #1
 80182da:	f855 c003 	ldr.w	ip, [r5, r3]
 80182de:	4564      	cmp	r4, ip
 80182e0:	bf08      	it	eq
 80182e2:	3001      	addeq	r0, #1
 80182e4:	b28b      	uxth	r3, r1
 80182e6:	bf08      	it	eq
 80182e8:	b280      	uxtheq	r0, r0
 80182ea:	4293      	cmp	r3, r2
 80182ec:	d3ed      	bcc.n	80182ca <get_available_free_slots+0x16>
 80182ee:	bd30      	pop	{r4, r5, pc}
 80182f0:	4610      	mov	r0, r2
 80182f2:	4770      	bx	lr

080182f4 <uxr_seq_num_add>:
 80182f4:	4408      	add	r0, r1
 80182f6:	b280      	uxth	r0, r0
 80182f8:	4770      	bx	lr
 80182fa:	bf00      	nop

080182fc <uxr_seq_num_sub>:
 80182fc:	1a40      	subs	r0, r0, r1
 80182fe:	b280      	uxth	r0, r0
 8018300:	4770      	bx	lr
 8018302:	bf00      	nop

08018304 <uxr_seq_num_cmp>:
 8018304:	4288      	cmp	r0, r1
 8018306:	d011      	beq.n	801832c <uxr_seq_num_cmp+0x28>
 8018308:	d309      	bcc.n	801831e <uxr_seq_num_cmp+0x1a>
 801830a:	4288      	cmp	r0, r1
 801830c:	d910      	bls.n	8018330 <uxr_seq_num_cmp+0x2c>
 801830e:	1a40      	subs	r0, r0, r1
 8018310:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8018314:	bfd4      	ite	le
 8018316:	2001      	movle	r0, #1
 8018318:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801831c:	4770      	bx	lr
 801831e:	1a0b      	subs	r3, r1, r0
 8018320:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018324:	daf1      	bge.n	801830a <uxr_seq_num_cmp+0x6>
 8018326:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801832a:	4770      	bx	lr
 801832c:	2000      	movs	r0, #0
 801832e:	4770      	bx	lr
 8018330:	2001      	movs	r0, #1
 8018332:	4770      	bx	lr

08018334 <rcl_get_default_domain_id>:
 8018334:	b530      	push	{r4, r5, lr}
 8018336:	b083      	sub	sp, #12
 8018338:	2300      	movs	r3, #0
 801833a:	9300      	str	r3, [sp, #0]
 801833c:	b1d0      	cbz	r0, 8018374 <rcl_get_default_domain_id+0x40>
 801833e:	4604      	mov	r4, r0
 8018340:	4669      	mov	r1, sp
 8018342:	4815      	ldr	r0, [pc, #84]	@ (8018398 <rcl_get_default_domain_id+0x64>)
 8018344:	f7fd ff50 	bl	80161e8 <rcutils_get_env>
 8018348:	4602      	mov	r2, r0
 801834a:	b110      	cbz	r0, 8018352 <rcl_get_default_domain_id+0x1e>
 801834c:	2001      	movs	r0, #1
 801834e:	b003      	add	sp, #12
 8018350:	bd30      	pop	{r4, r5, pc}
 8018352:	9b00      	ldr	r3, [sp, #0]
 8018354:	b18b      	cbz	r3, 801837a <rcl_get_default_domain_id+0x46>
 8018356:	7818      	ldrb	r0, [r3, #0]
 8018358:	2800      	cmp	r0, #0
 801835a:	d0f8      	beq.n	801834e <rcl_get_default_domain_id+0x1a>
 801835c:	a901      	add	r1, sp, #4
 801835e:	4618      	mov	r0, r3
 8018360:	9201      	str	r2, [sp, #4]
 8018362:	f000 fdf1 	bl	8018f48 <strtoul>
 8018366:	4605      	mov	r5, r0
 8018368:	b150      	cbz	r0, 8018380 <rcl_get_default_domain_id+0x4c>
 801836a:	1c43      	adds	r3, r0, #1
 801836c:	d00d      	beq.n	801838a <rcl_get_default_domain_id+0x56>
 801836e:	6025      	str	r5, [r4, #0]
 8018370:	2000      	movs	r0, #0
 8018372:	e7ec      	b.n	801834e <rcl_get_default_domain_id+0x1a>
 8018374:	200b      	movs	r0, #11
 8018376:	b003      	add	sp, #12
 8018378:	bd30      	pop	{r4, r5, pc}
 801837a:	4618      	mov	r0, r3
 801837c:	b003      	add	sp, #12
 801837e:	bd30      	pop	{r4, r5, pc}
 8018380:	9b01      	ldr	r3, [sp, #4]
 8018382:	781b      	ldrb	r3, [r3, #0]
 8018384:	2b00      	cmp	r3, #0
 8018386:	d0f2      	beq.n	801836e <rcl_get_default_domain_id+0x3a>
 8018388:	e7e0      	b.n	801834c <rcl_get_default_domain_id+0x18>
 801838a:	f001 f82f 	bl	80193ec <__errno>
 801838e:	6803      	ldr	r3, [r0, #0]
 8018390:	2b22      	cmp	r3, #34	@ 0x22
 8018392:	d1ec      	bne.n	801836e <rcl_get_default_domain_id+0x3a>
 8018394:	e7da      	b.n	801834c <rcl_get_default_domain_id+0x18>
 8018396:	bf00      	nop
 8018398:	0801a940 	.word	0x0801a940

0801839c <rcl_expand_topic_name>:
 801839c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183a0:	b08b      	sub	sp, #44	@ 0x2c
 80183a2:	9306      	str	r3, [sp, #24]
 80183a4:	2800      	cmp	r0, #0
 80183a6:	f000 80ad 	beq.w	8018504 <rcl_expand_topic_name+0x168>
 80183aa:	460e      	mov	r6, r1
 80183ac:	2900      	cmp	r1, #0
 80183ae:	f000 80a9 	beq.w	8018504 <rcl_expand_topic_name+0x168>
 80183b2:	4617      	mov	r7, r2
 80183b4:	2a00      	cmp	r2, #0
 80183b6:	f000 80a5 	beq.w	8018504 <rcl_expand_topic_name+0x168>
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	f000 80a2 	beq.w	8018504 <rcl_expand_topic_name+0x168>
 80183c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80183c2:	2b00      	cmp	r3, #0
 80183c4:	f000 809e 	beq.w	8018504 <rcl_expand_topic_name+0x168>
 80183c8:	2200      	movs	r2, #0
 80183ca:	a909      	add	r1, sp, #36	@ 0x24
 80183cc:	4680      	mov	r8, r0
 80183ce:	f000 fa57 	bl	8018880 <rcl_validate_topic_name>
 80183d2:	4604      	mov	r4, r0
 80183d4:	2800      	cmp	r0, #0
 80183d6:	f040 8096 	bne.w	8018506 <rcl_expand_topic_name+0x16a>
 80183da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80183dc:	2b00      	cmp	r3, #0
 80183de:	f040 809a 	bne.w	8018516 <rcl_expand_topic_name+0x17a>
 80183e2:	4602      	mov	r2, r0
 80183e4:	a909      	add	r1, sp, #36	@ 0x24
 80183e6:	4630      	mov	r0, r6
 80183e8:	f7fe fb38 	bl	8016a5c <rmw_validate_node_name>
 80183ec:	2800      	cmp	r0, #0
 80183ee:	f040 808e 	bne.w	801850e <rcl_expand_topic_name+0x172>
 80183f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80183f4:	2a00      	cmp	r2, #0
 80183f6:	f040 8093 	bne.w	8018520 <rcl_expand_topic_name+0x184>
 80183fa:	a909      	add	r1, sp, #36	@ 0x24
 80183fc:	4638      	mov	r0, r7
 80183fe:	f7fe fb0f 	bl	8016a20 <rmw_validate_namespace>
 8018402:	2800      	cmp	r0, #0
 8018404:	f040 8083 	bne.w	801850e <rcl_expand_topic_name+0x172>
 8018408:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801840a:	2c00      	cmp	r4, #0
 801840c:	f040 80ed 	bne.w	80185ea <rcl_expand_topic_name+0x24e>
 8018410:	217b      	movs	r1, #123	@ 0x7b
 8018412:	4640      	mov	r0, r8
 8018414:	f000 ff5e 	bl	80192d4 <strchr>
 8018418:	f898 3000 	ldrb.w	r3, [r8]
 801841c:	2b2f      	cmp	r3, #47	@ 0x2f
 801841e:	4605      	mov	r5, r0
 8018420:	f000 809e 	beq.w	8018560 <rcl_expand_topic_name+0x1c4>
 8018424:	2b7e      	cmp	r3, #126	@ 0x7e
 8018426:	f040 80a2 	bne.w	801856e <rcl_expand_topic_name+0x1d2>
 801842a:	4638      	mov	r0, r7
 801842c:	f7e7 ff02 	bl	8000234 <strlen>
 8018430:	4a82      	ldr	r2, [pc, #520]	@ (801863c <rcl_expand_topic_name+0x2a0>)
 8018432:	4b83      	ldr	r3, [pc, #524]	@ (8018640 <rcl_expand_topic_name+0x2a4>)
 8018434:	2801      	cmp	r0, #1
 8018436:	bf18      	it	ne
 8018438:	4613      	movne	r3, r2
 801843a:	9302      	str	r3, [sp, #8]
 801843c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801843e:	9300      	str	r3, [sp, #0]
 8018440:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018444:	f108 0301 	add.w	r3, r8, #1
 8018448:	9305      	str	r3, [sp, #20]
 801844a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801844e:	9301      	str	r3, [sp, #4]
 8018450:	ab14      	add	r3, sp, #80	@ 0x50
 8018452:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018454:	f7fd fee0 	bl	8016218 <rcutils_format_string_limit>
 8018458:	4682      	mov	sl, r0
 801845a:	2800      	cmp	r0, #0
 801845c:	f000 80c7 	beq.w	80185ee <rcl_expand_topic_name+0x252>
 8018460:	2d00      	cmp	r5, #0
 8018462:	f000 80a2 	beq.w	80185aa <rcl_expand_topic_name+0x20e>
 8018466:	217b      	movs	r1, #123	@ 0x7b
 8018468:	f000 ff34 	bl	80192d4 <strchr>
 801846c:	46d1      	mov	r9, sl
 801846e:	4605      	mov	r5, r0
 8018470:	9407      	str	r4, [sp, #28]
 8018472:	46d3      	mov	fp, sl
 8018474:	464c      	mov	r4, r9
 8018476:	2d00      	cmp	r5, #0
 8018478:	f000 80be 	beq.w	80185f8 <rcl_expand_topic_name+0x25c>
 801847c:	217d      	movs	r1, #125	@ 0x7d
 801847e:	4620      	mov	r0, r4
 8018480:	f000 ff28 	bl	80192d4 <strchr>
 8018484:	eba0 0905 	sub.w	r9, r0, r5
 8018488:	f109 0a01 	add.w	sl, r9, #1
 801848c:	486d      	ldr	r0, [pc, #436]	@ (8018644 <rcl_expand_topic_name+0x2a8>)
 801848e:	4652      	mov	r2, sl
 8018490:	4629      	mov	r1, r5
 8018492:	f000 ff2c 	bl	80192ee <strncmp>
 8018496:	2800      	cmp	r0, #0
 8018498:	d067      	beq.n	801856a <rcl_expand_topic_name+0x1ce>
 801849a:	486b      	ldr	r0, [pc, #428]	@ (8018648 <rcl_expand_topic_name+0x2ac>)
 801849c:	4652      	mov	r2, sl
 801849e:	4629      	mov	r1, r5
 80184a0:	f000 ff25 	bl	80192ee <strncmp>
 80184a4:	b130      	cbz	r0, 80184b4 <rcl_expand_topic_name+0x118>
 80184a6:	4869      	ldr	r0, [pc, #420]	@ (801864c <rcl_expand_topic_name+0x2b0>)
 80184a8:	4652      	mov	r2, sl
 80184aa:	4629      	mov	r1, r5
 80184ac:	f000 ff1f 	bl	80192ee <strncmp>
 80184b0:	2800      	cmp	r0, #0
 80184b2:	d137      	bne.n	8018524 <rcl_expand_topic_name+0x188>
 80184b4:	46b9      	mov	r9, r7
 80184b6:	ab16      	add	r3, sp, #88	@ 0x58
 80184b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80184bc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80184c0:	ab14      	add	r3, sp, #80	@ 0x50
 80184c2:	4628      	mov	r0, r5
 80184c4:	cb0c      	ldmia	r3, {r2, r3}
 80184c6:	4651      	mov	r1, sl
 80184c8:	f7fd ffe2 	bl	8016490 <rcutils_strndup>
 80184cc:	4605      	mov	r5, r0
 80184ce:	2800      	cmp	r0, #0
 80184d0:	f000 809c 	beq.w	801860c <rcl_expand_topic_name+0x270>
 80184d4:	464a      	mov	r2, r9
 80184d6:	4620      	mov	r0, r4
 80184d8:	ab14      	add	r3, sp, #80	@ 0x50
 80184da:	4629      	mov	r1, r5
 80184dc:	f7fd fed6 	bl	801628c <rcutils_repl_str>
 80184e0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80184e2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80184e4:	4604      	mov	r4, r0
 80184e6:	4628      	mov	r0, r5
 80184e8:	4798      	blx	r3
 80184ea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80184ec:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80184ee:	4658      	mov	r0, fp
 80184f0:	4798      	blx	r3
 80184f2:	2c00      	cmp	r4, #0
 80184f4:	d07b      	beq.n	80185ee <rcl_expand_topic_name+0x252>
 80184f6:	217b      	movs	r1, #123	@ 0x7b
 80184f8:	4620      	mov	r0, r4
 80184fa:	f000 feeb 	bl	80192d4 <strchr>
 80184fe:	46a3      	mov	fp, r4
 8018500:	4605      	mov	r5, r0
 8018502:	e7b8      	b.n	8018476 <rcl_expand_topic_name+0xda>
 8018504:	240b      	movs	r4, #11
 8018506:	4620      	mov	r0, r4
 8018508:	b00b      	add	sp, #44	@ 0x2c
 801850a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801850e:	f7fb f939 	bl	8013784 <rcl_convert_rmw_ret_to_rcl_ret>
 8018512:	4604      	mov	r4, r0
 8018514:	e7f7      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 8018516:	2467      	movs	r4, #103	@ 0x67
 8018518:	4620      	mov	r0, r4
 801851a:	b00b      	add	sp, #44	@ 0x2c
 801851c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018520:	24c9      	movs	r4, #201	@ 0xc9
 8018522:	e7f0      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 8018524:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8018528:	9806      	ldr	r0, [sp, #24]
 801852a:	1c69      	adds	r1, r5, #1
 801852c:	f7fe f8ca 	bl	80166c4 <rcutils_string_map_getn>
 8018530:	4681      	mov	r9, r0
 8018532:	2800      	cmp	r0, #0
 8018534:	d1bf      	bne.n	80184b6 <rcl_expand_topic_name+0x11a>
 8018536:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018538:	aa16      	add	r2, sp, #88	@ 0x58
 801853a:	6018      	str	r0, [r3, #0]
 801853c:	ca07      	ldmia	r2, {r0, r1, r2}
 801853e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018542:	ab14      	add	r3, sp, #80	@ 0x50
 8018544:	cb0c      	ldmia	r3, {r2, r3}
 8018546:	4651      	mov	r1, sl
 8018548:	4628      	mov	r0, r5
 801854a:	f7fd ffa1 	bl	8016490 <rcutils_strndup>
 801854e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018550:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018552:	4798      	blx	r3
 8018554:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018556:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018558:	4658      	mov	r0, fp
 801855a:	2469      	movs	r4, #105	@ 0x69
 801855c:	4798      	blx	r3
 801855e:	e7d2      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 8018560:	2800      	cmp	r0, #0
 8018562:	d05b      	beq.n	801861c <rcl_expand_topic_name+0x280>
 8018564:	46c1      	mov	r9, r8
 8018566:	46a2      	mov	sl, r4
 8018568:	e782      	b.n	8018470 <rcl_expand_topic_name+0xd4>
 801856a:	46b1      	mov	r9, r6
 801856c:	e7a3      	b.n	80184b6 <rcl_expand_topic_name+0x11a>
 801856e:	2800      	cmp	r0, #0
 8018570:	d1f8      	bne.n	8018564 <rcl_expand_topic_name+0x1c8>
 8018572:	4638      	mov	r0, r7
 8018574:	f7e7 fe5e 	bl	8000234 <strlen>
 8018578:	4a35      	ldr	r2, [pc, #212]	@ (8018650 <rcl_expand_topic_name+0x2b4>)
 801857a:	4b36      	ldr	r3, [pc, #216]	@ (8018654 <rcl_expand_topic_name+0x2b8>)
 801857c:	f8cd 8010 	str.w	r8, [sp, #16]
 8018580:	2801      	cmp	r0, #1
 8018582:	bf18      	it	ne
 8018584:	4613      	movne	r3, r2
 8018586:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801858a:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801858e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018590:	9703      	str	r7, [sp, #12]
 8018592:	9200      	str	r2, [sp, #0]
 8018594:	ab14      	add	r3, sp, #80	@ 0x50
 8018596:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018598:	f7fd fe3e 	bl	8016218 <rcutils_format_string_limit>
 801859c:	4682      	mov	sl, r0
 801859e:	4653      	mov	r3, sl
 80185a0:	b32b      	cbz	r3, 80185ee <rcl_expand_topic_name+0x252>
 80185a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80185a4:	f8c3 a000 	str.w	sl, [r3]
 80185a8:	e7ad      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 80185aa:	f89a 3000 	ldrb.w	r3, [sl]
 80185ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80185b0:	d0f7      	beq.n	80185a2 <rcl_expand_topic_name+0x206>
 80185b2:	4638      	mov	r0, r7
 80185b4:	f7e7 fe3e 	bl	8000234 <strlen>
 80185b8:	4a25      	ldr	r2, [pc, #148]	@ (8018650 <rcl_expand_topic_name+0x2b4>)
 80185ba:	4b26      	ldr	r3, [pc, #152]	@ (8018654 <rcl_expand_topic_name+0x2b8>)
 80185bc:	f8cd a010 	str.w	sl, [sp, #16]
 80185c0:	2801      	cmp	r0, #1
 80185c2:	bf18      	it	ne
 80185c4:	4613      	movne	r3, r2
 80185c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80185ca:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80185ce:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80185d0:	9703      	str	r7, [sp, #12]
 80185d2:	9200      	str	r2, [sp, #0]
 80185d4:	ab14      	add	r3, sp, #80	@ 0x50
 80185d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80185d8:	f7fd fe1e 	bl	8016218 <rcutils_format_string_limit>
 80185dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80185de:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80185e0:	4605      	mov	r5, r0
 80185e2:	4650      	mov	r0, sl
 80185e4:	4798      	blx	r3
 80185e6:	46aa      	mov	sl, r5
 80185e8:	e7d9      	b.n	801859e <rcl_expand_topic_name+0x202>
 80185ea:	24ca      	movs	r4, #202	@ 0xca
 80185ec:	e78b      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 80185ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80185f0:	2300      	movs	r3, #0
 80185f2:	6013      	str	r3, [r2, #0]
 80185f4:	240a      	movs	r4, #10
 80185f6:	e786      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 80185f8:	465b      	mov	r3, fp
 80185fa:	9c07      	ldr	r4, [sp, #28]
 80185fc:	46da      	mov	sl, fp
 80185fe:	2b00      	cmp	r3, #0
 8018600:	d1d3      	bne.n	80185aa <rcl_expand_topic_name+0x20e>
 8018602:	f898 3000 	ldrb.w	r3, [r8]
 8018606:	2b2f      	cmp	r3, #47	@ 0x2f
 8018608:	d0cb      	beq.n	80185a2 <rcl_expand_topic_name+0x206>
 801860a:	e7b2      	b.n	8018572 <rcl_expand_topic_name+0x1d6>
 801860c:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8018610:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018612:	6015      	str	r5, [r2, #0]
 8018614:	4658      	mov	r0, fp
 8018616:	4798      	blx	r3
 8018618:	240a      	movs	r4, #10
 801861a:	e774      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 801861c:	ab17      	add	r3, sp, #92	@ 0x5c
 801861e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018622:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018626:	ab14      	add	r3, sp, #80	@ 0x50
 8018628:	cb0e      	ldmia	r3, {r1, r2, r3}
 801862a:	4640      	mov	r0, r8
 801862c:	f7fd ff0e 	bl	801644c <rcutils_strdup>
 8018630:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018632:	2800      	cmp	r0, #0
 8018634:	6018      	str	r0, [r3, #0]
 8018636:	bf08      	it	eq
 8018638:	240a      	moveq	r4, #10
 801863a:	e764      	b.n	8018506 <rcl_expand_topic_name+0x16a>
 801863c:	0801a950 	.word	0x0801a950
 8018640:	0801a4d0 	.word	0x0801a4d0
 8018644:	0801a958 	.word	0x0801a958
 8018648:	0801a960 	.word	0x0801a960
 801864c:	0801a968 	.word	0x0801a968
 8018650:	0801a4bc 	.word	0x0801a4bc
 8018654:	0801a4e0 	.word	0x0801a4e0

08018658 <rcl_get_default_topic_name_substitutions>:
 8018658:	2800      	cmp	r0, #0
 801865a:	bf0c      	ite	eq
 801865c:	200b      	moveq	r0, #11
 801865e:	2000      	movne	r0, #0
 8018660:	4770      	bx	lr
 8018662:	bf00      	nop

08018664 <rcl_get_zero_initialized_guard_condition>:
 8018664:	4a03      	ldr	r2, [pc, #12]	@ (8018674 <rcl_get_zero_initialized_guard_condition+0x10>)
 8018666:	4603      	mov	r3, r0
 8018668:	e892 0003 	ldmia.w	r2, {r0, r1}
 801866c:	e883 0003 	stmia.w	r3, {r0, r1}
 8018670:	4618      	mov	r0, r3
 8018672:	4770      	bx	lr
 8018674:	0801af10 	.word	0x0801af10

08018678 <rcl_guard_condition_init>:
 8018678:	b082      	sub	sp, #8
 801867a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801867c:	b087      	sub	sp, #28
 801867e:	ac0c      	add	r4, sp, #48	@ 0x30
 8018680:	e884 000c 	stmia.w	r4, {r2, r3}
 8018684:	46a6      	mov	lr, r4
 8018686:	460d      	mov	r5, r1
 8018688:	4604      	mov	r4, r0
 801868a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801868e:	f10d 0c04 	add.w	ip, sp, #4
 8018692:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018696:	f8de 3000 	ldr.w	r3, [lr]
 801869a:	f8cc 3000 	str.w	r3, [ip]
 801869e:	a801      	add	r0, sp, #4
 80186a0:	f7f5 fd1c 	bl	800e0dc <rcutils_allocator_is_valid>
 80186a4:	b338      	cbz	r0, 80186f6 <rcl_guard_condition_init+0x7e>
 80186a6:	b334      	cbz	r4, 80186f6 <rcl_guard_condition_init+0x7e>
 80186a8:	6866      	ldr	r6, [r4, #4]
 80186aa:	b9ee      	cbnz	r6, 80186e8 <rcl_guard_condition_init+0x70>
 80186ac:	b31d      	cbz	r5, 80186f6 <rcl_guard_condition_init+0x7e>
 80186ae:	4628      	mov	r0, r5
 80186b0:	f7fb f886 	bl	80137c0 <rcl_context_is_valid>
 80186b4:	b308      	cbz	r0, 80186fa <rcl_guard_condition_init+0x82>
 80186b6:	9b01      	ldr	r3, [sp, #4]
 80186b8:	9905      	ldr	r1, [sp, #20]
 80186ba:	201c      	movs	r0, #28
 80186bc:	4798      	blx	r3
 80186be:	4607      	mov	r7, r0
 80186c0:	6060      	str	r0, [r4, #4]
 80186c2:	b310      	cbz	r0, 801870a <rcl_guard_condition_init+0x92>
 80186c4:	6828      	ldr	r0, [r5, #0]
 80186c6:	3028      	adds	r0, #40	@ 0x28
 80186c8:	f000 f9d4 	bl	8018a74 <rmw_create_guard_condition>
 80186cc:	6038      	str	r0, [r7, #0]
 80186ce:	6860      	ldr	r0, [r4, #4]
 80186d0:	6805      	ldr	r5, [r0, #0]
 80186d2:	b1a5      	cbz	r5, 80186fe <rcl_guard_condition_init+0x86>
 80186d4:	2301      	movs	r3, #1
 80186d6:	ac01      	add	r4, sp, #4
 80186d8:	7103      	strb	r3, [r0, #4]
 80186da:	f100 0708 	add.w	r7, r0, #8
 80186de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80186e0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80186e2:	6823      	ldr	r3, [r4, #0]
 80186e4:	603b      	str	r3, [r7, #0]
 80186e6:	e000      	b.n	80186ea <rcl_guard_condition_init+0x72>
 80186e8:	2664      	movs	r6, #100	@ 0x64
 80186ea:	4630      	mov	r0, r6
 80186ec:	b007      	add	sp, #28
 80186ee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80186f2:	b002      	add	sp, #8
 80186f4:	4770      	bx	lr
 80186f6:	260b      	movs	r6, #11
 80186f8:	e7f7      	b.n	80186ea <rcl_guard_condition_init+0x72>
 80186fa:	2665      	movs	r6, #101	@ 0x65
 80186fc:	e7f5      	b.n	80186ea <rcl_guard_condition_init+0x72>
 80186fe:	9b02      	ldr	r3, [sp, #8]
 8018700:	9905      	ldr	r1, [sp, #20]
 8018702:	4798      	blx	r3
 8018704:	2601      	movs	r6, #1
 8018706:	6065      	str	r5, [r4, #4]
 8018708:	e7ef      	b.n	80186ea <rcl_guard_condition_init+0x72>
 801870a:	260a      	movs	r6, #10
 801870c:	e7ed      	b.n	80186ea <rcl_guard_condition_init+0x72>
 801870e:	bf00      	nop

08018710 <rcl_guard_condition_init_from_rmw>:
 8018710:	b082      	sub	sp, #8
 8018712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018716:	b086      	sub	sp, #24
 8018718:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801871c:	4604      	mov	r4, r0
 801871e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8018722:	460e      	mov	r6, r1
 8018724:	4617      	mov	r7, r2
 8018726:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801872a:	f10d 0e04 	add.w	lr, sp, #4
 801872e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018732:	f8dc 3000 	ldr.w	r3, [ip]
 8018736:	f8ce 3000 	str.w	r3, [lr]
 801873a:	a801      	add	r0, sp, #4
 801873c:	f7f5 fcce 	bl	800e0dc <rcutils_allocator_is_valid>
 8018740:	b350      	cbz	r0, 8018798 <rcl_guard_condition_init_from_rmw+0x88>
 8018742:	b34c      	cbz	r4, 8018798 <rcl_guard_condition_init_from_rmw+0x88>
 8018744:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018748:	f1b8 0f00 	cmp.w	r8, #0
 801874c:	d11e      	bne.n	801878c <rcl_guard_condition_init_from_rmw+0x7c>
 801874e:	b31f      	cbz	r7, 8018798 <rcl_guard_condition_init_from_rmw+0x88>
 8018750:	4638      	mov	r0, r7
 8018752:	f7fb f835 	bl	80137c0 <rcl_context_is_valid>
 8018756:	b328      	cbz	r0, 80187a4 <rcl_guard_condition_init_from_rmw+0x94>
 8018758:	9b01      	ldr	r3, [sp, #4]
 801875a:	9905      	ldr	r1, [sp, #20]
 801875c:	201c      	movs	r0, #28
 801875e:	4798      	blx	r3
 8018760:	4605      	mov	r5, r0
 8018762:	6060      	str	r0, [r4, #4]
 8018764:	b358      	cbz	r0, 80187be <rcl_guard_condition_init_from_rmw+0xae>
 8018766:	b1fe      	cbz	r6, 80187a8 <rcl_guard_condition_init_from_rmw+0x98>
 8018768:	6006      	str	r6, [r0, #0]
 801876a:	f880 8004 	strb.w	r8, [r0, #4]
 801876e:	ac01      	add	r4, sp, #4
 8018770:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018772:	f105 0c08 	add.w	ip, r5, #8
 8018776:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801877a:	6823      	ldr	r3, [r4, #0]
 801877c:	f8cc 3000 	str.w	r3, [ip]
 8018780:	2000      	movs	r0, #0
 8018782:	b006      	add	sp, #24
 8018784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018788:	b002      	add	sp, #8
 801878a:	4770      	bx	lr
 801878c:	2064      	movs	r0, #100	@ 0x64
 801878e:	b006      	add	sp, #24
 8018790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018794:	b002      	add	sp, #8
 8018796:	4770      	bx	lr
 8018798:	200b      	movs	r0, #11
 801879a:	b006      	add	sp, #24
 801879c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187a0:	b002      	add	sp, #8
 80187a2:	4770      	bx	lr
 80187a4:	2065      	movs	r0, #101	@ 0x65
 80187a6:	e7f2      	b.n	801878e <rcl_guard_condition_init_from_rmw+0x7e>
 80187a8:	6838      	ldr	r0, [r7, #0]
 80187aa:	3028      	adds	r0, #40	@ 0x28
 80187ac:	f000 f962 	bl	8018a74 <rmw_create_guard_condition>
 80187b0:	6028      	str	r0, [r5, #0]
 80187b2:	6865      	ldr	r5, [r4, #4]
 80187b4:	682e      	ldr	r6, [r5, #0]
 80187b6:	b126      	cbz	r6, 80187c2 <rcl_guard_condition_init_from_rmw+0xb2>
 80187b8:	2301      	movs	r3, #1
 80187ba:	712b      	strb	r3, [r5, #4]
 80187bc:	e7d7      	b.n	801876e <rcl_guard_condition_init_from_rmw+0x5e>
 80187be:	200a      	movs	r0, #10
 80187c0:	e7e5      	b.n	801878e <rcl_guard_condition_init_from_rmw+0x7e>
 80187c2:	4628      	mov	r0, r5
 80187c4:	9b02      	ldr	r3, [sp, #8]
 80187c6:	9905      	ldr	r1, [sp, #20]
 80187c8:	4798      	blx	r3
 80187ca:	6066      	str	r6, [r4, #4]
 80187cc:	2001      	movs	r0, #1
 80187ce:	e7de      	b.n	801878e <rcl_guard_condition_init_from_rmw+0x7e>

080187d0 <rcl_guard_condition_fini>:
 80187d0:	b570      	push	{r4, r5, r6, lr}
 80187d2:	b082      	sub	sp, #8
 80187d4:	b1f0      	cbz	r0, 8018814 <rcl_guard_condition_fini+0x44>
 80187d6:	6843      	ldr	r3, [r0, #4]
 80187d8:	4604      	mov	r4, r0
 80187da:	b163      	cbz	r3, 80187f6 <rcl_guard_condition_fini+0x26>
 80187dc:	6818      	ldr	r0, [r3, #0]
 80187de:	68de      	ldr	r6, [r3, #12]
 80187e0:	6999      	ldr	r1, [r3, #24]
 80187e2:	b160      	cbz	r0, 80187fe <rcl_guard_condition_fini+0x2e>
 80187e4:	791d      	ldrb	r5, [r3, #4]
 80187e6:	b965      	cbnz	r5, 8018802 <rcl_guard_condition_fini+0x32>
 80187e8:	4618      	mov	r0, r3
 80187ea:	47b0      	blx	r6
 80187ec:	2300      	movs	r3, #0
 80187ee:	4628      	mov	r0, r5
 80187f0:	6063      	str	r3, [r4, #4]
 80187f2:	b002      	add	sp, #8
 80187f4:	bd70      	pop	{r4, r5, r6, pc}
 80187f6:	461d      	mov	r5, r3
 80187f8:	4628      	mov	r0, r5
 80187fa:	b002      	add	sp, #8
 80187fc:	bd70      	pop	{r4, r5, r6, pc}
 80187fe:	4605      	mov	r5, r0
 8018800:	e7f2      	b.n	80187e8 <rcl_guard_condition_fini+0x18>
 8018802:	9101      	str	r1, [sp, #4]
 8018804:	f000 f94a 	bl	8018a9c <rmw_destroy_guard_condition>
 8018808:	1e05      	subs	r5, r0, #0
 801880a:	6863      	ldr	r3, [r4, #4]
 801880c:	9901      	ldr	r1, [sp, #4]
 801880e:	bf18      	it	ne
 8018810:	2501      	movne	r5, #1
 8018812:	e7e9      	b.n	80187e8 <rcl_guard_condition_fini+0x18>
 8018814:	250b      	movs	r5, #11
 8018816:	4628      	mov	r0, r5
 8018818:	b002      	add	sp, #8
 801881a:	bd70      	pop	{r4, r5, r6, pc}

0801881c <rcl_guard_condition_get_default_options>:
 801881c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801881e:	b087      	sub	sp, #28
 8018820:	4606      	mov	r6, r0
 8018822:	4668      	mov	r0, sp
 8018824:	f7f5 fc4c 	bl	800e0c0 <rcutils_get_default_allocator>
 8018828:	4b09      	ldr	r3, [pc, #36]	@ (8018850 <rcl_guard_condition_get_default_options+0x34>)
 801882a:	46ee      	mov	lr, sp
 801882c:	469c      	mov	ip, r3
 801882e:	461d      	mov	r5, r3
 8018830:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018834:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018838:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801883a:	4634      	mov	r4, r6
 801883c:	f8de 7000 	ldr.w	r7, [lr]
 8018840:	f8cc 7000 	str.w	r7, [ip]
 8018844:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018846:	4630      	mov	r0, r6
 8018848:	6027      	str	r7, [r4, #0]
 801884a:	b007      	add	sp, #28
 801884c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801884e:	bf00      	nop
 8018850:	2000aee4 	.word	0x2000aee4

08018854 <rcl_trigger_guard_condition>:
 8018854:	b148      	cbz	r0, 801886a <rcl_trigger_guard_condition+0x16>
 8018856:	b508      	push	{r3, lr}
 8018858:	6843      	ldr	r3, [r0, #4]
 801885a:	b143      	cbz	r3, 801886e <rcl_trigger_guard_condition+0x1a>
 801885c:	6818      	ldr	r0, [r3, #0]
 801885e:	f000 f931 	bl	8018ac4 <rmw_trigger_guard_condition>
 8018862:	3800      	subs	r0, #0
 8018864:	bf18      	it	ne
 8018866:	2001      	movne	r0, #1
 8018868:	bd08      	pop	{r3, pc}
 801886a:	200b      	movs	r0, #11
 801886c:	4770      	bx	lr
 801886e:	200b      	movs	r0, #11
 8018870:	bd08      	pop	{r3, pc}
 8018872:	bf00      	nop

08018874 <rcl_guard_condition_get_rmw_handle>:
 8018874:	b110      	cbz	r0, 801887c <rcl_guard_condition_get_rmw_handle+0x8>
 8018876:	6840      	ldr	r0, [r0, #4]
 8018878:	b100      	cbz	r0, 801887c <rcl_guard_condition_get_rmw_handle+0x8>
 801887a:	6800      	ldr	r0, [r0, #0]
 801887c:	4770      	bx	lr
 801887e:	bf00      	nop

08018880 <rcl_validate_topic_name>:
 8018880:	2800      	cmp	r0, #0
 8018882:	d07a      	beq.n	801897a <rcl_validate_topic_name+0xfa>
 8018884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018888:	460e      	mov	r6, r1
 801888a:	2900      	cmp	r1, #0
 801888c:	d07c      	beq.n	8018988 <rcl_validate_topic_name+0x108>
 801888e:	4617      	mov	r7, r2
 8018890:	4605      	mov	r5, r0
 8018892:	f7e7 fccf 	bl	8000234 <strlen>
 8018896:	b1b0      	cbz	r0, 80188c6 <rcl_validate_topic_name+0x46>
 8018898:	f895 9000 	ldrb.w	r9, [r5]
 801889c:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8018a20 <rcl_validate_topic_name+0x1a0>
 80188a0:	f81c 3009 	ldrb.w	r3, [ip, r9]
 80188a4:	f013 0304 	ands.w	r3, r3, #4
 80188a8:	d169      	bne.n	801897e <rcl_validate_topic_name+0xfe>
 80188aa:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 80188ae:	f815 2008 	ldrb.w	r2, [r5, r8]
 80188b2:	2a2f      	cmp	r2, #47	@ 0x2f
 80188b4:	d10e      	bne.n	80188d4 <rcl_validate_topic_name+0x54>
 80188b6:	2202      	movs	r2, #2
 80188b8:	6032      	str	r2, [r6, #0]
 80188ba:	b36f      	cbz	r7, 8018918 <rcl_validate_topic_name+0x98>
 80188bc:	f8c7 8000 	str.w	r8, [r7]
 80188c0:	4618      	mov	r0, r3
 80188c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188c6:	2301      	movs	r3, #1
 80188c8:	6033      	str	r3, [r6, #0]
 80188ca:	b32f      	cbz	r7, 8018918 <rcl_validate_topic_name+0x98>
 80188cc:	2000      	movs	r0, #0
 80188ce:	6038      	str	r0, [r7, #0]
 80188d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188d4:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 80188d8:	461c      	mov	r4, r3
 80188da:	4619      	mov	r1, r3
 80188dc:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 80188e0:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80188e4:	f1be 0f09 	cmp.w	lr, #9
 80188e8:	d919      	bls.n	801891e <rcl_validate_topic_name+0x9e>
 80188ea:	f022 0e20 	bic.w	lr, r2, #32
 80188ee:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 80188f2:	f1be 0f19 	cmp.w	lr, #25
 80188f6:	d912      	bls.n	801891e <rcl_validate_topic_name+0x9e>
 80188f8:	2a5f      	cmp	r2, #95	@ 0x5f
 80188fa:	d019      	beq.n	8018930 <rcl_validate_topic_name+0xb0>
 80188fc:	2a2f      	cmp	r2, #47	@ 0x2f
 80188fe:	d051      	beq.n	80189a4 <rcl_validate_topic_name+0x124>
 8018900:	2a7e      	cmp	r2, #126	@ 0x7e
 8018902:	d048      	beq.n	8018996 <rcl_validate_topic_name+0x116>
 8018904:	2a7b      	cmp	r2, #123	@ 0x7b
 8018906:	d054      	beq.n	80189b2 <rcl_validate_topic_name+0x132>
 8018908:	2a7d      	cmp	r2, #125	@ 0x7d
 801890a:	d161      	bne.n	80189d0 <rcl_validate_topic_name+0x150>
 801890c:	2c00      	cmp	r4, #0
 801890e:	d155      	bne.n	80189bc <rcl_validate_topic_name+0x13c>
 8018910:	2305      	movs	r3, #5
 8018912:	6033      	str	r3, [r6, #0]
 8018914:	b107      	cbz	r7, 8018918 <rcl_validate_topic_name+0x98>
 8018916:	6039      	str	r1, [r7, #0]
 8018918:	2000      	movs	r0, #0
 801891a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801891e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018922:	0752      	lsls	r2, r2, #29
 8018924:	d504      	bpl.n	8018930 <rcl_validate_topic_name+0xb0>
 8018926:	b11c      	cbz	r4, 8018930 <rcl_validate_topic_name+0xb0>
 8018928:	b111      	cbz	r1, 8018930 <rcl_validate_topic_name+0xb0>
 801892a:	1e4a      	subs	r2, r1, #1
 801892c:	429a      	cmp	r2, r3
 801892e:	d02d      	beq.n	801898c <rcl_validate_topic_name+0x10c>
 8018930:	3101      	adds	r1, #1
 8018932:	4288      	cmp	r0, r1
 8018934:	d1d2      	bne.n	80188dc <rcl_validate_topic_name+0x5c>
 8018936:	2c00      	cmp	r4, #0
 8018938:	d145      	bne.n	80189c6 <rcl_validate_topic_name+0x146>
 801893a:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 801893e:	d04f      	beq.n	80189e0 <rcl_validate_topic_name+0x160>
 8018940:	4620      	mov	r0, r4
 8018942:	2301      	movs	r3, #1
 8018944:	e006      	b.n	8018954 <rcl_validate_topic_name+0xd4>
 8018946:	428b      	cmp	r3, r1
 8018948:	f105 0501 	add.w	r5, r5, #1
 801894c:	f103 0201 	add.w	r2, r3, #1
 8018950:	d236      	bcs.n	80189c0 <rcl_validate_topic_name+0x140>
 8018952:	4613      	mov	r3, r2
 8018954:	4580      	cmp	r8, r0
 8018956:	f100 0001 	add.w	r0, r0, #1
 801895a:	d0f4      	beq.n	8018946 <rcl_validate_topic_name+0xc6>
 801895c:	782a      	ldrb	r2, [r5, #0]
 801895e:	2a2f      	cmp	r2, #47	@ 0x2f
 8018960:	d1f1      	bne.n	8018946 <rcl_validate_topic_name+0xc6>
 8018962:	786a      	ldrb	r2, [r5, #1]
 8018964:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018968:	0754      	lsls	r4, r2, #29
 801896a:	d5ec      	bpl.n	8018946 <rcl_validate_topic_name+0xc6>
 801896c:	2204      	movs	r2, #4
 801896e:	6032      	str	r2, [r6, #0]
 8018970:	2f00      	cmp	r7, #0
 8018972:	d0d1      	beq.n	8018918 <rcl_validate_topic_name+0x98>
 8018974:	603b      	str	r3, [r7, #0]
 8018976:	2000      	movs	r0, #0
 8018978:	e7aa      	b.n	80188d0 <rcl_validate_topic_name+0x50>
 801897a:	200b      	movs	r0, #11
 801897c:	4770      	bx	lr
 801897e:	2304      	movs	r3, #4
 8018980:	6033      	str	r3, [r6, #0]
 8018982:	2f00      	cmp	r7, #0
 8018984:	d1a2      	bne.n	80188cc <rcl_validate_topic_name+0x4c>
 8018986:	e7c7      	b.n	8018918 <rcl_validate_topic_name+0x98>
 8018988:	200b      	movs	r0, #11
 801898a:	e7a1      	b.n	80188d0 <rcl_validate_topic_name+0x50>
 801898c:	2309      	movs	r3, #9
 801898e:	6033      	str	r3, [r6, #0]
 8018990:	2f00      	cmp	r7, #0
 8018992:	d1c0      	bne.n	8018916 <rcl_validate_topic_name+0x96>
 8018994:	e7c0      	b.n	8018918 <rcl_validate_topic_name+0x98>
 8018996:	2900      	cmp	r1, #0
 8018998:	d0ca      	beq.n	8018930 <rcl_validate_topic_name+0xb0>
 801899a:	2306      	movs	r3, #6
 801899c:	6033      	str	r3, [r6, #0]
 801899e:	2f00      	cmp	r7, #0
 80189a0:	d1b9      	bne.n	8018916 <rcl_validate_topic_name+0x96>
 80189a2:	e7b9      	b.n	8018918 <rcl_validate_topic_name+0x98>
 80189a4:	2c00      	cmp	r4, #0
 80189a6:	d0c3      	beq.n	8018930 <rcl_validate_topic_name+0xb0>
 80189a8:	2308      	movs	r3, #8
 80189aa:	6033      	str	r3, [r6, #0]
 80189ac:	2f00      	cmp	r7, #0
 80189ae:	d1b2      	bne.n	8018916 <rcl_validate_topic_name+0x96>
 80189b0:	e7b2      	b.n	8018918 <rcl_validate_topic_name+0x98>
 80189b2:	2c00      	cmp	r4, #0
 80189b4:	d1f8      	bne.n	80189a8 <rcl_validate_topic_name+0x128>
 80189b6:	460b      	mov	r3, r1
 80189b8:	2401      	movs	r4, #1
 80189ba:	e7b9      	b.n	8018930 <rcl_validate_topic_name+0xb0>
 80189bc:	2400      	movs	r4, #0
 80189be:	e7b7      	b.n	8018930 <rcl_validate_topic_name+0xb0>
 80189c0:	2000      	movs	r0, #0
 80189c2:	6030      	str	r0, [r6, #0]
 80189c4:	e784      	b.n	80188d0 <rcl_validate_topic_name+0x50>
 80189c6:	2205      	movs	r2, #5
 80189c8:	6032      	str	r2, [r6, #0]
 80189ca:	2f00      	cmp	r7, #0
 80189cc:	d1d2      	bne.n	8018974 <rcl_validate_topic_name+0xf4>
 80189ce:	e7a3      	b.n	8018918 <rcl_validate_topic_name+0x98>
 80189d0:	2c00      	cmp	r4, #0
 80189d2:	bf14      	ite	ne
 80189d4:	2308      	movne	r3, #8
 80189d6:	2303      	moveq	r3, #3
 80189d8:	6033      	str	r3, [r6, #0]
 80189da:	2f00      	cmp	r7, #0
 80189dc:	d19b      	bne.n	8018916 <rcl_validate_topic_name+0x96>
 80189de:	e79b      	b.n	8018918 <rcl_validate_topic_name+0x98>
 80189e0:	2301      	movs	r3, #1
 80189e2:	e00a      	b.n	80189fa <rcl_validate_topic_name+0x17a>
 80189e4:	2c01      	cmp	r4, #1
 80189e6:	d013      	beq.n	8018a10 <rcl_validate_topic_name+0x190>
 80189e8:	4299      	cmp	r1, r3
 80189ea:	f104 0401 	add.w	r4, r4, #1
 80189ee:	f105 0501 	add.w	r5, r5, #1
 80189f2:	f103 0201 	add.w	r2, r3, #1
 80189f6:	d9e3      	bls.n	80189c0 <rcl_validate_topic_name+0x140>
 80189f8:	4613      	mov	r3, r2
 80189fa:	45a0      	cmp	r8, r4
 80189fc:	d0f4      	beq.n	80189e8 <rcl_validate_topic_name+0x168>
 80189fe:	782a      	ldrb	r2, [r5, #0]
 8018a00:	2a2f      	cmp	r2, #47	@ 0x2f
 8018a02:	d1ef      	bne.n	80189e4 <rcl_validate_topic_name+0x164>
 8018a04:	786a      	ldrb	r2, [r5, #1]
 8018a06:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018a0a:	0752      	lsls	r2, r2, #29
 8018a0c:	d5ec      	bpl.n	80189e8 <rcl_validate_topic_name+0x168>
 8018a0e:	e7ad      	b.n	801896c <rcl_validate_topic_name+0xec>
 8018a10:	2307      	movs	r3, #7
 8018a12:	6033      	str	r3, [r6, #0]
 8018a14:	2f00      	cmp	r7, #0
 8018a16:	f43f af7f 	beq.w	8018918 <rcl_validate_topic_name+0x98>
 8018a1a:	603c      	str	r4, [r7, #0]
 8018a1c:	2000      	movs	r0, #0
 8018a1e:	e757      	b.n	80188d0 <rcl_validate_topic_name+0x50>
 8018a20:	0801aff7 	.word	0x0801aff7

08018a24 <rcutils_string_array_fini>:
 8018a24:	b320      	cbz	r0, 8018a70 <rcutils_string_array_fini+0x4c>
 8018a26:	b570      	push	{r4, r5, r6, lr}
 8018a28:	4604      	mov	r4, r0
 8018a2a:	6840      	ldr	r0, [r0, #4]
 8018a2c:	b1d8      	cbz	r0, 8018a66 <rcutils_string_array_fini+0x42>
 8018a2e:	f104 0008 	add.w	r0, r4, #8
 8018a32:	f7f5 fb53 	bl	800e0dc <rcutils_allocator_is_valid>
 8018a36:	b1b8      	cbz	r0, 8018a68 <rcutils_string_array_fini+0x44>
 8018a38:	6823      	ldr	r3, [r4, #0]
 8018a3a:	b1bb      	cbz	r3, 8018a6c <rcutils_string_array_fini+0x48>
 8018a3c:	2500      	movs	r5, #0
 8018a3e:	6860      	ldr	r0, [r4, #4]
 8018a40:	462e      	mov	r6, r5
 8018a42:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8018a46:	68e3      	ldr	r3, [r4, #12]
 8018a48:	69a1      	ldr	r1, [r4, #24]
 8018a4a:	4798      	blx	r3
 8018a4c:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018a50:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8018a54:	3501      	adds	r5, #1
 8018a56:	429d      	cmp	r5, r3
 8018a58:	d3f3      	bcc.n	8018a42 <rcutils_string_array_fini+0x1e>
 8018a5a:	68e3      	ldr	r3, [r4, #12]
 8018a5c:	69a1      	ldr	r1, [r4, #24]
 8018a5e:	4798      	blx	r3
 8018a60:	2000      	movs	r0, #0
 8018a62:	e9c4 0000 	strd	r0, r0, [r4]
 8018a66:	bd70      	pop	{r4, r5, r6, pc}
 8018a68:	200b      	movs	r0, #11
 8018a6a:	bd70      	pop	{r4, r5, r6, pc}
 8018a6c:	6860      	ldr	r0, [r4, #4]
 8018a6e:	e7f4      	b.n	8018a5a <rcutils_string_array_fini+0x36>
 8018a70:	200b      	movs	r0, #11
 8018a72:	4770      	bx	lr

08018a74 <rmw_create_guard_condition>:
 8018a74:	b538      	push	{r3, r4, r5, lr}
 8018a76:	4605      	mov	r5, r0
 8018a78:	4807      	ldr	r0, [pc, #28]	@ (8018a98 <rmw_create_guard_condition+0x24>)
 8018a7a:	f7fe f935 	bl	8016ce8 <get_memory>
 8018a7e:	b148      	cbz	r0, 8018a94 <rmw_create_guard_condition+0x20>
 8018a80:	6884      	ldr	r4, [r0, #8]
 8018a82:	2300      	movs	r3, #0
 8018a84:	7423      	strb	r3, [r4, #16]
 8018a86:	61e5      	str	r5, [r4, #28]
 8018a88:	f7fe f996 	bl	8016db8 <rmw_get_implementation_identifier>
 8018a8c:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018a90:	f104 0014 	add.w	r0, r4, #20
 8018a94:	bd38      	pop	{r3, r4, r5, pc}
 8018a96:	bf00      	nop
 8018a98:	2000ad0c 	.word	0x2000ad0c

08018a9c <rmw_destroy_guard_condition>:
 8018a9c:	b508      	push	{r3, lr}
 8018a9e:	4b08      	ldr	r3, [pc, #32]	@ (8018ac0 <rmw_destroy_guard_condition+0x24>)
 8018aa0:	6819      	ldr	r1, [r3, #0]
 8018aa2:	b911      	cbnz	r1, 8018aaa <rmw_destroy_guard_condition+0xe>
 8018aa4:	e00a      	b.n	8018abc <rmw_destroy_guard_condition+0x20>
 8018aa6:	6849      	ldr	r1, [r1, #4]
 8018aa8:	b141      	cbz	r1, 8018abc <rmw_destroy_guard_condition+0x20>
 8018aaa:	688b      	ldr	r3, [r1, #8]
 8018aac:	3314      	adds	r3, #20
 8018aae:	4298      	cmp	r0, r3
 8018ab0:	d1f9      	bne.n	8018aa6 <rmw_destroy_guard_condition+0xa>
 8018ab2:	4803      	ldr	r0, [pc, #12]	@ (8018ac0 <rmw_destroy_guard_condition+0x24>)
 8018ab4:	f7fe f928 	bl	8016d08 <put_memory>
 8018ab8:	2000      	movs	r0, #0
 8018aba:	bd08      	pop	{r3, pc}
 8018abc:	2001      	movs	r0, #1
 8018abe:	bd08      	pop	{r3, pc}
 8018ac0:	2000ad0c 	.word	0x2000ad0c

08018ac4 <rmw_trigger_guard_condition>:
 8018ac4:	b160      	cbz	r0, 8018ae0 <rmw_trigger_guard_condition+0x1c>
 8018ac6:	b510      	push	{r4, lr}
 8018ac8:	4604      	mov	r4, r0
 8018aca:	6800      	ldr	r0, [r0, #0]
 8018acc:	f7f6 fe76 	bl	800f7bc <is_uxrce_rmw_identifier_valid>
 8018ad0:	b908      	cbnz	r0, 8018ad6 <rmw_trigger_guard_condition+0x12>
 8018ad2:	2001      	movs	r0, #1
 8018ad4:	bd10      	pop	{r4, pc}
 8018ad6:	6863      	ldr	r3, [r4, #4]
 8018ad8:	2201      	movs	r2, #1
 8018ada:	741a      	strb	r2, [r3, #16]
 8018adc:	2000      	movs	r0, #0
 8018ade:	bd10      	pop	{r4, pc}
 8018ae0:	2001      	movs	r0, #1
 8018ae2:	4770      	bx	lr

08018ae4 <calloc>:
 8018ae4:	4b02      	ldr	r3, [pc, #8]	@ (8018af0 <calloc+0xc>)
 8018ae6:	460a      	mov	r2, r1
 8018ae8:	4601      	mov	r1, r0
 8018aea:	6818      	ldr	r0, [r3, #0]
 8018aec:	f000 b802 	b.w	8018af4 <_calloc_r>
 8018af0:	20000194 	.word	0x20000194

08018af4 <_calloc_r>:
 8018af4:	b570      	push	{r4, r5, r6, lr}
 8018af6:	fba1 5402 	umull	r5, r4, r1, r2
 8018afa:	b934      	cbnz	r4, 8018b0a <_calloc_r+0x16>
 8018afc:	4629      	mov	r1, r5
 8018afe:	f000 f887 	bl	8018c10 <_malloc_r>
 8018b02:	4606      	mov	r6, r0
 8018b04:	b928      	cbnz	r0, 8018b12 <_calloc_r+0x1e>
 8018b06:	4630      	mov	r0, r6
 8018b08:	bd70      	pop	{r4, r5, r6, pc}
 8018b0a:	220c      	movs	r2, #12
 8018b0c:	6002      	str	r2, [r0, #0]
 8018b0e:	2600      	movs	r6, #0
 8018b10:	e7f9      	b.n	8018b06 <_calloc_r+0x12>
 8018b12:	462a      	mov	r2, r5
 8018b14:	4621      	mov	r1, r4
 8018b16:	f000 fbd5 	bl	80192c4 <memset>
 8018b1a:	e7f4      	b.n	8018b06 <_calloc_r+0x12>

08018b1c <getenv>:
 8018b1c:	b507      	push	{r0, r1, r2, lr}
 8018b1e:	4b04      	ldr	r3, [pc, #16]	@ (8018b30 <getenv+0x14>)
 8018b20:	4601      	mov	r1, r0
 8018b22:	aa01      	add	r2, sp, #4
 8018b24:	6818      	ldr	r0, [r3, #0]
 8018b26:	f000 f805 	bl	8018b34 <_findenv_r>
 8018b2a:	b003      	add	sp, #12
 8018b2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8018b30:	20000194 	.word	0x20000194

08018b34 <_findenv_r>:
 8018b34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b38:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8018ba8 <_findenv_r+0x74>
 8018b3c:	4606      	mov	r6, r0
 8018b3e:	4689      	mov	r9, r1
 8018b40:	4617      	mov	r7, r2
 8018b42:	f000 fcb5 	bl	80194b0 <__env_lock>
 8018b46:	f8da 4000 	ldr.w	r4, [sl]
 8018b4a:	b134      	cbz	r4, 8018b5a <_findenv_r+0x26>
 8018b4c:	464b      	mov	r3, r9
 8018b4e:	4698      	mov	r8, r3
 8018b50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018b54:	b13a      	cbz	r2, 8018b66 <_findenv_r+0x32>
 8018b56:	2a3d      	cmp	r2, #61	@ 0x3d
 8018b58:	d1f9      	bne.n	8018b4e <_findenv_r+0x1a>
 8018b5a:	4630      	mov	r0, r6
 8018b5c:	f000 fcae 	bl	80194bc <__env_unlock>
 8018b60:	2000      	movs	r0, #0
 8018b62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b66:	eba8 0809 	sub.w	r8, r8, r9
 8018b6a:	46a3      	mov	fp, r4
 8018b6c:	f854 0b04 	ldr.w	r0, [r4], #4
 8018b70:	2800      	cmp	r0, #0
 8018b72:	d0f2      	beq.n	8018b5a <_findenv_r+0x26>
 8018b74:	4642      	mov	r2, r8
 8018b76:	4649      	mov	r1, r9
 8018b78:	f000 fbb9 	bl	80192ee <strncmp>
 8018b7c:	2800      	cmp	r0, #0
 8018b7e:	d1f4      	bne.n	8018b6a <_findenv_r+0x36>
 8018b80:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018b84:	eb03 0508 	add.w	r5, r3, r8
 8018b88:	f813 3008 	ldrb.w	r3, [r3, r8]
 8018b8c:	2b3d      	cmp	r3, #61	@ 0x3d
 8018b8e:	d1ec      	bne.n	8018b6a <_findenv_r+0x36>
 8018b90:	f8da 3000 	ldr.w	r3, [sl]
 8018b94:	ebab 0303 	sub.w	r3, fp, r3
 8018b98:	109b      	asrs	r3, r3, #2
 8018b9a:	4630      	mov	r0, r6
 8018b9c:	603b      	str	r3, [r7, #0]
 8018b9e:	f000 fc8d 	bl	80194bc <__env_unlock>
 8018ba2:	1c68      	adds	r0, r5, #1
 8018ba4:	e7dd      	b.n	8018b62 <_findenv_r+0x2e>
 8018ba6:	bf00      	nop
 8018ba8:	20000014 	.word	0x20000014

08018bac <malloc>:
 8018bac:	4b02      	ldr	r3, [pc, #8]	@ (8018bb8 <malloc+0xc>)
 8018bae:	4601      	mov	r1, r0
 8018bb0:	6818      	ldr	r0, [r3, #0]
 8018bb2:	f000 b82d 	b.w	8018c10 <_malloc_r>
 8018bb6:	bf00      	nop
 8018bb8:	20000194 	.word	0x20000194

08018bbc <free>:
 8018bbc:	4b02      	ldr	r3, [pc, #8]	@ (8018bc8 <free+0xc>)
 8018bbe:	4601      	mov	r1, r0
 8018bc0:	6818      	ldr	r0, [r3, #0]
 8018bc2:	f000 bc81 	b.w	80194c8 <_free_r>
 8018bc6:	bf00      	nop
 8018bc8:	20000194 	.word	0x20000194

08018bcc <sbrk_aligned>:
 8018bcc:	b570      	push	{r4, r5, r6, lr}
 8018bce:	4e0f      	ldr	r6, [pc, #60]	@ (8018c0c <sbrk_aligned+0x40>)
 8018bd0:	460c      	mov	r4, r1
 8018bd2:	6831      	ldr	r1, [r6, #0]
 8018bd4:	4605      	mov	r5, r0
 8018bd6:	b911      	cbnz	r1, 8018bde <sbrk_aligned+0x12>
 8018bd8:	f000 fbe6 	bl	80193a8 <_sbrk_r>
 8018bdc:	6030      	str	r0, [r6, #0]
 8018bde:	4621      	mov	r1, r4
 8018be0:	4628      	mov	r0, r5
 8018be2:	f000 fbe1 	bl	80193a8 <_sbrk_r>
 8018be6:	1c43      	adds	r3, r0, #1
 8018be8:	d103      	bne.n	8018bf2 <sbrk_aligned+0x26>
 8018bea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8018bee:	4620      	mov	r0, r4
 8018bf0:	bd70      	pop	{r4, r5, r6, pc}
 8018bf2:	1cc4      	adds	r4, r0, #3
 8018bf4:	f024 0403 	bic.w	r4, r4, #3
 8018bf8:	42a0      	cmp	r0, r4
 8018bfa:	d0f8      	beq.n	8018bee <sbrk_aligned+0x22>
 8018bfc:	1a21      	subs	r1, r4, r0
 8018bfe:	4628      	mov	r0, r5
 8018c00:	f000 fbd2 	bl	80193a8 <_sbrk_r>
 8018c04:	3001      	adds	r0, #1
 8018c06:	d1f2      	bne.n	8018bee <sbrk_aligned+0x22>
 8018c08:	e7ef      	b.n	8018bea <sbrk_aligned+0x1e>
 8018c0a:	bf00      	nop
 8018c0c:	2000aef8 	.word	0x2000aef8

08018c10 <_malloc_r>:
 8018c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018c14:	1ccd      	adds	r5, r1, #3
 8018c16:	f025 0503 	bic.w	r5, r5, #3
 8018c1a:	3508      	adds	r5, #8
 8018c1c:	2d0c      	cmp	r5, #12
 8018c1e:	bf38      	it	cc
 8018c20:	250c      	movcc	r5, #12
 8018c22:	2d00      	cmp	r5, #0
 8018c24:	4606      	mov	r6, r0
 8018c26:	db01      	blt.n	8018c2c <_malloc_r+0x1c>
 8018c28:	42a9      	cmp	r1, r5
 8018c2a:	d904      	bls.n	8018c36 <_malloc_r+0x26>
 8018c2c:	230c      	movs	r3, #12
 8018c2e:	6033      	str	r3, [r6, #0]
 8018c30:	2000      	movs	r0, #0
 8018c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018c36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018d0c <_malloc_r+0xfc>
 8018c3a:	f000 f869 	bl	8018d10 <__malloc_lock>
 8018c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8018c42:	461c      	mov	r4, r3
 8018c44:	bb44      	cbnz	r4, 8018c98 <_malloc_r+0x88>
 8018c46:	4629      	mov	r1, r5
 8018c48:	4630      	mov	r0, r6
 8018c4a:	f7ff ffbf 	bl	8018bcc <sbrk_aligned>
 8018c4e:	1c43      	adds	r3, r0, #1
 8018c50:	4604      	mov	r4, r0
 8018c52:	d158      	bne.n	8018d06 <_malloc_r+0xf6>
 8018c54:	f8d8 4000 	ldr.w	r4, [r8]
 8018c58:	4627      	mov	r7, r4
 8018c5a:	2f00      	cmp	r7, #0
 8018c5c:	d143      	bne.n	8018ce6 <_malloc_r+0xd6>
 8018c5e:	2c00      	cmp	r4, #0
 8018c60:	d04b      	beq.n	8018cfa <_malloc_r+0xea>
 8018c62:	6823      	ldr	r3, [r4, #0]
 8018c64:	4639      	mov	r1, r7
 8018c66:	4630      	mov	r0, r6
 8018c68:	eb04 0903 	add.w	r9, r4, r3
 8018c6c:	f000 fb9c 	bl	80193a8 <_sbrk_r>
 8018c70:	4581      	cmp	r9, r0
 8018c72:	d142      	bne.n	8018cfa <_malloc_r+0xea>
 8018c74:	6821      	ldr	r1, [r4, #0]
 8018c76:	1a6d      	subs	r5, r5, r1
 8018c78:	4629      	mov	r1, r5
 8018c7a:	4630      	mov	r0, r6
 8018c7c:	f7ff ffa6 	bl	8018bcc <sbrk_aligned>
 8018c80:	3001      	adds	r0, #1
 8018c82:	d03a      	beq.n	8018cfa <_malloc_r+0xea>
 8018c84:	6823      	ldr	r3, [r4, #0]
 8018c86:	442b      	add	r3, r5
 8018c88:	6023      	str	r3, [r4, #0]
 8018c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8018c8e:	685a      	ldr	r2, [r3, #4]
 8018c90:	bb62      	cbnz	r2, 8018cec <_malloc_r+0xdc>
 8018c92:	f8c8 7000 	str.w	r7, [r8]
 8018c96:	e00f      	b.n	8018cb8 <_malloc_r+0xa8>
 8018c98:	6822      	ldr	r2, [r4, #0]
 8018c9a:	1b52      	subs	r2, r2, r5
 8018c9c:	d420      	bmi.n	8018ce0 <_malloc_r+0xd0>
 8018c9e:	2a0b      	cmp	r2, #11
 8018ca0:	d917      	bls.n	8018cd2 <_malloc_r+0xc2>
 8018ca2:	1961      	adds	r1, r4, r5
 8018ca4:	42a3      	cmp	r3, r4
 8018ca6:	6025      	str	r5, [r4, #0]
 8018ca8:	bf18      	it	ne
 8018caa:	6059      	strne	r1, [r3, #4]
 8018cac:	6863      	ldr	r3, [r4, #4]
 8018cae:	bf08      	it	eq
 8018cb0:	f8c8 1000 	streq.w	r1, [r8]
 8018cb4:	5162      	str	r2, [r4, r5]
 8018cb6:	604b      	str	r3, [r1, #4]
 8018cb8:	4630      	mov	r0, r6
 8018cba:	f000 f82f 	bl	8018d1c <__malloc_unlock>
 8018cbe:	f104 000b 	add.w	r0, r4, #11
 8018cc2:	1d23      	adds	r3, r4, #4
 8018cc4:	f020 0007 	bic.w	r0, r0, #7
 8018cc8:	1ac2      	subs	r2, r0, r3
 8018cca:	bf1c      	itt	ne
 8018ccc:	1a1b      	subne	r3, r3, r0
 8018cce:	50a3      	strne	r3, [r4, r2]
 8018cd0:	e7af      	b.n	8018c32 <_malloc_r+0x22>
 8018cd2:	6862      	ldr	r2, [r4, #4]
 8018cd4:	42a3      	cmp	r3, r4
 8018cd6:	bf0c      	ite	eq
 8018cd8:	f8c8 2000 	streq.w	r2, [r8]
 8018cdc:	605a      	strne	r2, [r3, #4]
 8018cde:	e7eb      	b.n	8018cb8 <_malloc_r+0xa8>
 8018ce0:	4623      	mov	r3, r4
 8018ce2:	6864      	ldr	r4, [r4, #4]
 8018ce4:	e7ae      	b.n	8018c44 <_malloc_r+0x34>
 8018ce6:	463c      	mov	r4, r7
 8018ce8:	687f      	ldr	r7, [r7, #4]
 8018cea:	e7b6      	b.n	8018c5a <_malloc_r+0x4a>
 8018cec:	461a      	mov	r2, r3
 8018cee:	685b      	ldr	r3, [r3, #4]
 8018cf0:	42a3      	cmp	r3, r4
 8018cf2:	d1fb      	bne.n	8018cec <_malloc_r+0xdc>
 8018cf4:	2300      	movs	r3, #0
 8018cf6:	6053      	str	r3, [r2, #4]
 8018cf8:	e7de      	b.n	8018cb8 <_malloc_r+0xa8>
 8018cfa:	230c      	movs	r3, #12
 8018cfc:	6033      	str	r3, [r6, #0]
 8018cfe:	4630      	mov	r0, r6
 8018d00:	f000 f80c 	bl	8018d1c <__malloc_unlock>
 8018d04:	e794      	b.n	8018c30 <_malloc_r+0x20>
 8018d06:	6005      	str	r5, [r0, #0]
 8018d08:	e7d6      	b.n	8018cb8 <_malloc_r+0xa8>
 8018d0a:	bf00      	nop
 8018d0c:	2000aefc 	.word	0x2000aefc

08018d10 <__malloc_lock>:
 8018d10:	4801      	ldr	r0, [pc, #4]	@ (8018d18 <__malloc_lock+0x8>)
 8018d12:	f000 bb96 	b.w	8019442 <__retarget_lock_acquire_recursive>
 8018d16:	bf00      	nop
 8018d18:	2000b041 	.word	0x2000b041

08018d1c <__malloc_unlock>:
 8018d1c:	4801      	ldr	r0, [pc, #4]	@ (8018d24 <__malloc_unlock+0x8>)
 8018d1e:	f000 bb91 	b.w	8019444 <__retarget_lock_release_recursive>
 8018d22:	bf00      	nop
 8018d24:	2000b041 	.word	0x2000b041

08018d28 <srand>:
 8018d28:	b538      	push	{r3, r4, r5, lr}
 8018d2a:	4b10      	ldr	r3, [pc, #64]	@ (8018d6c <srand+0x44>)
 8018d2c:	681d      	ldr	r5, [r3, #0]
 8018d2e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018d30:	4604      	mov	r4, r0
 8018d32:	b9b3      	cbnz	r3, 8018d62 <srand+0x3a>
 8018d34:	2018      	movs	r0, #24
 8018d36:	f7ff ff39 	bl	8018bac <malloc>
 8018d3a:	4602      	mov	r2, r0
 8018d3c:	6328      	str	r0, [r5, #48]	@ 0x30
 8018d3e:	b920      	cbnz	r0, 8018d4a <srand+0x22>
 8018d40:	4b0b      	ldr	r3, [pc, #44]	@ (8018d70 <srand+0x48>)
 8018d42:	480c      	ldr	r0, [pc, #48]	@ (8018d74 <srand+0x4c>)
 8018d44:	2146      	movs	r1, #70	@ 0x46
 8018d46:	f000 fb95 	bl	8019474 <__assert_func>
 8018d4a:	490b      	ldr	r1, [pc, #44]	@ (8018d78 <srand+0x50>)
 8018d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8018d7c <srand+0x54>)
 8018d4e:	e9c0 1300 	strd	r1, r3, [r0]
 8018d52:	4b0b      	ldr	r3, [pc, #44]	@ (8018d80 <srand+0x58>)
 8018d54:	6083      	str	r3, [r0, #8]
 8018d56:	230b      	movs	r3, #11
 8018d58:	8183      	strh	r3, [r0, #12]
 8018d5a:	2100      	movs	r1, #0
 8018d5c:	2001      	movs	r0, #1
 8018d5e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018d62:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018d64:	2200      	movs	r2, #0
 8018d66:	611c      	str	r4, [r3, #16]
 8018d68:	615a      	str	r2, [r3, #20]
 8018d6a:	bd38      	pop	{r3, r4, r5, pc}
 8018d6c:	20000194 	.word	0x20000194
 8018d70:	0801af18 	.word	0x0801af18
 8018d74:	0801af2f 	.word	0x0801af2f
 8018d78:	abcd330e 	.word	0xabcd330e
 8018d7c:	e66d1234 	.word	0xe66d1234
 8018d80:	0005deec 	.word	0x0005deec

08018d84 <rand>:
 8018d84:	4b16      	ldr	r3, [pc, #88]	@ (8018de0 <rand+0x5c>)
 8018d86:	b510      	push	{r4, lr}
 8018d88:	681c      	ldr	r4, [r3, #0]
 8018d8a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018d8c:	b9b3      	cbnz	r3, 8018dbc <rand+0x38>
 8018d8e:	2018      	movs	r0, #24
 8018d90:	f7ff ff0c 	bl	8018bac <malloc>
 8018d94:	4602      	mov	r2, r0
 8018d96:	6320      	str	r0, [r4, #48]	@ 0x30
 8018d98:	b920      	cbnz	r0, 8018da4 <rand+0x20>
 8018d9a:	4b12      	ldr	r3, [pc, #72]	@ (8018de4 <rand+0x60>)
 8018d9c:	4812      	ldr	r0, [pc, #72]	@ (8018de8 <rand+0x64>)
 8018d9e:	2152      	movs	r1, #82	@ 0x52
 8018da0:	f000 fb68 	bl	8019474 <__assert_func>
 8018da4:	4911      	ldr	r1, [pc, #68]	@ (8018dec <rand+0x68>)
 8018da6:	4b12      	ldr	r3, [pc, #72]	@ (8018df0 <rand+0x6c>)
 8018da8:	e9c0 1300 	strd	r1, r3, [r0]
 8018dac:	4b11      	ldr	r3, [pc, #68]	@ (8018df4 <rand+0x70>)
 8018dae:	6083      	str	r3, [r0, #8]
 8018db0:	230b      	movs	r3, #11
 8018db2:	8183      	strh	r3, [r0, #12]
 8018db4:	2100      	movs	r1, #0
 8018db6:	2001      	movs	r0, #1
 8018db8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018dbc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018dbe:	480e      	ldr	r0, [pc, #56]	@ (8018df8 <rand+0x74>)
 8018dc0:	690b      	ldr	r3, [r1, #16]
 8018dc2:	694c      	ldr	r4, [r1, #20]
 8018dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8018dfc <rand+0x78>)
 8018dc6:	4358      	muls	r0, r3
 8018dc8:	fb02 0004 	mla	r0, r2, r4, r0
 8018dcc:	fba3 3202 	umull	r3, r2, r3, r2
 8018dd0:	3301      	adds	r3, #1
 8018dd2:	eb40 0002 	adc.w	r0, r0, r2
 8018dd6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8018dda:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8018dde:	bd10      	pop	{r4, pc}
 8018de0:	20000194 	.word	0x20000194
 8018de4:	0801af18 	.word	0x0801af18
 8018de8:	0801af2f 	.word	0x0801af2f
 8018dec:	abcd330e 	.word	0xabcd330e
 8018df0:	e66d1234 	.word	0xe66d1234
 8018df4:	0005deec 	.word	0x0005deec
 8018df8:	5851f42d 	.word	0x5851f42d
 8018dfc:	4c957f2d 	.word	0x4c957f2d

08018e00 <realloc>:
 8018e00:	4b02      	ldr	r3, [pc, #8]	@ (8018e0c <realloc+0xc>)
 8018e02:	460a      	mov	r2, r1
 8018e04:	4601      	mov	r1, r0
 8018e06:	6818      	ldr	r0, [r3, #0]
 8018e08:	f000 b802 	b.w	8018e10 <_realloc_r>
 8018e0c:	20000194 	.word	0x20000194

08018e10 <_realloc_r>:
 8018e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e14:	4607      	mov	r7, r0
 8018e16:	4614      	mov	r4, r2
 8018e18:	460d      	mov	r5, r1
 8018e1a:	b921      	cbnz	r1, 8018e26 <_realloc_r+0x16>
 8018e1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018e20:	4611      	mov	r1, r2
 8018e22:	f7ff bef5 	b.w	8018c10 <_malloc_r>
 8018e26:	b92a      	cbnz	r2, 8018e34 <_realloc_r+0x24>
 8018e28:	f000 fb4e 	bl	80194c8 <_free_r>
 8018e2c:	4625      	mov	r5, r4
 8018e2e:	4628      	mov	r0, r5
 8018e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e34:	f000 fb92 	bl	801955c <_malloc_usable_size_r>
 8018e38:	4284      	cmp	r4, r0
 8018e3a:	4606      	mov	r6, r0
 8018e3c:	d802      	bhi.n	8018e44 <_realloc_r+0x34>
 8018e3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018e42:	d8f4      	bhi.n	8018e2e <_realloc_r+0x1e>
 8018e44:	4621      	mov	r1, r4
 8018e46:	4638      	mov	r0, r7
 8018e48:	f7ff fee2 	bl	8018c10 <_malloc_r>
 8018e4c:	4680      	mov	r8, r0
 8018e4e:	b908      	cbnz	r0, 8018e54 <_realloc_r+0x44>
 8018e50:	4645      	mov	r5, r8
 8018e52:	e7ec      	b.n	8018e2e <_realloc_r+0x1e>
 8018e54:	42b4      	cmp	r4, r6
 8018e56:	4622      	mov	r2, r4
 8018e58:	4629      	mov	r1, r5
 8018e5a:	bf28      	it	cs
 8018e5c:	4632      	movcs	r2, r6
 8018e5e:	f000 fafa 	bl	8019456 <memcpy>
 8018e62:	4629      	mov	r1, r5
 8018e64:	4638      	mov	r0, r7
 8018e66:	f000 fb2f 	bl	80194c8 <_free_r>
 8018e6a:	e7f1      	b.n	8018e50 <_realloc_r+0x40>

08018e6c <_strtoul_l.isra.0>:
 8018e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018e70:	4e34      	ldr	r6, [pc, #208]	@ (8018f44 <_strtoul_l.isra.0+0xd8>)
 8018e72:	4686      	mov	lr, r0
 8018e74:	460d      	mov	r5, r1
 8018e76:	4628      	mov	r0, r5
 8018e78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018e7c:	5d37      	ldrb	r7, [r6, r4]
 8018e7e:	f017 0708 	ands.w	r7, r7, #8
 8018e82:	d1f8      	bne.n	8018e76 <_strtoul_l.isra.0+0xa>
 8018e84:	2c2d      	cmp	r4, #45	@ 0x2d
 8018e86:	d110      	bne.n	8018eaa <_strtoul_l.isra.0+0x3e>
 8018e88:	782c      	ldrb	r4, [r5, #0]
 8018e8a:	2701      	movs	r7, #1
 8018e8c:	1c85      	adds	r5, r0, #2
 8018e8e:	f033 0010 	bics.w	r0, r3, #16
 8018e92:	d115      	bne.n	8018ec0 <_strtoul_l.isra.0+0x54>
 8018e94:	2c30      	cmp	r4, #48	@ 0x30
 8018e96:	d10d      	bne.n	8018eb4 <_strtoul_l.isra.0+0x48>
 8018e98:	7828      	ldrb	r0, [r5, #0]
 8018e9a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8018e9e:	2858      	cmp	r0, #88	@ 0x58
 8018ea0:	d108      	bne.n	8018eb4 <_strtoul_l.isra.0+0x48>
 8018ea2:	786c      	ldrb	r4, [r5, #1]
 8018ea4:	3502      	adds	r5, #2
 8018ea6:	2310      	movs	r3, #16
 8018ea8:	e00a      	b.n	8018ec0 <_strtoul_l.isra.0+0x54>
 8018eaa:	2c2b      	cmp	r4, #43	@ 0x2b
 8018eac:	bf04      	itt	eq
 8018eae:	782c      	ldrbeq	r4, [r5, #0]
 8018eb0:	1c85      	addeq	r5, r0, #2
 8018eb2:	e7ec      	b.n	8018e8e <_strtoul_l.isra.0+0x22>
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	d1f6      	bne.n	8018ea6 <_strtoul_l.isra.0+0x3a>
 8018eb8:	2c30      	cmp	r4, #48	@ 0x30
 8018eba:	bf14      	ite	ne
 8018ebc:	230a      	movne	r3, #10
 8018ebe:	2308      	moveq	r3, #8
 8018ec0:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8018ec4:	2600      	movs	r6, #0
 8018ec6:	fbb8 f8f3 	udiv	r8, r8, r3
 8018eca:	fb03 f908 	mul.w	r9, r3, r8
 8018ece:	ea6f 0909 	mvn.w	r9, r9
 8018ed2:	4630      	mov	r0, r6
 8018ed4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8018ed8:	f1bc 0f09 	cmp.w	ip, #9
 8018edc:	d810      	bhi.n	8018f00 <_strtoul_l.isra.0+0x94>
 8018ede:	4664      	mov	r4, ip
 8018ee0:	42a3      	cmp	r3, r4
 8018ee2:	dd1e      	ble.n	8018f22 <_strtoul_l.isra.0+0xb6>
 8018ee4:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8018ee8:	d007      	beq.n	8018efa <_strtoul_l.isra.0+0x8e>
 8018eea:	4580      	cmp	r8, r0
 8018eec:	d316      	bcc.n	8018f1c <_strtoul_l.isra.0+0xb0>
 8018eee:	d101      	bne.n	8018ef4 <_strtoul_l.isra.0+0x88>
 8018ef0:	45a1      	cmp	r9, r4
 8018ef2:	db13      	blt.n	8018f1c <_strtoul_l.isra.0+0xb0>
 8018ef4:	fb00 4003 	mla	r0, r0, r3, r4
 8018ef8:	2601      	movs	r6, #1
 8018efa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018efe:	e7e9      	b.n	8018ed4 <_strtoul_l.isra.0+0x68>
 8018f00:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8018f04:	f1bc 0f19 	cmp.w	ip, #25
 8018f08:	d801      	bhi.n	8018f0e <_strtoul_l.isra.0+0xa2>
 8018f0a:	3c37      	subs	r4, #55	@ 0x37
 8018f0c:	e7e8      	b.n	8018ee0 <_strtoul_l.isra.0+0x74>
 8018f0e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8018f12:	f1bc 0f19 	cmp.w	ip, #25
 8018f16:	d804      	bhi.n	8018f22 <_strtoul_l.isra.0+0xb6>
 8018f18:	3c57      	subs	r4, #87	@ 0x57
 8018f1a:	e7e1      	b.n	8018ee0 <_strtoul_l.isra.0+0x74>
 8018f1c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8018f20:	e7eb      	b.n	8018efa <_strtoul_l.isra.0+0x8e>
 8018f22:	1c73      	adds	r3, r6, #1
 8018f24:	d106      	bne.n	8018f34 <_strtoul_l.isra.0+0xc8>
 8018f26:	2322      	movs	r3, #34	@ 0x22
 8018f28:	f8ce 3000 	str.w	r3, [lr]
 8018f2c:	4630      	mov	r0, r6
 8018f2e:	b932      	cbnz	r2, 8018f3e <_strtoul_l.isra.0+0xd2>
 8018f30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018f34:	b107      	cbz	r7, 8018f38 <_strtoul_l.isra.0+0xcc>
 8018f36:	4240      	negs	r0, r0
 8018f38:	2a00      	cmp	r2, #0
 8018f3a:	d0f9      	beq.n	8018f30 <_strtoul_l.isra.0+0xc4>
 8018f3c:	b106      	cbz	r6, 8018f40 <_strtoul_l.isra.0+0xd4>
 8018f3e:	1e69      	subs	r1, r5, #1
 8018f40:	6011      	str	r1, [r2, #0]
 8018f42:	e7f5      	b.n	8018f30 <_strtoul_l.isra.0+0xc4>
 8018f44:	0801aff7 	.word	0x0801aff7

08018f48 <strtoul>:
 8018f48:	4613      	mov	r3, r2
 8018f4a:	460a      	mov	r2, r1
 8018f4c:	4601      	mov	r1, r0
 8018f4e:	4802      	ldr	r0, [pc, #8]	@ (8018f58 <strtoul+0x10>)
 8018f50:	6800      	ldr	r0, [r0, #0]
 8018f52:	f7ff bf8b 	b.w	8018e6c <_strtoul_l.isra.0>
 8018f56:	bf00      	nop
 8018f58:	20000194 	.word	0x20000194

08018f5c <std>:
 8018f5c:	2300      	movs	r3, #0
 8018f5e:	b510      	push	{r4, lr}
 8018f60:	4604      	mov	r4, r0
 8018f62:	e9c0 3300 	strd	r3, r3, [r0]
 8018f66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018f6a:	6083      	str	r3, [r0, #8]
 8018f6c:	8181      	strh	r1, [r0, #12]
 8018f6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8018f70:	81c2      	strh	r2, [r0, #14]
 8018f72:	6183      	str	r3, [r0, #24]
 8018f74:	4619      	mov	r1, r3
 8018f76:	2208      	movs	r2, #8
 8018f78:	305c      	adds	r0, #92	@ 0x5c
 8018f7a:	f000 f9a3 	bl	80192c4 <memset>
 8018f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8018fb4 <std+0x58>)
 8018f80:	6263      	str	r3, [r4, #36]	@ 0x24
 8018f82:	4b0d      	ldr	r3, [pc, #52]	@ (8018fb8 <std+0x5c>)
 8018f84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018f86:	4b0d      	ldr	r3, [pc, #52]	@ (8018fbc <std+0x60>)
 8018f88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8018fc0 <std+0x64>)
 8018f8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8018f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8018fc4 <std+0x68>)
 8018f90:	6224      	str	r4, [r4, #32]
 8018f92:	429c      	cmp	r4, r3
 8018f94:	d006      	beq.n	8018fa4 <std+0x48>
 8018f96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018f9a:	4294      	cmp	r4, r2
 8018f9c:	d002      	beq.n	8018fa4 <std+0x48>
 8018f9e:	33d0      	adds	r3, #208	@ 0xd0
 8018fa0:	429c      	cmp	r4, r3
 8018fa2:	d105      	bne.n	8018fb0 <std+0x54>
 8018fa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018fac:	f000 ba48 	b.w	8019440 <__retarget_lock_init_recursive>
 8018fb0:	bd10      	pop	{r4, pc}
 8018fb2:	bf00      	nop
 8018fb4:	08019171 	.word	0x08019171
 8018fb8:	08019193 	.word	0x08019193
 8018fbc:	080191cb 	.word	0x080191cb
 8018fc0:	080191ef 	.word	0x080191ef
 8018fc4:	2000af00 	.word	0x2000af00

08018fc8 <stdio_exit_handler>:
 8018fc8:	4a02      	ldr	r2, [pc, #8]	@ (8018fd4 <stdio_exit_handler+0xc>)
 8018fca:	4903      	ldr	r1, [pc, #12]	@ (8018fd8 <stdio_exit_handler+0x10>)
 8018fcc:	4803      	ldr	r0, [pc, #12]	@ (8018fdc <stdio_exit_handler+0x14>)
 8018fce:	f000 b869 	b.w	80190a4 <_fwalk_sglue>
 8018fd2:	bf00      	nop
 8018fd4:	20000188 	.word	0x20000188
 8018fd8:	08019ec1 	.word	0x08019ec1
 8018fdc:	20000198 	.word	0x20000198

08018fe0 <cleanup_stdio>:
 8018fe0:	6841      	ldr	r1, [r0, #4]
 8018fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8019014 <cleanup_stdio+0x34>)
 8018fe4:	4299      	cmp	r1, r3
 8018fe6:	b510      	push	{r4, lr}
 8018fe8:	4604      	mov	r4, r0
 8018fea:	d001      	beq.n	8018ff0 <cleanup_stdio+0x10>
 8018fec:	f000 ff68 	bl	8019ec0 <_fflush_r>
 8018ff0:	68a1      	ldr	r1, [r4, #8]
 8018ff2:	4b09      	ldr	r3, [pc, #36]	@ (8019018 <cleanup_stdio+0x38>)
 8018ff4:	4299      	cmp	r1, r3
 8018ff6:	d002      	beq.n	8018ffe <cleanup_stdio+0x1e>
 8018ff8:	4620      	mov	r0, r4
 8018ffa:	f000 ff61 	bl	8019ec0 <_fflush_r>
 8018ffe:	68e1      	ldr	r1, [r4, #12]
 8019000:	4b06      	ldr	r3, [pc, #24]	@ (801901c <cleanup_stdio+0x3c>)
 8019002:	4299      	cmp	r1, r3
 8019004:	d004      	beq.n	8019010 <cleanup_stdio+0x30>
 8019006:	4620      	mov	r0, r4
 8019008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801900c:	f000 bf58 	b.w	8019ec0 <_fflush_r>
 8019010:	bd10      	pop	{r4, pc}
 8019012:	bf00      	nop
 8019014:	2000af00 	.word	0x2000af00
 8019018:	2000af68 	.word	0x2000af68
 801901c:	2000afd0 	.word	0x2000afd0

08019020 <global_stdio_init.part.0>:
 8019020:	b510      	push	{r4, lr}
 8019022:	4b0b      	ldr	r3, [pc, #44]	@ (8019050 <global_stdio_init.part.0+0x30>)
 8019024:	4c0b      	ldr	r4, [pc, #44]	@ (8019054 <global_stdio_init.part.0+0x34>)
 8019026:	4a0c      	ldr	r2, [pc, #48]	@ (8019058 <global_stdio_init.part.0+0x38>)
 8019028:	601a      	str	r2, [r3, #0]
 801902a:	4620      	mov	r0, r4
 801902c:	2200      	movs	r2, #0
 801902e:	2104      	movs	r1, #4
 8019030:	f7ff ff94 	bl	8018f5c <std>
 8019034:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019038:	2201      	movs	r2, #1
 801903a:	2109      	movs	r1, #9
 801903c:	f7ff ff8e 	bl	8018f5c <std>
 8019040:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019044:	2202      	movs	r2, #2
 8019046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801904a:	2112      	movs	r1, #18
 801904c:	f7ff bf86 	b.w	8018f5c <std>
 8019050:	2000b038 	.word	0x2000b038
 8019054:	2000af00 	.word	0x2000af00
 8019058:	08018fc9 	.word	0x08018fc9

0801905c <__sfp_lock_acquire>:
 801905c:	4801      	ldr	r0, [pc, #4]	@ (8019064 <__sfp_lock_acquire+0x8>)
 801905e:	f000 b9f0 	b.w	8019442 <__retarget_lock_acquire_recursive>
 8019062:	bf00      	nop
 8019064:	2000b042 	.word	0x2000b042

08019068 <__sfp_lock_release>:
 8019068:	4801      	ldr	r0, [pc, #4]	@ (8019070 <__sfp_lock_release+0x8>)
 801906a:	f000 b9eb 	b.w	8019444 <__retarget_lock_release_recursive>
 801906e:	bf00      	nop
 8019070:	2000b042 	.word	0x2000b042

08019074 <__sinit>:
 8019074:	b510      	push	{r4, lr}
 8019076:	4604      	mov	r4, r0
 8019078:	f7ff fff0 	bl	801905c <__sfp_lock_acquire>
 801907c:	6a23      	ldr	r3, [r4, #32]
 801907e:	b11b      	cbz	r3, 8019088 <__sinit+0x14>
 8019080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019084:	f7ff bff0 	b.w	8019068 <__sfp_lock_release>
 8019088:	4b04      	ldr	r3, [pc, #16]	@ (801909c <__sinit+0x28>)
 801908a:	6223      	str	r3, [r4, #32]
 801908c:	4b04      	ldr	r3, [pc, #16]	@ (80190a0 <__sinit+0x2c>)
 801908e:	681b      	ldr	r3, [r3, #0]
 8019090:	2b00      	cmp	r3, #0
 8019092:	d1f5      	bne.n	8019080 <__sinit+0xc>
 8019094:	f7ff ffc4 	bl	8019020 <global_stdio_init.part.0>
 8019098:	e7f2      	b.n	8019080 <__sinit+0xc>
 801909a:	bf00      	nop
 801909c:	08018fe1 	.word	0x08018fe1
 80190a0:	2000b038 	.word	0x2000b038

080190a4 <_fwalk_sglue>:
 80190a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80190a8:	4607      	mov	r7, r0
 80190aa:	4688      	mov	r8, r1
 80190ac:	4614      	mov	r4, r2
 80190ae:	2600      	movs	r6, #0
 80190b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80190b4:	f1b9 0901 	subs.w	r9, r9, #1
 80190b8:	d505      	bpl.n	80190c6 <_fwalk_sglue+0x22>
 80190ba:	6824      	ldr	r4, [r4, #0]
 80190bc:	2c00      	cmp	r4, #0
 80190be:	d1f7      	bne.n	80190b0 <_fwalk_sglue+0xc>
 80190c0:	4630      	mov	r0, r6
 80190c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80190c6:	89ab      	ldrh	r3, [r5, #12]
 80190c8:	2b01      	cmp	r3, #1
 80190ca:	d907      	bls.n	80190dc <_fwalk_sglue+0x38>
 80190cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80190d0:	3301      	adds	r3, #1
 80190d2:	d003      	beq.n	80190dc <_fwalk_sglue+0x38>
 80190d4:	4629      	mov	r1, r5
 80190d6:	4638      	mov	r0, r7
 80190d8:	47c0      	blx	r8
 80190da:	4306      	orrs	r6, r0
 80190dc:	3568      	adds	r5, #104	@ 0x68
 80190de:	e7e9      	b.n	80190b4 <_fwalk_sglue+0x10>

080190e0 <iprintf>:
 80190e0:	b40f      	push	{r0, r1, r2, r3}
 80190e2:	b507      	push	{r0, r1, r2, lr}
 80190e4:	4906      	ldr	r1, [pc, #24]	@ (8019100 <iprintf+0x20>)
 80190e6:	ab04      	add	r3, sp, #16
 80190e8:	6808      	ldr	r0, [r1, #0]
 80190ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80190ee:	6881      	ldr	r1, [r0, #8]
 80190f0:	9301      	str	r3, [sp, #4]
 80190f2:	f000 fbbd 	bl	8019870 <_vfiprintf_r>
 80190f6:	b003      	add	sp, #12
 80190f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80190fc:	b004      	add	sp, #16
 80190fe:	4770      	bx	lr
 8019100:	20000194 	.word	0x20000194

08019104 <sniprintf>:
 8019104:	b40c      	push	{r2, r3}
 8019106:	b530      	push	{r4, r5, lr}
 8019108:	4b18      	ldr	r3, [pc, #96]	@ (801916c <sniprintf+0x68>)
 801910a:	1e0c      	subs	r4, r1, #0
 801910c:	681d      	ldr	r5, [r3, #0]
 801910e:	b09d      	sub	sp, #116	@ 0x74
 8019110:	da08      	bge.n	8019124 <sniprintf+0x20>
 8019112:	238b      	movs	r3, #139	@ 0x8b
 8019114:	602b      	str	r3, [r5, #0]
 8019116:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801911a:	b01d      	add	sp, #116	@ 0x74
 801911c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019120:	b002      	add	sp, #8
 8019122:	4770      	bx	lr
 8019124:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019128:	f8ad 3014 	strh.w	r3, [sp, #20]
 801912c:	f04f 0300 	mov.w	r3, #0
 8019130:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019132:	bf14      	ite	ne
 8019134:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019138:	4623      	moveq	r3, r4
 801913a:	9304      	str	r3, [sp, #16]
 801913c:	9307      	str	r3, [sp, #28]
 801913e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019142:	9002      	str	r0, [sp, #8]
 8019144:	9006      	str	r0, [sp, #24]
 8019146:	f8ad 3016 	strh.w	r3, [sp, #22]
 801914a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801914c:	ab21      	add	r3, sp, #132	@ 0x84
 801914e:	a902      	add	r1, sp, #8
 8019150:	4628      	mov	r0, r5
 8019152:	9301      	str	r3, [sp, #4]
 8019154:	f000 fa66 	bl	8019624 <_svfiprintf_r>
 8019158:	1c43      	adds	r3, r0, #1
 801915a:	bfbc      	itt	lt
 801915c:	238b      	movlt	r3, #139	@ 0x8b
 801915e:	602b      	strlt	r3, [r5, #0]
 8019160:	2c00      	cmp	r4, #0
 8019162:	d0da      	beq.n	801911a <sniprintf+0x16>
 8019164:	9b02      	ldr	r3, [sp, #8]
 8019166:	2200      	movs	r2, #0
 8019168:	701a      	strb	r2, [r3, #0]
 801916a:	e7d6      	b.n	801911a <sniprintf+0x16>
 801916c:	20000194 	.word	0x20000194

08019170 <__sread>:
 8019170:	b510      	push	{r4, lr}
 8019172:	460c      	mov	r4, r1
 8019174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019178:	f000 f904 	bl	8019384 <_read_r>
 801917c:	2800      	cmp	r0, #0
 801917e:	bfab      	itete	ge
 8019180:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019182:	89a3      	ldrhlt	r3, [r4, #12]
 8019184:	181b      	addge	r3, r3, r0
 8019186:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801918a:	bfac      	ite	ge
 801918c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801918e:	81a3      	strhlt	r3, [r4, #12]
 8019190:	bd10      	pop	{r4, pc}

08019192 <__swrite>:
 8019192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019196:	461f      	mov	r7, r3
 8019198:	898b      	ldrh	r3, [r1, #12]
 801919a:	05db      	lsls	r3, r3, #23
 801919c:	4605      	mov	r5, r0
 801919e:	460c      	mov	r4, r1
 80191a0:	4616      	mov	r6, r2
 80191a2:	d505      	bpl.n	80191b0 <__swrite+0x1e>
 80191a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191a8:	2302      	movs	r3, #2
 80191aa:	2200      	movs	r2, #0
 80191ac:	f000 f8d8 	bl	8019360 <_lseek_r>
 80191b0:	89a3      	ldrh	r3, [r4, #12]
 80191b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80191b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80191ba:	81a3      	strh	r3, [r4, #12]
 80191bc:	4632      	mov	r2, r6
 80191be:	463b      	mov	r3, r7
 80191c0:	4628      	mov	r0, r5
 80191c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80191c6:	f000 b8ff 	b.w	80193c8 <_write_r>

080191ca <__sseek>:
 80191ca:	b510      	push	{r4, lr}
 80191cc:	460c      	mov	r4, r1
 80191ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191d2:	f000 f8c5 	bl	8019360 <_lseek_r>
 80191d6:	1c43      	adds	r3, r0, #1
 80191d8:	89a3      	ldrh	r3, [r4, #12]
 80191da:	bf15      	itete	ne
 80191dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80191de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80191e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80191e6:	81a3      	strheq	r3, [r4, #12]
 80191e8:	bf18      	it	ne
 80191ea:	81a3      	strhne	r3, [r4, #12]
 80191ec:	bd10      	pop	{r4, pc}

080191ee <__sclose>:
 80191ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191f2:	f000 b8a5 	b.w	8019340 <_close_r>

080191f6 <_vsniprintf_r>:
 80191f6:	b530      	push	{r4, r5, lr}
 80191f8:	4614      	mov	r4, r2
 80191fa:	2c00      	cmp	r4, #0
 80191fc:	b09b      	sub	sp, #108	@ 0x6c
 80191fe:	4605      	mov	r5, r0
 8019200:	461a      	mov	r2, r3
 8019202:	da05      	bge.n	8019210 <_vsniprintf_r+0x1a>
 8019204:	238b      	movs	r3, #139	@ 0x8b
 8019206:	6003      	str	r3, [r0, #0]
 8019208:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801920c:	b01b      	add	sp, #108	@ 0x6c
 801920e:	bd30      	pop	{r4, r5, pc}
 8019210:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019214:	f8ad 300c 	strh.w	r3, [sp, #12]
 8019218:	f04f 0300 	mov.w	r3, #0
 801921c:	9319      	str	r3, [sp, #100]	@ 0x64
 801921e:	bf14      	ite	ne
 8019220:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019224:	4623      	moveq	r3, r4
 8019226:	9302      	str	r3, [sp, #8]
 8019228:	9305      	str	r3, [sp, #20]
 801922a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801922e:	9100      	str	r1, [sp, #0]
 8019230:	9104      	str	r1, [sp, #16]
 8019232:	f8ad 300e 	strh.w	r3, [sp, #14]
 8019236:	4669      	mov	r1, sp
 8019238:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801923a:	f000 f9f3 	bl	8019624 <_svfiprintf_r>
 801923e:	1c43      	adds	r3, r0, #1
 8019240:	bfbc      	itt	lt
 8019242:	238b      	movlt	r3, #139	@ 0x8b
 8019244:	602b      	strlt	r3, [r5, #0]
 8019246:	2c00      	cmp	r4, #0
 8019248:	d0e0      	beq.n	801920c <_vsniprintf_r+0x16>
 801924a:	9b00      	ldr	r3, [sp, #0]
 801924c:	2200      	movs	r2, #0
 801924e:	701a      	strb	r2, [r3, #0]
 8019250:	e7dc      	b.n	801920c <_vsniprintf_r+0x16>
	...

08019254 <vsniprintf>:
 8019254:	b507      	push	{r0, r1, r2, lr}
 8019256:	9300      	str	r3, [sp, #0]
 8019258:	4613      	mov	r3, r2
 801925a:	460a      	mov	r2, r1
 801925c:	4601      	mov	r1, r0
 801925e:	4803      	ldr	r0, [pc, #12]	@ (801926c <vsniprintf+0x18>)
 8019260:	6800      	ldr	r0, [r0, #0]
 8019262:	f7ff ffc8 	bl	80191f6 <_vsniprintf_r>
 8019266:	b003      	add	sp, #12
 8019268:	f85d fb04 	ldr.w	pc, [sp], #4
 801926c:	20000194 	.word	0x20000194

08019270 <memcmp>:
 8019270:	b510      	push	{r4, lr}
 8019272:	3901      	subs	r1, #1
 8019274:	4402      	add	r2, r0
 8019276:	4290      	cmp	r0, r2
 8019278:	d101      	bne.n	801927e <memcmp+0xe>
 801927a:	2000      	movs	r0, #0
 801927c:	e005      	b.n	801928a <memcmp+0x1a>
 801927e:	7803      	ldrb	r3, [r0, #0]
 8019280:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019284:	42a3      	cmp	r3, r4
 8019286:	d001      	beq.n	801928c <memcmp+0x1c>
 8019288:	1b18      	subs	r0, r3, r4
 801928a:	bd10      	pop	{r4, pc}
 801928c:	3001      	adds	r0, #1
 801928e:	e7f2      	b.n	8019276 <memcmp+0x6>

08019290 <memmove>:
 8019290:	4288      	cmp	r0, r1
 8019292:	b510      	push	{r4, lr}
 8019294:	eb01 0402 	add.w	r4, r1, r2
 8019298:	d902      	bls.n	80192a0 <memmove+0x10>
 801929a:	4284      	cmp	r4, r0
 801929c:	4623      	mov	r3, r4
 801929e:	d807      	bhi.n	80192b0 <memmove+0x20>
 80192a0:	1e43      	subs	r3, r0, #1
 80192a2:	42a1      	cmp	r1, r4
 80192a4:	d008      	beq.n	80192b8 <memmove+0x28>
 80192a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80192aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80192ae:	e7f8      	b.n	80192a2 <memmove+0x12>
 80192b0:	4402      	add	r2, r0
 80192b2:	4601      	mov	r1, r0
 80192b4:	428a      	cmp	r2, r1
 80192b6:	d100      	bne.n	80192ba <memmove+0x2a>
 80192b8:	bd10      	pop	{r4, pc}
 80192ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80192be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80192c2:	e7f7      	b.n	80192b4 <memmove+0x24>

080192c4 <memset>:
 80192c4:	4402      	add	r2, r0
 80192c6:	4603      	mov	r3, r0
 80192c8:	4293      	cmp	r3, r2
 80192ca:	d100      	bne.n	80192ce <memset+0xa>
 80192cc:	4770      	bx	lr
 80192ce:	f803 1b01 	strb.w	r1, [r3], #1
 80192d2:	e7f9      	b.n	80192c8 <memset+0x4>

080192d4 <strchr>:
 80192d4:	b2c9      	uxtb	r1, r1
 80192d6:	4603      	mov	r3, r0
 80192d8:	4618      	mov	r0, r3
 80192da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80192de:	b112      	cbz	r2, 80192e6 <strchr+0x12>
 80192e0:	428a      	cmp	r2, r1
 80192e2:	d1f9      	bne.n	80192d8 <strchr+0x4>
 80192e4:	4770      	bx	lr
 80192e6:	2900      	cmp	r1, #0
 80192e8:	bf18      	it	ne
 80192ea:	2000      	movne	r0, #0
 80192ec:	4770      	bx	lr

080192ee <strncmp>:
 80192ee:	b510      	push	{r4, lr}
 80192f0:	b16a      	cbz	r2, 801930e <strncmp+0x20>
 80192f2:	3901      	subs	r1, #1
 80192f4:	1884      	adds	r4, r0, r2
 80192f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80192fa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80192fe:	429a      	cmp	r2, r3
 8019300:	d103      	bne.n	801930a <strncmp+0x1c>
 8019302:	42a0      	cmp	r0, r4
 8019304:	d001      	beq.n	801930a <strncmp+0x1c>
 8019306:	2a00      	cmp	r2, #0
 8019308:	d1f5      	bne.n	80192f6 <strncmp+0x8>
 801930a:	1ad0      	subs	r0, r2, r3
 801930c:	bd10      	pop	{r4, pc}
 801930e:	4610      	mov	r0, r2
 8019310:	e7fc      	b.n	801930c <strncmp+0x1e>

08019312 <strstr>:
 8019312:	780a      	ldrb	r2, [r1, #0]
 8019314:	b570      	push	{r4, r5, r6, lr}
 8019316:	b96a      	cbnz	r2, 8019334 <strstr+0x22>
 8019318:	bd70      	pop	{r4, r5, r6, pc}
 801931a:	429a      	cmp	r2, r3
 801931c:	d109      	bne.n	8019332 <strstr+0x20>
 801931e:	460c      	mov	r4, r1
 8019320:	4605      	mov	r5, r0
 8019322:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019326:	2b00      	cmp	r3, #0
 8019328:	d0f6      	beq.n	8019318 <strstr+0x6>
 801932a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801932e:	429e      	cmp	r6, r3
 8019330:	d0f7      	beq.n	8019322 <strstr+0x10>
 8019332:	3001      	adds	r0, #1
 8019334:	7803      	ldrb	r3, [r0, #0]
 8019336:	2b00      	cmp	r3, #0
 8019338:	d1ef      	bne.n	801931a <strstr+0x8>
 801933a:	4618      	mov	r0, r3
 801933c:	e7ec      	b.n	8019318 <strstr+0x6>
	...

08019340 <_close_r>:
 8019340:	b538      	push	{r3, r4, r5, lr}
 8019342:	4d06      	ldr	r5, [pc, #24]	@ (801935c <_close_r+0x1c>)
 8019344:	2300      	movs	r3, #0
 8019346:	4604      	mov	r4, r0
 8019348:	4608      	mov	r0, r1
 801934a:	602b      	str	r3, [r5, #0]
 801934c:	f7e9 fd2e 	bl	8002dac <_close>
 8019350:	1c43      	adds	r3, r0, #1
 8019352:	d102      	bne.n	801935a <_close_r+0x1a>
 8019354:	682b      	ldr	r3, [r5, #0]
 8019356:	b103      	cbz	r3, 801935a <_close_r+0x1a>
 8019358:	6023      	str	r3, [r4, #0]
 801935a:	bd38      	pop	{r3, r4, r5, pc}
 801935c:	2000b03c 	.word	0x2000b03c

08019360 <_lseek_r>:
 8019360:	b538      	push	{r3, r4, r5, lr}
 8019362:	4d07      	ldr	r5, [pc, #28]	@ (8019380 <_lseek_r+0x20>)
 8019364:	4604      	mov	r4, r0
 8019366:	4608      	mov	r0, r1
 8019368:	4611      	mov	r1, r2
 801936a:	2200      	movs	r2, #0
 801936c:	602a      	str	r2, [r5, #0]
 801936e:	461a      	mov	r2, r3
 8019370:	f7e9 fd43 	bl	8002dfa <_lseek>
 8019374:	1c43      	adds	r3, r0, #1
 8019376:	d102      	bne.n	801937e <_lseek_r+0x1e>
 8019378:	682b      	ldr	r3, [r5, #0]
 801937a:	b103      	cbz	r3, 801937e <_lseek_r+0x1e>
 801937c:	6023      	str	r3, [r4, #0]
 801937e:	bd38      	pop	{r3, r4, r5, pc}
 8019380:	2000b03c 	.word	0x2000b03c

08019384 <_read_r>:
 8019384:	b538      	push	{r3, r4, r5, lr}
 8019386:	4d07      	ldr	r5, [pc, #28]	@ (80193a4 <_read_r+0x20>)
 8019388:	4604      	mov	r4, r0
 801938a:	4608      	mov	r0, r1
 801938c:	4611      	mov	r1, r2
 801938e:	2200      	movs	r2, #0
 8019390:	602a      	str	r2, [r5, #0]
 8019392:	461a      	mov	r2, r3
 8019394:	f7e9 fcd1 	bl	8002d3a <_read>
 8019398:	1c43      	adds	r3, r0, #1
 801939a:	d102      	bne.n	80193a2 <_read_r+0x1e>
 801939c:	682b      	ldr	r3, [r5, #0]
 801939e:	b103      	cbz	r3, 80193a2 <_read_r+0x1e>
 80193a0:	6023      	str	r3, [r4, #0]
 80193a2:	bd38      	pop	{r3, r4, r5, pc}
 80193a4:	2000b03c 	.word	0x2000b03c

080193a8 <_sbrk_r>:
 80193a8:	b538      	push	{r3, r4, r5, lr}
 80193aa:	4d06      	ldr	r5, [pc, #24]	@ (80193c4 <_sbrk_r+0x1c>)
 80193ac:	2300      	movs	r3, #0
 80193ae:	4604      	mov	r4, r0
 80193b0:	4608      	mov	r0, r1
 80193b2:	602b      	str	r3, [r5, #0]
 80193b4:	f7e9 fd2e 	bl	8002e14 <_sbrk>
 80193b8:	1c43      	adds	r3, r0, #1
 80193ba:	d102      	bne.n	80193c2 <_sbrk_r+0x1a>
 80193bc:	682b      	ldr	r3, [r5, #0]
 80193be:	b103      	cbz	r3, 80193c2 <_sbrk_r+0x1a>
 80193c0:	6023      	str	r3, [r4, #0]
 80193c2:	bd38      	pop	{r3, r4, r5, pc}
 80193c4:	2000b03c 	.word	0x2000b03c

080193c8 <_write_r>:
 80193c8:	b538      	push	{r3, r4, r5, lr}
 80193ca:	4d07      	ldr	r5, [pc, #28]	@ (80193e8 <_write_r+0x20>)
 80193cc:	4604      	mov	r4, r0
 80193ce:	4608      	mov	r0, r1
 80193d0:	4611      	mov	r1, r2
 80193d2:	2200      	movs	r2, #0
 80193d4:	602a      	str	r2, [r5, #0]
 80193d6:	461a      	mov	r2, r3
 80193d8:	f7e9 fccc 	bl	8002d74 <_write>
 80193dc:	1c43      	adds	r3, r0, #1
 80193de:	d102      	bne.n	80193e6 <_write_r+0x1e>
 80193e0:	682b      	ldr	r3, [r5, #0]
 80193e2:	b103      	cbz	r3, 80193e6 <_write_r+0x1e>
 80193e4:	6023      	str	r3, [r4, #0]
 80193e6:	bd38      	pop	{r3, r4, r5, pc}
 80193e8:	2000b03c 	.word	0x2000b03c

080193ec <__errno>:
 80193ec:	4b01      	ldr	r3, [pc, #4]	@ (80193f4 <__errno+0x8>)
 80193ee:	6818      	ldr	r0, [r3, #0]
 80193f0:	4770      	bx	lr
 80193f2:	bf00      	nop
 80193f4:	20000194 	.word	0x20000194

080193f8 <__libc_init_array>:
 80193f8:	b570      	push	{r4, r5, r6, lr}
 80193fa:	4d0d      	ldr	r5, [pc, #52]	@ (8019430 <__libc_init_array+0x38>)
 80193fc:	4c0d      	ldr	r4, [pc, #52]	@ (8019434 <__libc_init_array+0x3c>)
 80193fe:	1b64      	subs	r4, r4, r5
 8019400:	10a4      	asrs	r4, r4, #2
 8019402:	2600      	movs	r6, #0
 8019404:	42a6      	cmp	r6, r4
 8019406:	d109      	bne.n	801941c <__libc_init_array+0x24>
 8019408:	4d0b      	ldr	r5, [pc, #44]	@ (8019438 <__libc_init_array+0x40>)
 801940a:	4c0c      	ldr	r4, [pc, #48]	@ (801943c <__libc_init_array+0x44>)
 801940c:	f000 fef6 	bl	801a1fc <_init>
 8019410:	1b64      	subs	r4, r4, r5
 8019412:	10a4      	asrs	r4, r4, #2
 8019414:	2600      	movs	r6, #0
 8019416:	42a6      	cmp	r6, r4
 8019418:	d105      	bne.n	8019426 <__libc_init_array+0x2e>
 801941a:	bd70      	pop	{r4, r5, r6, pc}
 801941c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019420:	4798      	blx	r3
 8019422:	3601      	adds	r6, #1
 8019424:	e7ee      	b.n	8019404 <__libc_init_array+0xc>
 8019426:	f855 3b04 	ldr.w	r3, [r5], #4
 801942a:	4798      	blx	r3
 801942c:	3601      	adds	r6, #1
 801942e:	e7f2      	b.n	8019416 <__libc_init_array+0x1e>
 8019430:	0801b100 	.word	0x0801b100
 8019434:	0801b100 	.word	0x0801b100
 8019438:	0801b100 	.word	0x0801b100
 801943c:	0801b10c 	.word	0x0801b10c

08019440 <__retarget_lock_init_recursive>:
 8019440:	4770      	bx	lr

08019442 <__retarget_lock_acquire_recursive>:
 8019442:	4770      	bx	lr

08019444 <__retarget_lock_release_recursive>:
 8019444:	4770      	bx	lr

08019446 <strcpy>:
 8019446:	4603      	mov	r3, r0
 8019448:	f811 2b01 	ldrb.w	r2, [r1], #1
 801944c:	f803 2b01 	strb.w	r2, [r3], #1
 8019450:	2a00      	cmp	r2, #0
 8019452:	d1f9      	bne.n	8019448 <strcpy+0x2>
 8019454:	4770      	bx	lr

08019456 <memcpy>:
 8019456:	440a      	add	r2, r1
 8019458:	4291      	cmp	r1, r2
 801945a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801945e:	d100      	bne.n	8019462 <memcpy+0xc>
 8019460:	4770      	bx	lr
 8019462:	b510      	push	{r4, lr}
 8019464:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019468:	f803 4f01 	strb.w	r4, [r3, #1]!
 801946c:	4291      	cmp	r1, r2
 801946e:	d1f9      	bne.n	8019464 <memcpy+0xe>
 8019470:	bd10      	pop	{r4, pc}
	...

08019474 <__assert_func>:
 8019474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019476:	4614      	mov	r4, r2
 8019478:	461a      	mov	r2, r3
 801947a:	4b09      	ldr	r3, [pc, #36]	@ (80194a0 <__assert_func+0x2c>)
 801947c:	681b      	ldr	r3, [r3, #0]
 801947e:	4605      	mov	r5, r0
 8019480:	68d8      	ldr	r0, [r3, #12]
 8019482:	b14c      	cbz	r4, 8019498 <__assert_func+0x24>
 8019484:	4b07      	ldr	r3, [pc, #28]	@ (80194a4 <__assert_func+0x30>)
 8019486:	9100      	str	r1, [sp, #0]
 8019488:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801948c:	4906      	ldr	r1, [pc, #24]	@ (80194a8 <__assert_func+0x34>)
 801948e:	462b      	mov	r3, r5
 8019490:	f000 fd3e 	bl	8019f10 <fiprintf>
 8019494:	f000 fde2 	bl	801a05c <abort>
 8019498:	4b04      	ldr	r3, [pc, #16]	@ (80194ac <__assert_func+0x38>)
 801949a:	461c      	mov	r4, r3
 801949c:	e7f3      	b.n	8019486 <__assert_func+0x12>
 801949e:	bf00      	nop
 80194a0:	20000194 	.word	0x20000194
 80194a4:	0801af87 	.word	0x0801af87
 80194a8:	0801af94 	.word	0x0801af94
 80194ac:	0801afc2 	.word	0x0801afc2

080194b0 <__env_lock>:
 80194b0:	4801      	ldr	r0, [pc, #4]	@ (80194b8 <__env_lock+0x8>)
 80194b2:	f7ff bfc6 	b.w	8019442 <__retarget_lock_acquire_recursive>
 80194b6:	bf00      	nop
 80194b8:	2000b040 	.word	0x2000b040

080194bc <__env_unlock>:
 80194bc:	4801      	ldr	r0, [pc, #4]	@ (80194c4 <__env_unlock+0x8>)
 80194be:	f7ff bfc1 	b.w	8019444 <__retarget_lock_release_recursive>
 80194c2:	bf00      	nop
 80194c4:	2000b040 	.word	0x2000b040

080194c8 <_free_r>:
 80194c8:	b538      	push	{r3, r4, r5, lr}
 80194ca:	4605      	mov	r5, r0
 80194cc:	2900      	cmp	r1, #0
 80194ce:	d041      	beq.n	8019554 <_free_r+0x8c>
 80194d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80194d4:	1f0c      	subs	r4, r1, #4
 80194d6:	2b00      	cmp	r3, #0
 80194d8:	bfb8      	it	lt
 80194da:	18e4      	addlt	r4, r4, r3
 80194dc:	f7ff fc18 	bl	8018d10 <__malloc_lock>
 80194e0:	4a1d      	ldr	r2, [pc, #116]	@ (8019558 <_free_r+0x90>)
 80194e2:	6813      	ldr	r3, [r2, #0]
 80194e4:	b933      	cbnz	r3, 80194f4 <_free_r+0x2c>
 80194e6:	6063      	str	r3, [r4, #4]
 80194e8:	6014      	str	r4, [r2, #0]
 80194ea:	4628      	mov	r0, r5
 80194ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80194f0:	f7ff bc14 	b.w	8018d1c <__malloc_unlock>
 80194f4:	42a3      	cmp	r3, r4
 80194f6:	d908      	bls.n	801950a <_free_r+0x42>
 80194f8:	6820      	ldr	r0, [r4, #0]
 80194fa:	1821      	adds	r1, r4, r0
 80194fc:	428b      	cmp	r3, r1
 80194fe:	bf01      	itttt	eq
 8019500:	6819      	ldreq	r1, [r3, #0]
 8019502:	685b      	ldreq	r3, [r3, #4]
 8019504:	1809      	addeq	r1, r1, r0
 8019506:	6021      	streq	r1, [r4, #0]
 8019508:	e7ed      	b.n	80194e6 <_free_r+0x1e>
 801950a:	461a      	mov	r2, r3
 801950c:	685b      	ldr	r3, [r3, #4]
 801950e:	b10b      	cbz	r3, 8019514 <_free_r+0x4c>
 8019510:	42a3      	cmp	r3, r4
 8019512:	d9fa      	bls.n	801950a <_free_r+0x42>
 8019514:	6811      	ldr	r1, [r2, #0]
 8019516:	1850      	adds	r0, r2, r1
 8019518:	42a0      	cmp	r0, r4
 801951a:	d10b      	bne.n	8019534 <_free_r+0x6c>
 801951c:	6820      	ldr	r0, [r4, #0]
 801951e:	4401      	add	r1, r0
 8019520:	1850      	adds	r0, r2, r1
 8019522:	4283      	cmp	r3, r0
 8019524:	6011      	str	r1, [r2, #0]
 8019526:	d1e0      	bne.n	80194ea <_free_r+0x22>
 8019528:	6818      	ldr	r0, [r3, #0]
 801952a:	685b      	ldr	r3, [r3, #4]
 801952c:	6053      	str	r3, [r2, #4]
 801952e:	4408      	add	r0, r1
 8019530:	6010      	str	r0, [r2, #0]
 8019532:	e7da      	b.n	80194ea <_free_r+0x22>
 8019534:	d902      	bls.n	801953c <_free_r+0x74>
 8019536:	230c      	movs	r3, #12
 8019538:	602b      	str	r3, [r5, #0]
 801953a:	e7d6      	b.n	80194ea <_free_r+0x22>
 801953c:	6820      	ldr	r0, [r4, #0]
 801953e:	1821      	adds	r1, r4, r0
 8019540:	428b      	cmp	r3, r1
 8019542:	bf04      	itt	eq
 8019544:	6819      	ldreq	r1, [r3, #0]
 8019546:	685b      	ldreq	r3, [r3, #4]
 8019548:	6063      	str	r3, [r4, #4]
 801954a:	bf04      	itt	eq
 801954c:	1809      	addeq	r1, r1, r0
 801954e:	6021      	streq	r1, [r4, #0]
 8019550:	6054      	str	r4, [r2, #4]
 8019552:	e7ca      	b.n	80194ea <_free_r+0x22>
 8019554:	bd38      	pop	{r3, r4, r5, pc}
 8019556:	bf00      	nop
 8019558:	2000aefc 	.word	0x2000aefc

0801955c <_malloc_usable_size_r>:
 801955c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019560:	1f18      	subs	r0, r3, #4
 8019562:	2b00      	cmp	r3, #0
 8019564:	bfbc      	itt	lt
 8019566:	580b      	ldrlt	r3, [r1, r0]
 8019568:	18c0      	addlt	r0, r0, r3
 801956a:	4770      	bx	lr

0801956c <__ssputs_r>:
 801956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019570:	688e      	ldr	r6, [r1, #8]
 8019572:	461f      	mov	r7, r3
 8019574:	42be      	cmp	r6, r7
 8019576:	680b      	ldr	r3, [r1, #0]
 8019578:	4682      	mov	sl, r0
 801957a:	460c      	mov	r4, r1
 801957c:	4690      	mov	r8, r2
 801957e:	d82d      	bhi.n	80195dc <__ssputs_r+0x70>
 8019580:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019584:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019588:	d026      	beq.n	80195d8 <__ssputs_r+0x6c>
 801958a:	6965      	ldr	r5, [r4, #20]
 801958c:	6909      	ldr	r1, [r1, #16]
 801958e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019592:	eba3 0901 	sub.w	r9, r3, r1
 8019596:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801959a:	1c7b      	adds	r3, r7, #1
 801959c:	444b      	add	r3, r9
 801959e:	106d      	asrs	r5, r5, #1
 80195a0:	429d      	cmp	r5, r3
 80195a2:	bf38      	it	cc
 80195a4:	461d      	movcc	r5, r3
 80195a6:	0553      	lsls	r3, r2, #21
 80195a8:	d527      	bpl.n	80195fa <__ssputs_r+0x8e>
 80195aa:	4629      	mov	r1, r5
 80195ac:	f7ff fb30 	bl	8018c10 <_malloc_r>
 80195b0:	4606      	mov	r6, r0
 80195b2:	b360      	cbz	r0, 801960e <__ssputs_r+0xa2>
 80195b4:	6921      	ldr	r1, [r4, #16]
 80195b6:	464a      	mov	r2, r9
 80195b8:	f7ff ff4d 	bl	8019456 <memcpy>
 80195bc:	89a3      	ldrh	r3, [r4, #12]
 80195be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80195c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80195c6:	81a3      	strh	r3, [r4, #12]
 80195c8:	6126      	str	r6, [r4, #16]
 80195ca:	6165      	str	r5, [r4, #20]
 80195cc:	444e      	add	r6, r9
 80195ce:	eba5 0509 	sub.w	r5, r5, r9
 80195d2:	6026      	str	r6, [r4, #0]
 80195d4:	60a5      	str	r5, [r4, #8]
 80195d6:	463e      	mov	r6, r7
 80195d8:	42be      	cmp	r6, r7
 80195da:	d900      	bls.n	80195de <__ssputs_r+0x72>
 80195dc:	463e      	mov	r6, r7
 80195de:	6820      	ldr	r0, [r4, #0]
 80195e0:	4632      	mov	r2, r6
 80195e2:	4641      	mov	r1, r8
 80195e4:	f7ff fe54 	bl	8019290 <memmove>
 80195e8:	68a3      	ldr	r3, [r4, #8]
 80195ea:	1b9b      	subs	r3, r3, r6
 80195ec:	60a3      	str	r3, [r4, #8]
 80195ee:	6823      	ldr	r3, [r4, #0]
 80195f0:	4433      	add	r3, r6
 80195f2:	6023      	str	r3, [r4, #0]
 80195f4:	2000      	movs	r0, #0
 80195f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80195fa:	462a      	mov	r2, r5
 80195fc:	f7ff fc08 	bl	8018e10 <_realloc_r>
 8019600:	4606      	mov	r6, r0
 8019602:	2800      	cmp	r0, #0
 8019604:	d1e0      	bne.n	80195c8 <__ssputs_r+0x5c>
 8019606:	6921      	ldr	r1, [r4, #16]
 8019608:	4650      	mov	r0, sl
 801960a:	f7ff ff5d 	bl	80194c8 <_free_r>
 801960e:	230c      	movs	r3, #12
 8019610:	f8ca 3000 	str.w	r3, [sl]
 8019614:	89a3      	ldrh	r3, [r4, #12]
 8019616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801961a:	81a3      	strh	r3, [r4, #12]
 801961c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019620:	e7e9      	b.n	80195f6 <__ssputs_r+0x8a>
	...

08019624 <_svfiprintf_r>:
 8019624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019628:	4698      	mov	r8, r3
 801962a:	898b      	ldrh	r3, [r1, #12]
 801962c:	061b      	lsls	r3, r3, #24
 801962e:	b09d      	sub	sp, #116	@ 0x74
 8019630:	4607      	mov	r7, r0
 8019632:	460d      	mov	r5, r1
 8019634:	4614      	mov	r4, r2
 8019636:	d510      	bpl.n	801965a <_svfiprintf_r+0x36>
 8019638:	690b      	ldr	r3, [r1, #16]
 801963a:	b973      	cbnz	r3, 801965a <_svfiprintf_r+0x36>
 801963c:	2140      	movs	r1, #64	@ 0x40
 801963e:	f7ff fae7 	bl	8018c10 <_malloc_r>
 8019642:	6028      	str	r0, [r5, #0]
 8019644:	6128      	str	r0, [r5, #16]
 8019646:	b930      	cbnz	r0, 8019656 <_svfiprintf_r+0x32>
 8019648:	230c      	movs	r3, #12
 801964a:	603b      	str	r3, [r7, #0]
 801964c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019650:	b01d      	add	sp, #116	@ 0x74
 8019652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019656:	2340      	movs	r3, #64	@ 0x40
 8019658:	616b      	str	r3, [r5, #20]
 801965a:	2300      	movs	r3, #0
 801965c:	9309      	str	r3, [sp, #36]	@ 0x24
 801965e:	2320      	movs	r3, #32
 8019660:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019664:	f8cd 800c 	str.w	r8, [sp, #12]
 8019668:	2330      	movs	r3, #48	@ 0x30
 801966a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019808 <_svfiprintf_r+0x1e4>
 801966e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019672:	f04f 0901 	mov.w	r9, #1
 8019676:	4623      	mov	r3, r4
 8019678:	469a      	mov	sl, r3
 801967a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801967e:	b10a      	cbz	r2, 8019684 <_svfiprintf_r+0x60>
 8019680:	2a25      	cmp	r2, #37	@ 0x25
 8019682:	d1f9      	bne.n	8019678 <_svfiprintf_r+0x54>
 8019684:	ebba 0b04 	subs.w	fp, sl, r4
 8019688:	d00b      	beq.n	80196a2 <_svfiprintf_r+0x7e>
 801968a:	465b      	mov	r3, fp
 801968c:	4622      	mov	r2, r4
 801968e:	4629      	mov	r1, r5
 8019690:	4638      	mov	r0, r7
 8019692:	f7ff ff6b 	bl	801956c <__ssputs_r>
 8019696:	3001      	adds	r0, #1
 8019698:	f000 80a7 	beq.w	80197ea <_svfiprintf_r+0x1c6>
 801969c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801969e:	445a      	add	r2, fp
 80196a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80196a2:	f89a 3000 	ldrb.w	r3, [sl]
 80196a6:	2b00      	cmp	r3, #0
 80196a8:	f000 809f 	beq.w	80197ea <_svfiprintf_r+0x1c6>
 80196ac:	2300      	movs	r3, #0
 80196ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80196b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80196b6:	f10a 0a01 	add.w	sl, sl, #1
 80196ba:	9304      	str	r3, [sp, #16]
 80196bc:	9307      	str	r3, [sp, #28]
 80196be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80196c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80196c4:	4654      	mov	r4, sl
 80196c6:	2205      	movs	r2, #5
 80196c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80196cc:	484e      	ldr	r0, [pc, #312]	@ (8019808 <_svfiprintf_r+0x1e4>)
 80196ce:	f7e6 fdbf 	bl	8000250 <memchr>
 80196d2:	9a04      	ldr	r2, [sp, #16]
 80196d4:	b9d8      	cbnz	r0, 801970e <_svfiprintf_r+0xea>
 80196d6:	06d0      	lsls	r0, r2, #27
 80196d8:	bf44      	itt	mi
 80196da:	2320      	movmi	r3, #32
 80196dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80196e0:	0711      	lsls	r1, r2, #28
 80196e2:	bf44      	itt	mi
 80196e4:	232b      	movmi	r3, #43	@ 0x2b
 80196e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80196ea:	f89a 3000 	ldrb.w	r3, [sl]
 80196ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80196f0:	d015      	beq.n	801971e <_svfiprintf_r+0xfa>
 80196f2:	9a07      	ldr	r2, [sp, #28]
 80196f4:	4654      	mov	r4, sl
 80196f6:	2000      	movs	r0, #0
 80196f8:	f04f 0c0a 	mov.w	ip, #10
 80196fc:	4621      	mov	r1, r4
 80196fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019702:	3b30      	subs	r3, #48	@ 0x30
 8019704:	2b09      	cmp	r3, #9
 8019706:	d94b      	bls.n	80197a0 <_svfiprintf_r+0x17c>
 8019708:	b1b0      	cbz	r0, 8019738 <_svfiprintf_r+0x114>
 801970a:	9207      	str	r2, [sp, #28]
 801970c:	e014      	b.n	8019738 <_svfiprintf_r+0x114>
 801970e:	eba0 0308 	sub.w	r3, r0, r8
 8019712:	fa09 f303 	lsl.w	r3, r9, r3
 8019716:	4313      	orrs	r3, r2
 8019718:	9304      	str	r3, [sp, #16]
 801971a:	46a2      	mov	sl, r4
 801971c:	e7d2      	b.n	80196c4 <_svfiprintf_r+0xa0>
 801971e:	9b03      	ldr	r3, [sp, #12]
 8019720:	1d19      	adds	r1, r3, #4
 8019722:	681b      	ldr	r3, [r3, #0]
 8019724:	9103      	str	r1, [sp, #12]
 8019726:	2b00      	cmp	r3, #0
 8019728:	bfbb      	ittet	lt
 801972a:	425b      	neglt	r3, r3
 801972c:	f042 0202 	orrlt.w	r2, r2, #2
 8019730:	9307      	strge	r3, [sp, #28]
 8019732:	9307      	strlt	r3, [sp, #28]
 8019734:	bfb8      	it	lt
 8019736:	9204      	strlt	r2, [sp, #16]
 8019738:	7823      	ldrb	r3, [r4, #0]
 801973a:	2b2e      	cmp	r3, #46	@ 0x2e
 801973c:	d10a      	bne.n	8019754 <_svfiprintf_r+0x130>
 801973e:	7863      	ldrb	r3, [r4, #1]
 8019740:	2b2a      	cmp	r3, #42	@ 0x2a
 8019742:	d132      	bne.n	80197aa <_svfiprintf_r+0x186>
 8019744:	9b03      	ldr	r3, [sp, #12]
 8019746:	1d1a      	adds	r2, r3, #4
 8019748:	681b      	ldr	r3, [r3, #0]
 801974a:	9203      	str	r2, [sp, #12]
 801974c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019750:	3402      	adds	r4, #2
 8019752:	9305      	str	r3, [sp, #20]
 8019754:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019818 <_svfiprintf_r+0x1f4>
 8019758:	7821      	ldrb	r1, [r4, #0]
 801975a:	2203      	movs	r2, #3
 801975c:	4650      	mov	r0, sl
 801975e:	f7e6 fd77 	bl	8000250 <memchr>
 8019762:	b138      	cbz	r0, 8019774 <_svfiprintf_r+0x150>
 8019764:	9b04      	ldr	r3, [sp, #16]
 8019766:	eba0 000a 	sub.w	r0, r0, sl
 801976a:	2240      	movs	r2, #64	@ 0x40
 801976c:	4082      	lsls	r2, r0
 801976e:	4313      	orrs	r3, r2
 8019770:	3401      	adds	r4, #1
 8019772:	9304      	str	r3, [sp, #16]
 8019774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019778:	4824      	ldr	r0, [pc, #144]	@ (801980c <_svfiprintf_r+0x1e8>)
 801977a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801977e:	2206      	movs	r2, #6
 8019780:	f7e6 fd66 	bl	8000250 <memchr>
 8019784:	2800      	cmp	r0, #0
 8019786:	d036      	beq.n	80197f6 <_svfiprintf_r+0x1d2>
 8019788:	4b21      	ldr	r3, [pc, #132]	@ (8019810 <_svfiprintf_r+0x1ec>)
 801978a:	bb1b      	cbnz	r3, 80197d4 <_svfiprintf_r+0x1b0>
 801978c:	9b03      	ldr	r3, [sp, #12]
 801978e:	3307      	adds	r3, #7
 8019790:	f023 0307 	bic.w	r3, r3, #7
 8019794:	3308      	adds	r3, #8
 8019796:	9303      	str	r3, [sp, #12]
 8019798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801979a:	4433      	add	r3, r6
 801979c:	9309      	str	r3, [sp, #36]	@ 0x24
 801979e:	e76a      	b.n	8019676 <_svfiprintf_r+0x52>
 80197a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80197a4:	460c      	mov	r4, r1
 80197a6:	2001      	movs	r0, #1
 80197a8:	e7a8      	b.n	80196fc <_svfiprintf_r+0xd8>
 80197aa:	2300      	movs	r3, #0
 80197ac:	3401      	adds	r4, #1
 80197ae:	9305      	str	r3, [sp, #20]
 80197b0:	4619      	mov	r1, r3
 80197b2:	f04f 0c0a 	mov.w	ip, #10
 80197b6:	4620      	mov	r0, r4
 80197b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80197bc:	3a30      	subs	r2, #48	@ 0x30
 80197be:	2a09      	cmp	r2, #9
 80197c0:	d903      	bls.n	80197ca <_svfiprintf_r+0x1a6>
 80197c2:	2b00      	cmp	r3, #0
 80197c4:	d0c6      	beq.n	8019754 <_svfiprintf_r+0x130>
 80197c6:	9105      	str	r1, [sp, #20]
 80197c8:	e7c4      	b.n	8019754 <_svfiprintf_r+0x130>
 80197ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80197ce:	4604      	mov	r4, r0
 80197d0:	2301      	movs	r3, #1
 80197d2:	e7f0      	b.n	80197b6 <_svfiprintf_r+0x192>
 80197d4:	ab03      	add	r3, sp, #12
 80197d6:	9300      	str	r3, [sp, #0]
 80197d8:	462a      	mov	r2, r5
 80197da:	4b0e      	ldr	r3, [pc, #56]	@ (8019814 <_svfiprintf_r+0x1f0>)
 80197dc:	a904      	add	r1, sp, #16
 80197de:	4638      	mov	r0, r7
 80197e0:	f3af 8000 	nop.w
 80197e4:	1c42      	adds	r2, r0, #1
 80197e6:	4606      	mov	r6, r0
 80197e8:	d1d6      	bne.n	8019798 <_svfiprintf_r+0x174>
 80197ea:	89ab      	ldrh	r3, [r5, #12]
 80197ec:	065b      	lsls	r3, r3, #25
 80197ee:	f53f af2d 	bmi.w	801964c <_svfiprintf_r+0x28>
 80197f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80197f4:	e72c      	b.n	8019650 <_svfiprintf_r+0x2c>
 80197f6:	ab03      	add	r3, sp, #12
 80197f8:	9300      	str	r3, [sp, #0]
 80197fa:	462a      	mov	r2, r5
 80197fc:	4b05      	ldr	r3, [pc, #20]	@ (8019814 <_svfiprintf_r+0x1f0>)
 80197fe:	a904      	add	r1, sp, #16
 8019800:	4638      	mov	r0, r7
 8019802:	f000 f9bb 	bl	8019b7c <_printf_i>
 8019806:	e7ed      	b.n	80197e4 <_svfiprintf_r+0x1c0>
 8019808:	0801afc3 	.word	0x0801afc3
 801980c:	0801afcd 	.word	0x0801afcd
 8019810:	00000000 	.word	0x00000000
 8019814:	0801956d 	.word	0x0801956d
 8019818:	0801afc9 	.word	0x0801afc9

0801981c <__sfputc_r>:
 801981c:	6893      	ldr	r3, [r2, #8]
 801981e:	3b01      	subs	r3, #1
 8019820:	2b00      	cmp	r3, #0
 8019822:	b410      	push	{r4}
 8019824:	6093      	str	r3, [r2, #8]
 8019826:	da08      	bge.n	801983a <__sfputc_r+0x1e>
 8019828:	6994      	ldr	r4, [r2, #24]
 801982a:	42a3      	cmp	r3, r4
 801982c:	db01      	blt.n	8019832 <__sfputc_r+0x16>
 801982e:	290a      	cmp	r1, #10
 8019830:	d103      	bne.n	801983a <__sfputc_r+0x1e>
 8019832:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019836:	f000 bb7d 	b.w	8019f34 <__swbuf_r>
 801983a:	6813      	ldr	r3, [r2, #0]
 801983c:	1c58      	adds	r0, r3, #1
 801983e:	6010      	str	r0, [r2, #0]
 8019840:	7019      	strb	r1, [r3, #0]
 8019842:	4608      	mov	r0, r1
 8019844:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019848:	4770      	bx	lr

0801984a <__sfputs_r>:
 801984a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801984c:	4606      	mov	r6, r0
 801984e:	460f      	mov	r7, r1
 8019850:	4614      	mov	r4, r2
 8019852:	18d5      	adds	r5, r2, r3
 8019854:	42ac      	cmp	r4, r5
 8019856:	d101      	bne.n	801985c <__sfputs_r+0x12>
 8019858:	2000      	movs	r0, #0
 801985a:	e007      	b.n	801986c <__sfputs_r+0x22>
 801985c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019860:	463a      	mov	r2, r7
 8019862:	4630      	mov	r0, r6
 8019864:	f7ff ffda 	bl	801981c <__sfputc_r>
 8019868:	1c43      	adds	r3, r0, #1
 801986a:	d1f3      	bne.n	8019854 <__sfputs_r+0xa>
 801986c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019870 <_vfiprintf_r>:
 8019870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019874:	460d      	mov	r5, r1
 8019876:	b09d      	sub	sp, #116	@ 0x74
 8019878:	4614      	mov	r4, r2
 801987a:	4698      	mov	r8, r3
 801987c:	4606      	mov	r6, r0
 801987e:	b118      	cbz	r0, 8019888 <_vfiprintf_r+0x18>
 8019880:	6a03      	ldr	r3, [r0, #32]
 8019882:	b90b      	cbnz	r3, 8019888 <_vfiprintf_r+0x18>
 8019884:	f7ff fbf6 	bl	8019074 <__sinit>
 8019888:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801988a:	07d9      	lsls	r1, r3, #31
 801988c:	d405      	bmi.n	801989a <_vfiprintf_r+0x2a>
 801988e:	89ab      	ldrh	r3, [r5, #12]
 8019890:	059a      	lsls	r2, r3, #22
 8019892:	d402      	bmi.n	801989a <_vfiprintf_r+0x2a>
 8019894:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019896:	f7ff fdd4 	bl	8019442 <__retarget_lock_acquire_recursive>
 801989a:	89ab      	ldrh	r3, [r5, #12]
 801989c:	071b      	lsls	r3, r3, #28
 801989e:	d501      	bpl.n	80198a4 <_vfiprintf_r+0x34>
 80198a0:	692b      	ldr	r3, [r5, #16]
 80198a2:	b99b      	cbnz	r3, 80198cc <_vfiprintf_r+0x5c>
 80198a4:	4629      	mov	r1, r5
 80198a6:	4630      	mov	r0, r6
 80198a8:	f000 fb82 	bl	8019fb0 <__swsetup_r>
 80198ac:	b170      	cbz	r0, 80198cc <_vfiprintf_r+0x5c>
 80198ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80198b0:	07dc      	lsls	r4, r3, #31
 80198b2:	d504      	bpl.n	80198be <_vfiprintf_r+0x4e>
 80198b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80198b8:	b01d      	add	sp, #116	@ 0x74
 80198ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198be:	89ab      	ldrh	r3, [r5, #12]
 80198c0:	0598      	lsls	r0, r3, #22
 80198c2:	d4f7      	bmi.n	80198b4 <_vfiprintf_r+0x44>
 80198c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80198c6:	f7ff fdbd 	bl	8019444 <__retarget_lock_release_recursive>
 80198ca:	e7f3      	b.n	80198b4 <_vfiprintf_r+0x44>
 80198cc:	2300      	movs	r3, #0
 80198ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80198d0:	2320      	movs	r3, #32
 80198d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80198d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80198da:	2330      	movs	r3, #48	@ 0x30
 80198dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019a8c <_vfiprintf_r+0x21c>
 80198e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80198e4:	f04f 0901 	mov.w	r9, #1
 80198e8:	4623      	mov	r3, r4
 80198ea:	469a      	mov	sl, r3
 80198ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80198f0:	b10a      	cbz	r2, 80198f6 <_vfiprintf_r+0x86>
 80198f2:	2a25      	cmp	r2, #37	@ 0x25
 80198f4:	d1f9      	bne.n	80198ea <_vfiprintf_r+0x7a>
 80198f6:	ebba 0b04 	subs.w	fp, sl, r4
 80198fa:	d00b      	beq.n	8019914 <_vfiprintf_r+0xa4>
 80198fc:	465b      	mov	r3, fp
 80198fe:	4622      	mov	r2, r4
 8019900:	4629      	mov	r1, r5
 8019902:	4630      	mov	r0, r6
 8019904:	f7ff ffa1 	bl	801984a <__sfputs_r>
 8019908:	3001      	adds	r0, #1
 801990a:	f000 80a7 	beq.w	8019a5c <_vfiprintf_r+0x1ec>
 801990e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019910:	445a      	add	r2, fp
 8019912:	9209      	str	r2, [sp, #36]	@ 0x24
 8019914:	f89a 3000 	ldrb.w	r3, [sl]
 8019918:	2b00      	cmp	r3, #0
 801991a:	f000 809f 	beq.w	8019a5c <_vfiprintf_r+0x1ec>
 801991e:	2300      	movs	r3, #0
 8019920:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019924:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019928:	f10a 0a01 	add.w	sl, sl, #1
 801992c:	9304      	str	r3, [sp, #16]
 801992e:	9307      	str	r3, [sp, #28]
 8019930:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019934:	931a      	str	r3, [sp, #104]	@ 0x68
 8019936:	4654      	mov	r4, sl
 8019938:	2205      	movs	r2, #5
 801993a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801993e:	4853      	ldr	r0, [pc, #332]	@ (8019a8c <_vfiprintf_r+0x21c>)
 8019940:	f7e6 fc86 	bl	8000250 <memchr>
 8019944:	9a04      	ldr	r2, [sp, #16]
 8019946:	b9d8      	cbnz	r0, 8019980 <_vfiprintf_r+0x110>
 8019948:	06d1      	lsls	r1, r2, #27
 801994a:	bf44      	itt	mi
 801994c:	2320      	movmi	r3, #32
 801994e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019952:	0713      	lsls	r3, r2, #28
 8019954:	bf44      	itt	mi
 8019956:	232b      	movmi	r3, #43	@ 0x2b
 8019958:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801995c:	f89a 3000 	ldrb.w	r3, [sl]
 8019960:	2b2a      	cmp	r3, #42	@ 0x2a
 8019962:	d015      	beq.n	8019990 <_vfiprintf_r+0x120>
 8019964:	9a07      	ldr	r2, [sp, #28]
 8019966:	4654      	mov	r4, sl
 8019968:	2000      	movs	r0, #0
 801996a:	f04f 0c0a 	mov.w	ip, #10
 801996e:	4621      	mov	r1, r4
 8019970:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019974:	3b30      	subs	r3, #48	@ 0x30
 8019976:	2b09      	cmp	r3, #9
 8019978:	d94b      	bls.n	8019a12 <_vfiprintf_r+0x1a2>
 801997a:	b1b0      	cbz	r0, 80199aa <_vfiprintf_r+0x13a>
 801997c:	9207      	str	r2, [sp, #28]
 801997e:	e014      	b.n	80199aa <_vfiprintf_r+0x13a>
 8019980:	eba0 0308 	sub.w	r3, r0, r8
 8019984:	fa09 f303 	lsl.w	r3, r9, r3
 8019988:	4313      	orrs	r3, r2
 801998a:	9304      	str	r3, [sp, #16]
 801998c:	46a2      	mov	sl, r4
 801998e:	e7d2      	b.n	8019936 <_vfiprintf_r+0xc6>
 8019990:	9b03      	ldr	r3, [sp, #12]
 8019992:	1d19      	adds	r1, r3, #4
 8019994:	681b      	ldr	r3, [r3, #0]
 8019996:	9103      	str	r1, [sp, #12]
 8019998:	2b00      	cmp	r3, #0
 801999a:	bfbb      	ittet	lt
 801999c:	425b      	neglt	r3, r3
 801999e:	f042 0202 	orrlt.w	r2, r2, #2
 80199a2:	9307      	strge	r3, [sp, #28]
 80199a4:	9307      	strlt	r3, [sp, #28]
 80199a6:	bfb8      	it	lt
 80199a8:	9204      	strlt	r2, [sp, #16]
 80199aa:	7823      	ldrb	r3, [r4, #0]
 80199ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80199ae:	d10a      	bne.n	80199c6 <_vfiprintf_r+0x156>
 80199b0:	7863      	ldrb	r3, [r4, #1]
 80199b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80199b4:	d132      	bne.n	8019a1c <_vfiprintf_r+0x1ac>
 80199b6:	9b03      	ldr	r3, [sp, #12]
 80199b8:	1d1a      	adds	r2, r3, #4
 80199ba:	681b      	ldr	r3, [r3, #0]
 80199bc:	9203      	str	r2, [sp, #12]
 80199be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80199c2:	3402      	adds	r4, #2
 80199c4:	9305      	str	r3, [sp, #20]
 80199c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019a9c <_vfiprintf_r+0x22c>
 80199ca:	7821      	ldrb	r1, [r4, #0]
 80199cc:	2203      	movs	r2, #3
 80199ce:	4650      	mov	r0, sl
 80199d0:	f7e6 fc3e 	bl	8000250 <memchr>
 80199d4:	b138      	cbz	r0, 80199e6 <_vfiprintf_r+0x176>
 80199d6:	9b04      	ldr	r3, [sp, #16]
 80199d8:	eba0 000a 	sub.w	r0, r0, sl
 80199dc:	2240      	movs	r2, #64	@ 0x40
 80199de:	4082      	lsls	r2, r0
 80199e0:	4313      	orrs	r3, r2
 80199e2:	3401      	adds	r4, #1
 80199e4:	9304      	str	r3, [sp, #16]
 80199e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80199ea:	4829      	ldr	r0, [pc, #164]	@ (8019a90 <_vfiprintf_r+0x220>)
 80199ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80199f0:	2206      	movs	r2, #6
 80199f2:	f7e6 fc2d 	bl	8000250 <memchr>
 80199f6:	2800      	cmp	r0, #0
 80199f8:	d03f      	beq.n	8019a7a <_vfiprintf_r+0x20a>
 80199fa:	4b26      	ldr	r3, [pc, #152]	@ (8019a94 <_vfiprintf_r+0x224>)
 80199fc:	bb1b      	cbnz	r3, 8019a46 <_vfiprintf_r+0x1d6>
 80199fe:	9b03      	ldr	r3, [sp, #12]
 8019a00:	3307      	adds	r3, #7
 8019a02:	f023 0307 	bic.w	r3, r3, #7
 8019a06:	3308      	adds	r3, #8
 8019a08:	9303      	str	r3, [sp, #12]
 8019a0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a0c:	443b      	add	r3, r7
 8019a0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a10:	e76a      	b.n	80198e8 <_vfiprintf_r+0x78>
 8019a12:	fb0c 3202 	mla	r2, ip, r2, r3
 8019a16:	460c      	mov	r4, r1
 8019a18:	2001      	movs	r0, #1
 8019a1a:	e7a8      	b.n	801996e <_vfiprintf_r+0xfe>
 8019a1c:	2300      	movs	r3, #0
 8019a1e:	3401      	adds	r4, #1
 8019a20:	9305      	str	r3, [sp, #20]
 8019a22:	4619      	mov	r1, r3
 8019a24:	f04f 0c0a 	mov.w	ip, #10
 8019a28:	4620      	mov	r0, r4
 8019a2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019a2e:	3a30      	subs	r2, #48	@ 0x30
 8019a30:	2a09      	cmp	r2, #9
 8019a32:	d903      	bls.n	8019a3c <_vfiprintf_r+0x1cc>
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d0c6      	beq.n	80199c6 <_vfiprintf_r+0x156>
 8019a38:	9105      	str	r1, [sp, #20]
 8019a3a:	e7c4      	b.n	80199c6 <_vfiprintf_r+0x156>
 8019a3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8019a40:	4604      	mov	r4, r0
 8019a42:	2301      	movs	r3, #1
 8019a44:	e7f0      	b.n	8019a28 <_vfiprintf_r+0x1b8>
 8019a46:	ab03      	add	r3, sp, #12
 8019a48:	9300      	str	r3, [sp, #0]
 8019a4a:	462a      	mov	r2, r5
 8019a4c:	4b12      	ldr	r3, [pc, #72]	@ (8019a98 <_vfiprintf_r+0x228>)
 8019a4e:	a904      	add	r1, sp, #16
 8019a50:	4630      	mov	r0, r6
 8019a52:	f3af 8000 	nop.w
 8019a56:	4607      	mov	r7, r0
 8019a58:	1c78      	adds	r0, r7, #1
 8019a5a:	d1d6      	bne.n	8019a0a <_vfiprintf_r+0x19a>
 8019a5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019a5e:	07d9      	lsls	r1, r3, #31
 8019a60:	d405      	bmi.n	8019a6e <_vfiprintf_r+0x1fe>
 8019a62:	89ab      	ldrh	r3, [r5, #12]
 8019a64:	059a      	lsls	r2, r3, #22
 8019a66:	d402      	bmi.n	8019a6e <_vfiprintf_r+0x1fe>
 8019a68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019a6a:	f7ff fceb 	bl	8019444 <__retarget_lock_release_recursive>
 8019a6e:	89ab      	ldrh	r3, [r5, #12]
 8019a70:	065b      	lsls	r3, r3, #25
 8019a72:	f53f af1f 	bmi.w	80198b4 <_vfiprintf_r+0x44>
 8019a76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019a78:	e71e      	b.n	80198b8 <_vfiprintf_r+0x48>
 8019a7a:	ab03      	add	r3, sp, #12
 8019a7c:	9300      	str	r3, [sp, #0]
 8019a7e:	462a      	mov	r2, r5
 8019a80:	4b05      	ldr	r3, [pc, #20]	@ (8019a98 <_vfiprintf_r+0x228>)
 8019a82:	a904      	add	r1, sp, #16
 8019a84:	4630      	mov	r0, r6
 8019a86:	f000 f879 	bl	8019b7c <_printf_i>
 8019a8a:	e7e4      	b.n	8019a56 <_vfiprintf_r+0x1e6>
 8019a8c:	0801afc3 	.word	0x0801afc3
 8019a90:	0801afcd 	.word	0x0801afcd
 8019a94:	00000000 	.word	0x00000000
 8019a98:	0801984b 	.word	0x0801984b
 8019a9c:	0801afc9 	.word	0x0801afc9

08019aa0 <_printf_common>:
 8019aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019aa4:	4616      	mov	r6, r2
 8019aa6:	4698      	mov	r8, r3
 8019aa8:	688a      	ldr	r2, [r1, #8]
 8019aaa:	690b      	ldr	r3, [r1, #16]
 8019aac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019ab0:	4293      	cmp	r3, r2
 8019ab2:	bfb8      	it	lt
 8019ab4:	4613      	movlt	r3, r2
 8019ab6:	6033      	str	r3, [r6, #0]
 8019ab8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019abc:	4607      	mov	r7, r0
 8019abe:	460c      	mov	r4, r1
 8019ac0:	b10a      	cbz	r2, 8019ac6 <_printf_common+0x26>
 8019ac2:	3301      	adds	r3, #1
 8019ac4:	6033      	str	r3, [r6, #0]
 8019ac6:	6823      	ldr	r3, [r4, #0]
 8019ac8:	0699      	lsls	r1, r3, #26
 8019aca:	bf42      	ittt	mi
 8019acc:	6833      	ldrmi	r3, [r6, #0]
 8019ace:	3302      	addmi	r3, #2
 8019ad0:	6033      	strmi	r3, [r6, #0]
 8019ad2:	6825      	ldr	r5, [r4, #0]
 8019ad4:	f015 0506 	ands.w	r5, r5, #6
 8019ad8:	d106      	bne.n	8019ae8 <_printf_common+0x48>
 8019ada:	f104 0a19 	add.w	sl, r4, #25
 8019ade:	68e3      	ldr	r3, [r4, #12]
 8019ae0:	6832      	ldr	r2, [r6, #0]
 8019ae2:	1a9b      	subs	r3, r3, r2
 8019ae4:	42ab      	cmp	r3, r5
 8019ae6:	dc26      	bgt.n	8019b36 <_printf_common+0x96>
 8019ae8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019aec:	6822      	ldr	r2, [r4, #0]
 8019aee:	3b00      	subs	r3, #0
 8019af0:	bf18      	it	ne
 8019af2:	2301      	movne	r3, #1
 8019af4:	0692      	lsls	r2, r2, #26
 8019af6:	d42b      	bmi.n	8019b50 <_printf_common+0xb0>
 8019af8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019afc:	4641      	mov	r1, r8
 8019afe:	4638      	mov	r0, r7
 8019b00:	47c8      	blx	r9
 8019b02:	3001      	adds	r0, #1
 8019b04:	d01e      	beq.n	8019b44 <_printf_common+0xa4>
 8019b06:	6823      	ldr	r3, [r4, #0]
 8019b08:	6922      	ldr	r2, [r4, #16]
 8019b0a:	f003 0306 	and.w	r3, r3, #6
 8019b0e:	2b04      	cmp	r3, #4
 8019b10:	bf02      	ittt	eq
 8019b12:	68e5      	ldreq	r5, [r4, #12]
 8019b14:	6833      	ldreq	r3, [r6, #0]
 8019b16:	1aed      	subeq	r5, r5, r3
 8019b18:	68a3      	ldr	r3, [r4, #8]
 8019b1a:	bf0c      	ite	eq
 8019b1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019b20:	2500      	movne	r5, #0
 8019b22:	4293      	cmp	r3, r2
 8019b24:	bfc4      	itt	gt
 8019b26:	1a9b      	subgt	r3, r3, r2
 8019b28:	18ed      	addgt	r5, r5, r3
 8019b2a:	2600      	movs	r6, #0
 8019b2c:	341a      	adds	r4, #26
 8019b2e:	42b5      	cmp	r5, r6
 8019b30:	d11a      	bne.n	8019b68 <_printf_common+0xc8>
 8019b32:	2000      	movs	r0, #0
 8019b34:	e008      	b.n	8019b48 <_printf_common+0xa8>
 8019b36:	2301      	movs	r3, #1
 8019b38:	4652      	mov	r2, sl
 8019b3a:	4641      	mov	r1, r8
 8019b3c:	4638      	mov	r0, r7
 8019b3e:	47c8      	blx	r9
 8019b40:	3001      	adds	r0, #1
 8019b42:	d103      	bne.n	8019b4c <_printf_common+0xac>
 8019b44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b4c:	3501      	adds	r5, #1
 8019b4e:	e7c6      	b.n	8019ade <_printf_common+0x3e>
 8019b50:	18e1      	adds	r1, r4, r3
 8019b52:	1c5a      	adds	r2, r3, #1
 8019b54:	2030      	movs	r0, #48	@ 0x30
 8019b56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019b5a:	4422      	add	r2, r4
 8019b5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019b60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019b64:	3302      	adds	r3, #2
 8019b66:	e7c7      	b.n	8019af8 <_printf_common+0x58>
 8019b68:	2301      	movs	r3, #1
 8019b6a:	4622      	mov	r2, r4
 8019b6c:	4641      	mov	r1, r8
 8019b6e:	4638      	mov	r0, r7
 8019b70:	47c8      	blx	r9
 8019b72:	3001      	adds	r0, #1
 8019b74:	d0e6      	beq.n	8019b44 <_printf_common+0xa4>
 8019b76:	3601      	adds	r6, #1
 8019b78:	e7d9      	b.n	8019b2e <_printf_common+0x8e>
	...

08019b7c <_printf_i>:
 8019b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019b80:	7e0f      	ldrb	r7, [r1, #24]
 8019b82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019b84:	2f78      	cmp	r7, #120	@ 0x78
 8019b86:	4691      	mov	r9, r2
 8019b88:	4680      	mov	r8, r0
 8019b8a:	460c      	mov	r4, r1
 8019b8c:	469a      	mov	sl, r3
 8019b8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019b92:	d807      	bhi.n	8019ba4 <_printf_i+0x28>
 8019b94:	2f62      	cmp	r7, #98	@ 0x62
 8019b96:	d80a      	bhi.n	8019bae <_printf_i+0x32>
 8019b98:	2f00      	cmp	r7, #0
 8019b9a:	f000 80d1 	beq.w	8019d40 <_printf_i+0x1c4>
 8019b9e:	2f58      	cmp	r7, #88	@ 0x58
 8019ba0:	f000 80b8 	beq.w	8019d14 <_printf_i+0x198>
 8019ba4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019ba8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019bac:	e03a      	b.n	8019c24 <_printf_i+0xa8>
 8019bae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019bb2:	2b15      	cmp	r3, #21
 8019bb4:	d8f6      	bhi.n	8019ba4 <_printf_i+0x28>
 8019bb6:	a101      	add	r1, pc, #4	@ (adr r1, 8019bbc <_printf_i+0x40>)
 8019bb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019bbc:	08019c15 	.word	0x08019c15
 8019bc0:	08019c29 	.word	0x08019c29
 8019bc4:	08019ba5 	.word	0x08019ba5
 8019bc8:	08019ba5 	.word	0x08019ba5
 8019bcc:	08019ba5 	.word	0x08019ba5
 8019bd0:	08019ba5 	.word	0x08019ba5
 8019bd4:	08019c29 	.word	0x08019c29
 8019bd8:	08019ba5 	.word	0x08019ba5
 8019bdc:	08019ba5 	.word	0x08019ba5
 8019be0:	08019ba5 	.word	0x08019ba5
 8019be4:	08019ba5 	.word	0x08019ba5
 8019be8:	08019d27 	.word	0x08019d27
 8019bec:	08019c53 	.word	0x08019c53
 8019bf0:	08019ce1 	.word	0x08019ce1
 8019bf4:	08019ba5 	.word	0x08019ba5
 8019bf8:	08019ba5 	.word	0x08019ba5
 8019bfc:	08019d49 	.word	0x08019d49
 8019c00:	08019ba5 	.word	0x08019ba5
 8019c04:	08019c53 	.word	0x08019c53
 8019c08:	08019ba5 	.word	0x08019ba5
 8019c0c:	08019ba5 	.word	0x08019ba5
 8019c10:	08019ce9 	.word	0x08019ce9
 8019c14:	6833      	ldr	r3, [r6, #0]
 8019c16:	1d1a      	adds	r2, r3, #4
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	6032      	str	r2, [r6, #0]
 8019c1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019c20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019c24:	2301      	movs	r3, #1
 8019c26:	e09c      	b.n	8019d62 <_printf_i+0x1e6>
 8019c28:	6833      	ldr	r3, [r6, #0]
 8019c2a:	6820      	ldr	r0, [r4, #0]
 8019c2c:	1d19      	adds	r1, r3, #4
 8019c2e:	6031      	str	r1, [r6, #0]
 8019c30:	0606      	lsls	r6, r0, #24
 8019c32:	d501      	bpl.n	8019c38 <_printf_i+0xbc>
 8019c34:	681d      	ldr	r5, [r3, #0]
 8019c36:	e003      	b.n	8019c40 <_printf_i+0xc4>
 8019c38:	0645      	lsls	r5, r0, #25
 8019c3a:	d5fb      	bpl.n	8019c34 <_printf_i+0xb8>
 8019c3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019c40:	2d00      	cmp	r5, #0
 8019c42:	da03      	bge.n	8019c4c <_printf_i+0xd0>
 8019c44:	232d      	movs	r3, #45	@ 0x2d
 8019c46:	426d      	negs	r5, r5
 8019c48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019c4c:	4858      	ldr	r0, [pc, #352]	@ (8019db0 <_printf_i+0x234>)
 8019c4e:	230a      	movs	r3, #10
 8019c50:	e011      	b.n	8019c76 <_printf_i+0xfa>
 8019c52:	6821      	ldr	r1, [r4, #0]
 8019c54:	6833      	ldr	r3, [r6, #0]
 8019c56:	0608      	lsls	r0, r1, #24
 8019c58:	f853 5b04 	ldr.w	r5, [r3], #4
 8019c5c:	d402      	bmi.n	8019c64 <_printf_i+0xe8>
 8019c5e:	0649      	lsls	r1, r1, #25
 8019c60:	bf48      	it	mi
 8019c62:	b2ad      	uxthmi	r5, r5
 8019c64:	2f6f      	cmp	r7, #111	@ 0x6f
 8019c66:	4852      	ldr	r0, [pc, #328]	@ (8019db0 <_printf_i+0x234>)
 8019c68:	6033      	str	r3, [r6, #0]
 8019c6a:	bf14      	ite	ne
 8019c6c:	230a      	movne	r3, #10
 8019c6e:	2308      	moveq	r3, #8
 8019c70:	2100      	movs	r1, #0
 8019c72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019c76:	6866      	ldr	r6, [r4, #4]
 8019c78:	60a6      	str	r6, [r4, #8]
 8019c7a:	2e00      	cmp	r6, #0
 8019c7c:	db05      	blt.n	8019c8a <_printf_i+0x10e>
 8019c7e:	6821      	ldr	r1, [r4, #0]
 8019c80:	432e      	orrs	r6, r5
 8019c82:	f021 0104 	bic.w	r1, r1, #4
 8019c86:	6021      	str	r1, [r4, #0]
 8019c88:	d04b      	beq.n	8019d22 <_printf_i+0x1a6>
 8019c8a:	4616      	mov	r6, r2
 8019c8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8019c90:	fb03 5711 	mls	r7, r3, r1, r5
 8019c94:	5dc7      	ldrb	r7, [r0, r7]
 8019c96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019c9a:	462f      	mov	r7, r5
 8019c9c:	42bb      	cmp	r3, r7
 8019c9e:	460d      	mov	r5, r1
 8019ca0:	d9f4      	bls.n	8019c8c <_printf_i+0x110>
 8019ca2:	2b08      	cmp	r3, #8
 8019ca4:	d10b      	bne.n	8019cbe <_printf_i+0x142>
 8019ca6:	6823      	ldr	r3, [r4, #0]
 8019ca8:	07df      	lsls	r7, r3, #31
 8019caa:	d508      	bpl.n	8019cbe <_printf_i+0x142>
 8019cac:	6923      	ldr	r3, [r4, #16]
 8019cae:	6861      	ldr	r1, [r4, #4]
 8019cb0:	4299      	cmp	r1, r3
 8019cb2:	bfde      	ittt	le
 8019cb4:	2330      	movle	r3, #48	@ 0x30
 8019cb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019cba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8019cbe:	1b92      	subs	r2, r2, r6
 8019cc0:	6122      	str	r2, [r4, #16]
 8019cc2:	f8cd a000 	str.w	sl, [sp]
 8019cc6:	464b      	mov	r3, r9
 8019cc8:	aa03      	add	r2, sp, #12
 8019cca:	4621      	mov	r1, r4
 8019ccc:	4640      	mov	r0, r8
 8019cce:	f7ff fee7 	bl	8019aa0 <_printf_common>
 8019cd2:	3001      	adds	r0, #1
 8019cd4:	d14a      	bne.n	8019d6c <_printf_i+0x1f0>
 8019cd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019cda:	b004      	add	sp, #16
 8019cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ce0:	6823      	ldr	r3, [r4, #0]
 8019ce2:	f043 0320 	orr.w	r3, r3, #32
 8019ce6:	6023      	str	r3, [r4, #0]
 8019ce8:	4832      	ldr	r0, [pc, #200]	@ (8019db4 <_printf_i+0x238>)
 8019cea:	2778      	movs	r7, #120	@ 0x78
 8019cec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019cf0:	6823      	ldr	r3, [r4, #0]
 8019cf2:	6831      	ldr	r1, [r6, #0]
 8019cf4:	061f      	lsls	r7, r3, #24
 8019cf6:	f851 5b04 	ldr.w	r5, [r1], #4
 8019cfa:	d402      	bmi.n	8019d02 <_printf_i+0x186>
 8019cfc:	065f      	lsls	r7, r3, #25
 8019cfe:	bf48      	it	mi
 8019d00:	b2ad      	uxthmi	r5, r5
 8019d02:	6031      	str	r1, [r6, #0]
 8019d04:	07d9      	lsls	r1, r3, #31
 8019d06:	bf44      	itt	mi
 8019d08:	f043 0320 	orrmi.w	r3, r3, #32
 8019d0c:	6023      	strmi	r3, [r4, #0]
 8019d0e:	b11d      	cbz	r5, 8019d18 <_printf_i+0x19c>
 8019d10:	2310      	movs	r3, #16
 8019d12:	e7ad      	b.n	8019c70 <_printf_i+0xf4>
 8019d14:	4826      	ldr	r0, [pc, #152]	@ (8019db0 <_printf_i+0x234>)
 8019d16:	e7e9      	b.n	8019cec <_printf_i+0x170>
 8019d18:	6823      	ldr	r3, [r4, #0]
 8019d1a:	f023 0320 	bic.w	r3, r3, #32
 8019d1e:	6023      	str	r3, [r4, #0]
 8019d20:	e7f6      	b.n	8019d10 <_printf_i+0x194>
 8019d22:	4616      	mov	r6, r2
 8019d24:	e7bd      	b.n	8019ca2 <_printf_i+0x126>
 8019d26:	6833      	ldr	r3, [r6, #0]
 8019d28:	6825      	ldr	r5, [r4, #0]
 8019d2a:	6961      	ldr	r1, [r4, #20]
 8019d2c:	1d18      	adds	r0, r3, #4
 8019d2e:	6030      	str	r0, [r6, #0]
 8019d30:	062e      	lsls	r6, r5, #24
 8019d32:	681b      	ldr	r3, [r3, #0]
 8019d34:	d501      	bpl.n	8019d3a <_printf_i+0x1be>
 8019d36:	6019      	str	r1, [r3, #0]
 8019d38:	e002      	b.n	8019d40 <_printf_i+0x1c4>
 8019d3a:	0668      	lsls	r0, r5, #25
 8019d3c:	d5fb      	bpl.n	8019d36 <_printf_i+0x1ba>
 8019d3e:	8019      	strh	r1, [r3, #0]
 8019d40:	2300      	movs	r3, #0
 8019d42:	6123      	str	r3, [r4, #16]
 8019d44:	4616      	mov	r6, r2
 8019d46:	e7bc      	b.n	8019cc2 <_printf_i+0x146>
 8019d48:	6833      	ldr	r3, [r6, #0]
 8019d4a:	1d1a      	adds	r2, r3, #4
 8019d4c:	6032      	str	r2, [r6, #0]
 8019d4e:	681e      	ldr	r6, [r3, #0]
 8019d50:	6862      	ldr	r2, [r4, #4]
 8019d52:	2100      	movs	r1, #0
 8019d54:	4630      	mov	r0, r6
 8019d56:	f7e6 fa7b 	bl	8000250 <memchr>
 8019d5a:	b108      	cbz	r0, 8019d60 <_printf_i+0x1e4>
 8019d5c:	1b80      	subs	r0, r0, r6
 8019d5e:	6060      	str	r0, [r4, #4]
 8019d60:	6863      	ldr	r3, [r4, #4]
 8019d62:	6123      	str	r3, [r4, #16]
 8019d64:	2300      	movs	r3, #0
 8019d66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019d6a:	e7aa      	b.n	8019cc2 <_printf_i+0x146>
 8019d6c:	6923      	ldr	r3, [r4, #16]
 8019d6e:	4632      	mov	r2, r6
 8019d70:	4649      	mov	r1, r9
 8019d72:	4640      	mov	r0, r8
 8019d74:	47d0      	blx	sl
 8019d76:	3001      	adds	r0, #1
 8019d78:	d0ad      	beq.n	8019cd6 <_printf_i+0x15a>
 8019d7a:	6823      	ldr	r3, [r4, #0]
 8019d7c:	079b      	lsls	r3, r3, #30
 8019d7e:	d413      	bmi.n	8019da8 <_printf_i+0x22c>
 8019d80:	68e0      	ldr	r0, [r4, #12]
 8019d82:	9b03      	ldr	r3, [sp, #12]
 8019d84:	4298      	cmp	r0, r3
 8019d86:	bfb8      	it	lt
 8019d88:	4618      	movlt	r0, r3
 8019d8a:	e7a6      	b.n	8019cda <_printf_i+0x15e>
 8019d8c:	2301      	movs	r3, #1
 8019d8e:	4632      	mov	r2, r6
 8019d90:	4649      	mov	r1, r9
 8019d92:	4640      	mov	r0, r8
 8019d94:	47d0      	blx	sl
 8019d96:	3001      	adds	r0, #1
 8019d98:	d09d      	beq.n	8019cd6 <_printf_i+0x15a>
 8019d9a:	3501      	adds	r5, #1
 8019d9c:	68e3      	ldr	r3, [r4, #12]
 8019d9e:	9903      	ldr	r1, [sp, #12]
 8019da0:	1a5b      	subs	r3, r3, r1
 8019da2:	42ab      	cmp	r3, r5
 8019da4:	dcf2      	bgt.n	8019d8c <_printf_i+0x210>
 8019da6:	e7eb      	b.n	8019d80 <_printf_i+0x204>
 8019da8:	2500      	movs	r5, #0
 8019daa:	f104 0619 	add.w	r6, r4, #25
 8019dae:	e7f5      	b.n	8019d9c <_printf_i+0x220>
 8019db0:	0801afd4 	.word	0x0801afd4
 8019db4:	0801afe5 	.word	0x0801afe5

08019db8 <__sflush_r>:
 8019db8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019dc0:	0716      	lsls	r6, r2, #28
 8019dc2:	4605      	mov	r5, r0
 8019dc4:	460c      	mov	r4, r1
 8019dc6:	d454      	bmi.n	8019e72 <__sflush_r+0xba>
 8019dc8:	684b      	ldr	r3, [r1, #4]
 8019dca:	2b00      	cmp	r3, #0
 8019dcc:	dc02      	bgt.n	8019dd4 <__sflush_r+0x1c>
 8019dce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019dd0:	2b00      	cmp	r3, #0
 8019dd2:	dd48      	ble.n	8019e66 <__sflush_r+0xae>
 8019dd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019dd6:	2e00      	cmp	r6, #0
 8019dd8:	d045      	beq.n	8019e66 <__sflush_r+0xae>
 8019dda:	2300      	movs	r3, #0
 8019ddc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019de0:	682f      	ldr	r7, [r5, #0]
 8019de2:	6a21      	ldr	r1, [r4, #32]
 8019de4:	602b      	str	r3, [r5, #0]
 8019de6:	d030      	beq.n	8019e4a <__sflush_r+0x92>
 8019de8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019dea:	89a3      	ldrh	r3, [r4, #12]
 8019dec:	0759      	lsls	r1, r3, #29
 8019dee:	d505      	bpl.n	8019dfc <__sflush_r+0x44>
 8019df0:	6863      	ldr	r3, [r4, #4]
 8019df2:	1ad2      	subs	r2, r2, r3
 8019df4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019df6:	b10b      	cbz	r3, 8019dfc <__sflush_r+0x44>
 8019df8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019dfa:	1ad2      	subs	r2, r2, r3
 8019dfc:	2300      	movs	r3, #0
 8019dfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019e00:	6a21      	ldr	r1, [r4, #32]
 8019e02:	4628      	mov	r0, r5
 8019e04:	47b0      	blx	r6
 8019e06:	1c43      	adds	r3, r0, #1
 8019e08:	89a3      	ldrh	r3, [r4, #12]
 8019e0a:	d106      	bne.n	8019e1a <__sflush_r+0x62>
 8019e0c:	6829      	ldr	r1, [r5, #0]
 8019e0e:	291d      	cmp	r1, #29
 8019e10:	d82b      	bhi.n	8019e6a <__sflush_r+0xb2>
 8019e12:	4a2a      	ldr	r2, [pc, #168]	@ (8019ebc <__sflush_r+0x104>)
 8019e14:	40ca      	lsrs	r2, r1
 8019e16:	07d6      	lsls	r6, r2, #31
 8019e18:	d527      	bpl.n	8019e6a <__sflush_r+0xb2>
 8019e1a:	2200      	movs	r2, #0
 8019e1c:	6062      	str	r2, [r4, #4]
 8019e1e:	04d9      	lsls	r1, r3, #19
 8019e20:	6922      	ldr	r2, [r4, #16]
 8019e22:	6022      	str	r2, [r4, #0]
 8019e24:	d504      	bpl.n	8019e30 <__sflush_r+0x78>
 8019e26:	1c42      	adds	r2, r0, #1
 8019e28:	d101      	bne.n	8019e2e <__sflush_r+0x76>
 8019e2a:	682b      	ldr	r3, [r5, #0]
 8019e2c:	b903      	cbnz	r3, 8019e30 <__sflush_r+0x78>
 8019e2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8019e30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019e32:	602f      	str	r7, [r5, #0]
 8019e34:	b1b9      	cbz	r1, 8019e66 <__sflush_r+0xae>
 8019e36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019e3a:	4299      	cmp	r1, r3
 8019e3c:	d002      	beq.n	8019e44 <__sflush_r+0x8c>
 8019e3e:	4628      	mov	r0, r5
 8019e40:	f7ff fb42 	bl	80194c8 <_free_r>
 8019e44:	2300      	movs	r3, #0
 8019e46:	6363      	str	r3, [r4, #52]	@ 0x34
 8019e48:	e00d      	b.n	8019e66 <__sflush_r+0xae>
 8019e4a:	2301      	movs	r3, #1
 8019e4c:	4628      	mov	r0, r5
 8019e4e:	47b0      	blx	r6
 8019e50:	4602      	mov	r2, r0
 8019e52:	1c50      	adds	r0, r2, #1
 8019e54:	d1c9      	bne.n	8019dea <__sflush_r+0x32>
 8019e56:	682b      	ldr	r3, [r5, #0]
 8019e58:	2b00      	cmp	r3, #0
 8019e5a:	d0c6      	beq.n	8019dea <__sflush_r+0x32>
 8019e5c:	2b1d      	cmp	r3, #29
 8019e5e:	d001      	beq.n	8019e64 <__sflush_r+0xac>
 8019e60:	2b16      	cmp	r3, #22
 8019e62:	d11e      	bne.n	8019ea2 <__sflush_r+0xea>
 8019e64:	602f      	str	r7, [r5, #0]
 8019e66:	2000      	movs	r0, #0
 8019e68:	e022      	b.n	8019eb0 <__sflush_r+0xf8>
 8019e6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019e6e:	b21b      	sxth	r3, r3
 8019e70:	e01b      	b.n	8019eaa <__sflush_r+0xf2>
 8019e72:	690f      	ldr	r7, [r1, #16]
 8019e74:	2f00      	cmp	r7, #0
 8019e76:	d0f6      	beq.n	8019e66 <__sflush_r+0xae>
 8019e78:	0793      	lsls	r3, r2, #30
 8019e7a:	680e      	ldr	r6, [r1, #0]
 8019e7c:	bf08      	it	eq
 8019e7e:	694b      	ldreq	r3, [r1, #20]
 8019e80:	600f      	str	r7, [r1, #0]
 8019e82:	bf18      	it	ne
 8019e84:	2300      	movne	r3, #0
 8019e86:	eba6 0807 	sub.w	r8, r6, r7
 8019e8a:	608b      	str	r3, [r1, #8]
 8019e8c:	f1b8 0f00 	cmp.w	r8, #0
 8019e90:	dde9      	ble.n	8019e66 <__sflush_r+0xae>
 8019e92:	6a21      	ldr	r1, [r4, #32]
 8019e94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019e96:	4643      	mov	r3, r8
 8019e98:	463a      	mov	r2, r7
 8019e9a:	4628      	mov	r0, r5
 8019e9c:	47b0      	blx	r6
 8019e9e:	2800      	cmp	r0, #0
 8019ea0:	dc08      	bgt.n	8019eb4 <__sflush_r+0xfc>
 8019ea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019eaa:	81a3      	strh	r3, [r4, #12]
 8019eac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019eb4:	4407      	add	r7, r0
 8019eb6:	eba8 0800 	sub.w	r8, r8, r0
 8019eba:	e7e7      	b.n	8019e8c <__sflush_r+0xd4>
 8019ebc:	20400001 	.word	0x20400001

08019ec0 <_fflush_r>:
 8019ec0:	b538      	push	{r3, r4, r5, lr}
 8019ec2:	690b      	ldr	r3, [r1, #16]
 8019ec4:	4605      	mov	r5, r0
 8019ec6:	460c      	mov	r4, r1
 8019ec8:	b913      	cbnz	r3, 8019ed0 <_fflush_r+0x10>
 8019eca:	2500      	movs	r5, #0
 8019ecc:	4628      	mov	r0, r5
 8019ece:	bd38      	pop	{r3, r4, r5, pc}
 8019ed0:	b118      	cbz	r0, 8019eda <_fflush_r+0x1a>
 8019ed2:	6a03      	ldr	r3, [r0, #32]
 8019ed4:	b90b      	cbnz	r3, 8019eda <_fflush_r+0x1a>
 8019ed6:	f7ff f8cd 	bl	8019074 <__sinit>
 8019eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019ede:	2b00      	cmp	r3, #0
 8019ee0:	d0f3      	beq.n	8019eca <_fflush_r+0xa>
 8019ee2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019ee4:	07d0      	lsls	r0, r2, #31
 8019ee6:	d404      	bmi.n	8019ef2 <_fflush_r+0x32>
 8019ee8:	0599      	lsls	r1, r3, #22
 8019eea:	d402      	bmi.n	8019ef2 <_fflush_r+0x32>
 8019eec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019eee:	f7ff faa8 	bl	8019442 <__retarget_lock_acquire_recursive>
 8019ef2:	4628      	mov	r0, r5
 8019ef4:	4621      	mov	r1, r4
 8019ef6:	f7ff ff5f 	bl	8019db8 <__sflush_r>
 8019efa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019efc:	07da      	lsls	r2, r3, #31
 8019efe:	4605      	mov	r5, r0
 8019f00:	d4e4      	bmi.n	8019ecc <_fflush_r+0xc>
 8019f02:	89a3      	ldrh	r3, [r4, #12]
 8019f04:	059b      	lsls	r3, r3, #22
 8019f06:	d4e1      	bmi.n	8019ecc <_fflush_r+0xc>
 8019f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019f0a:	f7ff fa9b 	bl	8019444 <__retarget_lock_release_recursive>
 8019f0e:	e7dd      	b.n	8019ecc <_fflush_r+0xc>

08019f10 <fiprintf>:
 8019f10:	b40e      	push	{r1, r2, r3}
 8019f12:	b503      	push	{r0, r1, lr}
 8019f14:	4601      	mov	r1, r0
 8019f16:	ab03      	add	r3, sp, #12
 8019f18:	4805      	ldr	r0, [pc, #20]	@ (8019f30 <fiprintf+0x20>)
 8019f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8019f1e:	6800      	ldr	r0, [r0, #0]
 8019f20:	9301      	str	r3, [sp, #4]
 8019f22:	f7ff fca5 	bl	8019870 <_vfiprintf_r>
 8019f26:	b002      	add	sp, #8
 8019f28:	f85d eb04 	ldr.w	lr, [sp], #4
 8019f2c:	b003      	add	sp, #12
 8019f2e:	4770      	bx	lr
 8019f30:	20000194 	.word	0x20000194

08019f34 <__swbuf_r>:
 8019f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019f36:	460e      	mov	r6, r1
 8019f38:	4614      	mov	r4, r2
 8019f3a:	4605      	mov	r5, r0
 8019f3c:	b118      	cbz	r0, 8019f46 <__swbuf_r+0x12>
 8019f3e:	6a03      	ldr	r3, [r0, #32]
 8019f40:	b90b      	cbnz	r3, 8019f46 <__swbuf_r+0x12>
 8019f42:	f7ff f897 	bl	8019074 <__sinit>
 8019f46:	69a3      	ldr	r3, [r4, #24]
 8019f48:	60a3      	str	r3, [r4, #8]
 8019f4a:	89a3      	ldrh	r3, [r4, #12]
 8019f4c:	071a      	lsls	r2, r3, #28
 8019f4e:	d501      	bpl.n	8019f54 <__swbuf_r+0x20>
 8019f50:	6923      	ldr	r3, [r4, #16]
 8019f52:	b943      	cbnz	r3, 8019f66 <__swbuf_r+0x32>
 8019f54:	4621      	mov	r1, r4
 8019f56:	4628      	mov	r0, r5
 8019f58:	f000 f82a 	bl	8019fb0 <__swsetup_r>
 8019f5c:	b118      	cbz	r0, 8019f66 <__swbuf_r+0x32>
 8019f5e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019f62:	4638      	mov	r0, r7
 8019f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019f66:	6823      	ldr	r3, [r4, #0]
 8019f68:	6922      	ldr	r2, [r4, #16]
 8019f6a:	1a98      	subs	r0, r3, r2
 8019f6c:	6963      	ldr	r3, [r4, #20]
 8019f6e:	b2f6      	uxtb	r6, r6
 8019f70:	4283      	cmp	r3, r0
 8019f72:	4637      	mov	r7, r6
 8019f74:	dc05      	bgt.n	8019f82 <__swbuf_r+0x4e>
 8019f76:	4621      	mov	r1, r4
 8019f78:	4628      	mov	r0, r5
 8019f7a:	f7ff ffa1 	bl	8019ec0 <_fflush_r>
 8019f7e:	2800      	cmp	r0, #0
 8019f80:	d1ed      	bne.n	8019f5e <__swbuf_r+0x2a>
 8019f82:	68a3      	ldr	r3, [r4, #8]
 8019f84:	3b01      	subs	r3, #1
 8019f86:	60a3      	str	r3, [r4, #8]
 8019f88:	6823      	ldr	r3, [r4, #0]
 8019f8a:	1c5a      	adds	r2, r3, #1
 8019f8c:	6022      	str	r2, [r4, #0]
 8019f8e:	701e      	strb	r6, [r3, #0]
 8019f90:	6962      	ldr	r2, [r4, #20]
 8019f92:	1c43      	adds	r3, r0, #1
 8019f94:	429a      	cmp	r2, r3
 8019f96:	d004      	beq.n	8019fa2 <__swbuf_r+0x6e>
 8019f98:	89a3      	ldrh	r3, [r4, #12]
 8019f9a:	07db      	lsls	r3, r3, #31
 8019f9c:	d5e1      	bpl.n	8019f62 <__swbuf_r+0x2e>
 8019f9e:	2e0a      	cmp	r6, #10
 8019fa0:	d1df      	bne.n	8019f62 <__swbuf_r+0x2e>
 8019fa2:	4621      	mov	r1, r4
 8019fa4:	4628      	mov	r0, r5
 8019fa6:	f7ff ff8b 	bl	8019ec0 <_fflush_r>
 8019faa:	2800      	cmp	r0, #0
 8019fac:	d0d9      	beq.n	8019f62 <__swbuf_r+0x2e>
 8019fae:	e7d6      	b.n	8019f5e <__swbuf_r+0x2a>

08019fb0 <__swsetup_r>:
 8019fb0:	b538      	push	{r3, r4, r5, lr}
 8019fb2:	4b29      	ldr	r3, [pc, #164]	@ (801a058 <__swsetup_r+0xa8>)
 8019fb4:	4605      	mov	r5, r0
 8019fb6:	6818      	ldr	r0, [r3, #0]
 8019fb8:	460c      	mov	r4, r1
 8019fba:	b118      	cbz	r0, 8019fc4 <__swsetup_r+0x14>
 8019fbc:	6a03      	ldr	r3, [r0, #32]
 8019fbe:	b90b      	cbnz	r3, 8019fc4 <__swsetup_r+0x14>
 8019fc0:	f7ff f858 	bl	8019074 <__sinit>
 8019fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fc8:	0719      	lsls	r1, r3, #28
 8019fca:	d422      	bmi.n	801a012 <__swsetup_r+0x62>
 8019fcc:	06da      	lsls	r2, r3, #27
 8019fce:	d407      	bmi.n	8019fe0 <__swsetup_r+0x30>
 8019fd0:	2209      	movs	r2, #9
 8019fd2:	602a      	str	r2, [r5, #0]
 8019fd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019fd8:	81a3      	strh	r3, [r4, #12]
 8019fda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019fde:	e033      	b.n	801a048 <__swsetup_r+0x98>
 8019fe0:	0758      	lsls	r0, r3, #29
 8019fe2:	d512      	bpl.n	801a00a <__swsetup_r+0x5a>
 8019fe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019fe6:	b141      	cbz	r1, 8019ffa <__swsetup_r+0x4a>
 8019fe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019fec:	4299      	cmp	r1, r3
 8019fee:	d002      	beq.n	8019ff6 <__swsetup_r+0x46>
 8019ff0:	4628      	mov	r0, r5
 8019ff2:	f7ff fa69 	bl	80194c8 <_free_r>
 8019ff6:	2300      	movs	r3, #0
 8019ff8:	6363      	str	r3, [r4, #52]	@ 0x34
 8019ffa:	89a3      	ldrh	r3, [r4, #12]
 8019ffc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a000:	81a3      	strh	r3, [r4, #12]
 801a002:	2300      	movs	r3, #0
 801a004:	6063      	str	r3, [r4, #4]
 801a006:	6923      	ldr	r3, [r4, #16]
 801a008:	6023      	str	r3, [r4, #0]
 801a00a:	89a3      	ldrh	r3, [r4, #12]
 801a00c:	f043 0308 	orr.w	r3, r3, #8
 801a010:	81a3      	strh	r3, [r4, #12]
 801a012:	6923      	ldr	r3, [r4, #16]
 801a014:	b94b      	cbnz	r3, 801a02a <__swsetup_r+0x7a>
 801a016:	89a3      	ldrh	r3, [r4, #12]
 801a018:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a01c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a020:	d003      	beq.n	801a02a <__swsetup_r+0x7a>
 801a022:	4621      	mov	r1, r4
 801a024:	4628      	mov	r0, r5
 801a026:	f000 f846 	bl	801a0b6 <__smakebuf_r>
 801a02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a02e:	f013 0201 	ands.w	r2, r3, #1
 801a032:	d00a      	beq.n	801a04a <__swsetup_r+0x9a>
 801a034:	2200      	movs	r2, #0
 801a036:	60a2      	str	r2, [r4, #8]
 801a038:	6962      	ldr	r2, [r4, #20]
 801a03a:	4252      	negs	r2, r2
 801a03c:	61a2      	str	r2, [r4, #24]
 801a03e:	6922      	ldr	r2, [r4, #16]
 801a040:	b942      	cbnz	r2, 801a054 <__swsetup_r+0xa4>
 801a042:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a046:	d1c5      	bne.n	8019fd4 <__swsetup_r+0x24>
 801a048:	bd38      	pop	{r3, r4, r5, pc}
 801a04a:	0799      	lsls	r1, r3, #30
 801a04c:	bf58      	it	pl
 801a04e:	6962      	ldrpl	r2, [r4, #20]
 801a050:	60a2      	str	r2, [r4, #8]
 801a052:	e7f4      	b.n	801a03e <__swsetup_r+0x8e>
 801a054:	2000      	movs	r0, #0
 801a056:	e7f7      	b.n	801a048 <__swsetup_r+0x98>
 801a058:	20000194 	.word	0x20000194

0801a05c <abort>:
 801a05c:	b508      	push	{r3, lr}
 801a05e:	2006      	movs	r0, #6
 801a060:	f000 f88e 	bl	801a180 <raise>
 801a064:	2001      	movs	r0, #1
 801a066:	f7e8 fe5d 	bl	8002d24 <_exit>

0801a06a <__swhatbuf_r>:
 801a06a:	b570      	push	{r4, r5, r6, lr}
 801a06c:	460c      	mov	r4, r1
 801a06e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a072:	2900      	cmp	r1, #0
 801a074:	b096      	sub	sp, #88	@ 0x58
 801a076:	4615      	mov	r5, r2
 801a078:	461e      	mov	r6, r3
 801a07a:	da0d      	bge.n	801a098 <__swhatbuf_r+0x2e>
 801a07c:	89a3      	ldrh	r3, [r4, #12]
 801a07e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a082:	f04f 0100 	mov.w	r1, #0
 801a086:	bf14      	ite	ne
 801a088:	2340      	movne	r3, #64	@ 0x40
 801a08a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a08e:	2000      	movs	r0, #0
 801a090:	6031      	str	r1, [r6, #0]
 801a092:	602b      	str	r3, [r5, #0]
 801a094:	b016      	add	sp, #88	@ 0x58
 801a096:	bd70      	pop	{r4, r5, r6, pc}
 801a098:	466a      	mov	r2, sp
 801a09a:	f000 f879 	bl	801a190 <_fstat_r>
 801a09e:	2800      	cmp	r0, #0
 801a0a0:	dbec      	blt.n	801a07c <__swhatbuf_r+0x12>
 801a0a2:	9901      	ldr	r1, [sp, #4]
 801a0a4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a0a8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a0ac:	4259      	negs	r1, r3
 801a0ae:	4159      	adcs	r1, r3
 801a0b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a0b4:	e7eb      	b.n	801a08e <__swhatbuf_r+0x24>

0801a0b6 <__smakebuf_r>:
 801a0b6:	898b      	ldrh	r3, [r1, #12]
 801a0b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a0ba:	079d      	lsls	r5, r3, #30
 801a0bc:	4606      	mov	r6, r0
 801a0be:	460c      	mov	r4, r1
 801a0c0:	d507      	bpl.n	801a0d2 <__smakebuf_r+0x1c>
 801a0c2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a0c6:	6023      	str	r3, [r4, #0]
 801a0c8:	6123      	str	r3, [r4, #16]
 801a0ca:	2301      	movs	r3, #1
 801a0cc:	6163      	str	r3, [r4, #20]
 801a0ce:	b003      	add	sp, #12
 801a0d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a0d2:	ab01      	add	r3, sp, #4
 801a0d4:	466a      	mov	r2, sp
 801a0d6:	f7ff ffc8 	bl	801a06a <__swhatbuf_r>
 801a0da:	9f00      	ldr	r7, [sp, #0]
 801a0dc:	4605      	mov	r5, r0
 801a0de:	4639      	mov	r1, r7
 801a0e0:	4630      	mov	r0, r6
 801a0e2:	f7fe fd95 	bl	8018c10 <_malloc_r>
 801a0e6:	b948      	cbnz	r0, 801a0fc <__smakebuf_r+0x46>
 801a0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a0ec:	059a      	lsls	r2, r3, #22
 801a0ee:	d4ee      	bmi.n	801a0ce <__smakebuf_r+0x18>
 801a0f0:	f023 0303 	bic.w	r3, r3, #3
 801a0f4:	f043 0302 	orr.w	r3, r3, #2
 801a0f8:	81a3      	strh	r3, [r4, #12]
 801a0fa:	e7e2      	b.n	801a0c2 <__smakebuf_r+0xc>
 801a0fc:	89a3      	ldrh	r3, [r4, #12]
 801a0fe:	6020      	str	r0, [r4, #0]
 801a100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a104:	81a3      	strh	r3, [r4, #12]
 801a106:	9b01      	ldr	r3, [sp, #4]
 801a108:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a10c:	b15b      	cbz	r3, 801a126 <__smakebuf_r+0x70>
 801a10e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a112:	4630      	mov	r0, r6
 801a114:	f000 f84e 	bl	801a1b4 <_isatty_r>
 801a118:	b128      	cbz	r0, 801a126 <__smakebuf_r+0x70>
 801a11a:	89a3      	ldrh	r3, [r4, #12]
 801a11c:	f023 0303 	bic.w	r3, r3, #3
 801a120:	f043 0301 	orr.w	r3, r3, #1
 801a124:	81a3      	strh	r3, [r4, #12]
 801a126:	89a3      	ldrh	r3, [r4, #12]
 801a128:	431d      	orrs	r5, r3
 801a12a:	81a5      	strh	r5, [r4, #12]
 801a12c:	e7cf      	b.n	801a0ce <__smakebuf_r+0x18>

0801a12e <_raise_r>:
 801a12e:	291f      	cmp	r1, #31
 801a130:	b538      	push	{r3, r4, r5, lr}
 801a132:	4605      	mov	r5, r0
 801a134:	460c      	mov	r4, r1
 801a136:	d904      	bls.n	801a142 <_raise_r+0x14>
 801a138:	2316      	movs	r3, #22
 801a13a:	6003      	str	r3, [r0, #0]
 801a13c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a140:	bd38      	pop	{r3, r4, r5, pc}
 801a142:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a144:	b112      	cbz	r2, 801a14c <_raise_r+0x1e>
 801a146:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a14a:	b94b      	cbnz	r3, 801a160 <_raise_r+0x32>
 801a14c:	4628      	mov	r0, r5
 801a14e:	f000 f853 	bl	801a1f8 <_getpid_r>
 801a152:	4622      	mov	r2, r4
 801a154:	4601      	mov	r1, r0
 801a156:	4628      	mov	r0, r5
 801a158:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a15c:	f000 b83a 	b.w	801a1d4 <_kill_r>
 801a160:	2b01      	cmp	r3, #1
 801a162:	d00a      	beq.n	801a17a <_raise_r+0x4c>
 801a164:	1c59      	adds	r1, r3, #1
 801a166:	d103      	bne.n	801a170 <_raise_r+0x42>
 801a168:	2316      	movs	r3, #22
 801a16a:	6003      	str	r3, [r0, #0]
 801a16c:	2001      	movs	r0, #1
 801a16e:	e7e7      	b.n	801a140 <_raise_r+0x12>
 801a170:	2100      	movs	r1, #0
 801a172:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a176:	4620      	mov	r0, r4
 801a178:	4798      	blx	r3
 801a17a:	2000      	movs	r0, #0
 801a17c:	e7e0      	b.n	801a140 <_raise_r+0x12>
	...

0801a180 <raise>:
 801a180:	4b02      	ldr	r3, [pc, #8]	@ (801a18c <raise+0xc>)
 801a182:	4601      	mov	r1, r0
 801a184:	6818      	ldr	r0, [r3, #0]
 801a186:	f7ff bfd2 	b.w	801a12e <_raise_r>
 801a18a:	bf00      	nop
 801a18c:	20000194 	.word	0x20000194

0801a190 <_fstat_r>:
 801a190:	b538      	push	{r3, r4, r5, lr}
 801a192:	4d07      	ldr	r5, [pc, #28]	@ (801a1b0 <_fstat_r+0x20>)
 801a194:	2300      	movs	r3, #0
 801a196:	4604      	mov	r4, r0
 801a198:	4608      	mov	r0, r1
 801a19a:	4611      	mov	r1, r2
 801a19c:	602b      	str	r3, [r5, #0]
 801a19e:	f7e8 fe11 	bl	8002dc4 <_fstat>
 801a1a2:	1c43      	adds	r3, r0, #1
 801a1a4:	d102      	bne.n	801a1ac <_fstat_r+0x1c>
 801a1a6:	682b      	ldr	r3, [r5, #0]
 801a1a8:	b103      	cbz	r3, 801a1ac <_fstat_r+0x1c>
 801a1aa:	6023      	str	r3, [r4, #0]
 801a1ac:	bd38      	pop	{r3, r4, r5, pc}
 801a1ae:	bf00      	nop
 801a1b0:	2000b03c 	.word	0x2000b03c

0801a1b4 <_isatty_r>:
 801a1b4:	b538      	push	{r3, r4, r5, lr}
 801a1b6:	4d06      	ldr	r5, [pc, #24]	@ (801a1d0 <_isatty_r+0x1c>)
 801a1b8:	2300      	movs	r3, #0
 801a1ba:	4604      	mov	r4, r0
 801a1bc:	4608      	mov	r0, r1
 801a1be:	602b      	str	r3, [r5, #0]
 801a1c0:	f7e8 fe10 	bl	8002de4 <_isatty>
 801a1c4:	1c43      	adds	r3, r0, #1
 801a1c6:	d102      	bne.n	801a1ce <_isatty_r+0x1a>
 801a1c8:	682b      	ldr	r3, [r5, #0]
 801a1ca:	b103      	cbz	r3, 801a1ce <_isatty_r+0x1a>
 801a1cc:	6023      	str	r3, [r4, #0]
 801a1ce:	bd38      	pop	{r3, r4, r5, pc}
 801a1d0:	2000b03c 	.word	0x2000b03c

0801a1d4 <_kill_r>:
 801a1d4:	b538      	push	{r3, r4, r5, lr}
 801a1d6:	4d07      	ldr	r5, [pc, #28]	@ (801a1f4 <_kill_r+0x20>)
 801a1d8:	2300      	movs	r3, #0
 801a1da:	4604      	mov	r4, r0
 801a1dc:	4608      	mov	r0, r1
 801a1de:	4611      	mov	r1, r2
 801a1e0:	602b      	str	r3, [r5, #0]
 801a1e2:	f7e8 fd8f 	bl	8002d04 <_kill>
 801a1e6:	1c43      	adds	r3, r0, #1
 801a1e8:	d102      	bne.n	801a1f0 <_kill_r+0x1c>
 801a1ea:	682b      	ldr	r3, [r5, #0]
 801a1ec:	b103      	cbz	r3, 801a1f0 <_kill_r+0x1c>
 801a1ee:	6023      	str	r3, [r4, #0]
 801a1f0:	bd38      	pop	{r3, r4, r5, pc}
 801a1f2:	bf00      	nop
 801a1f4:	2000b03c 	.word	0x2000b03c

0801a1f8 <_getpid_r>:
 801a1f8:	f7e8 bd7c 	b.w	8002cf4 <_getpid>

0801a1fc <_init>:
 801a1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1fe:	bf00      	nop
 801a200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a202:	bc08      	pop	{r3}
 801a204:	469e      	mov	lr, r3
 801a206:	4770      	bx	lr

0801a208 <_fini>:
 801a208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a20a:	bf00      	nop
 801a20c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a20e:	bc08      	pop	{r3}
 801a210:	469e      	mov	lr, r3
 801a212:	4770      	bx	lr
