LogiBLOX Version C.16
Copyright (c) 1998, Xilinx Inc.

Running LogiBLOX DRC for Module 'RAM_INT_STORE'....
Creating VHDL Simulation Model 'RAM_INT_STORE.vhd'....
Creating VHDL Component 'RAM_INT_STORE.vhi'....
Creating NGC Netlist 'RAM_INT_STORE.ngc'....
Running LogiBLOX expansion on symbol "RAM_INT_STORE"...

Creating EDIF Simulation Model 'RAM_INT_STORE.edn'....
ngd2edif:  version C.16
Copyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.
   writing only delay properties to EDIF file
   dedicated signals will be given global scope
   running NGD DRC ...
   writing  EDIF file to 'RAM_INT_STORE.edn' ...
   memory initialization file written to "RAM_INT_STORE.xmm".
Creating Module File 'RAM_INT_STORE.mod'....
Done.
