###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 15:05:29 2025
#  Design:            MSDAP
#  Command:           check_drc -limit 500 -out_file reports/drc.rpt
###############################################################

VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M5 )
Bounds : ( 212.736, 125.184 ) ( 212.832, 125.312 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN31_dataR_1  ( M3 )
Bounds : ( 208.332, 121.536 ) ( 208.404, 121.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[6]  ( M3 )
Bounds : ( 211.212, 121.344 ) ( 211.284, 121.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_CSB  ( M3 )
Bounds : ( 211.788, 121.728 ) ( 211.860, 121.824 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[0]  ( M3 )
Bounds : ( 207.900, 127.104 ) ( 207.972, 127.200 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[5]  ( M3 )
Bounds : ( 208.332, 126.720 ) ( 208.404, 126.816 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[8]  ( M3 )
Bounds : ( 208.620, 129.024 ) ( 208.692, 129.120 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[7]  ( M3 )
Bounds : ( 209.484, 130.176 ) ( 209.556, 130.272 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[1]  ( M3 )
Bounds : ( 178.956, 121.344 ) ( 179.028, 121.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[6]  ( M3 )
Bounds : ( 181.836, 120.384 ) ( 181.908, 120.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[5]  ( M3 )
Bounds : ( 184.716, 120.576 ) ( 184.788, 120.672 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN31_dataR_1  ( M3 )
Bounds : ( 188.172, 120.192 ) ( 188.244, 120.288 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN28_dataR_2  ( M3 )
Bounds : ( 201.996, 120.000 ) ( 202.068, 120.096 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M3 )
Bounds : ( 179.532, 128.448 ) ( 179.604, 128.544 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[7]  ( M3 )
Bounds : ( 180.684, 130.368 ) ( 180.756, 130.464 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[2]  ( M3 )
Bounds : ( 209.484, 117.504 ) ( 209.556, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN26_dataR_3  ( M3 )
Bounds : ( 210.060, 117.504 ) ( 210.132, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[4]  ( M3 )
Bounds : ( 210.636, 118.464 ) ( 210.708, 118.560 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN21_dataR_6  ( M3 )
Bounds : ( 192.780, 117.312 ) ( 192.852, 117.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN19_dataR_7  ( M3 )
Bounds : ( 193.356, 119.616 ) ( 193.428, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN17_dataR_8  ( M3 )
Bounds : ( 199.692, 119.232 ) ( 199.764, 119.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN24_dataR_4  ( M3 )
Bounds : ( 202.716, 119.040 ) ( 202.788, 119.136 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[3]  ( M3 )
Bounds : ( 205.740, 116.928 ) ( 205.812, 117.024 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_0_O[1]  ( M3 )
Bounds : ( 207.180, 119.040 ) ( 207.252, 119.136 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN27_dataR_3  ( M3 )
Bounds : ( 185.292, 118.080 ) ( 185.364, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[4]  ( M3 )
Bounds : ( 185.868, 119.424 ) ( 185.940, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN25_dataR_4  ( M3 )
Bounds : ( 187.596, 119.424 ) ( 187.668, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN23_dataR_5  ( M3 )
Bounds : ( 188.748, 117.312 ) ( 188.820, 117.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN29_dataR_2  ( M3 )
Bounds : ( 189.324, 119.616 ) ( 189.396, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN24_dataR_4  ( M3 )
Bounds : ( 189.612, 114.432 ) ( 189.684, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[2]  ( M3 )
Bounds : ( 178.380, 118.080 ) ( 178.452, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_CSB  ( M3 )
Bounds : ( 180.684, 117.696 ) ( 180.756, 117.792 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN33_dataR_0  ( M3 )
Bounds : ( 181.260, 114.432 ) ( 181.332, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[3]  ( M3 )
Bounds : ( 181.836, 115.776 ) ( 181.908, 115.872 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[8]  ( M3 )
Bounds : ( 181.980, 117.696 ) ( 182.052, 117.792 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_1_O[0]  ( M3 )
Bounds : ( 182.988, 118.080 ) ( 183.060, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_1  ( M3 )
Bounds : ( 180.108, 91.776 ) ( 180.180, 91.872 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[5]  ( M3 )
Bounds : ( 151.596, 128.448 ) ( 151.668, 128.544 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M5 )
Bounds : ( 152.832, 132.352 ) ( 152.928, 132.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN48_RW0_addr_4  ( M3 )
Bounds : ( 152.460, 121.536 ) ( 152.532, 121.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[1]  ( M3 )
Bounds : ( 153.036, 119.808 ) ( 153.108, 119.904 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_5  ( M3 )
Bounds : ( 153.612, 121.152 ) ( 153.684, 121.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN51_RW0_addr_1  ( M3 )
Bounds : ( 151.740, 122.880 ) ( 151.812, 122.976 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[0]  ( M3 )
Bounds : ( 151.164, 127.104 ) ( 151.236, 127.200 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[6]  ( M3 )
Bounds : ( 123.660, 120.576 ) ( 123.732, 120.672 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_4  ( M3 )
Bounds : ( 124.812, 120.768 ) ( 124.884, 120.864 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_8  ( M3 )
Bounds : ( 169.740, 114.624 ) ( 169.812, 114.720 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN53_mem_OEB  ( M3 )
Bounds : ( 156.492, 114.432 ) ( 156.564, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[4]  ( M3 )
Bounds : ( 155.340, 117.888 ) ( 155.412, 117.984 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[6]  ( M3 )
Bounds : ( 154.764, 119.616 ) ( 154.836, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[2]  ( M3 )
Bounds : ( 153.756, 117.504 ) ( 153.828, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[7]  ( M3 )
Bounds : ( 151.884, 119.424 ) ( 151.956, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[3]  ( M3 )
Bounds : ( 150.156, 117.504 ) ( 150.228, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[2]  ( M3 )
Bounds : ( 149.580, 119.040 ) ( 149.652, 119.136 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN47_RW0_addr_5  ( M3 )
Bounds : ( 149.004, 118.464 ) ( 149.076, 118.560 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[7]  ( M3 )
Bounds : ( 150.732, 119.424 ) ( 150.804, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_CSB  ( M3 )
Bounds : ( 152.172, 114.432 ) ( 152.244, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_2_O[8]  ( M3 )
Bounds : ( 155.196, 115.968 ) ( 155.268, 116.064 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[5]  ( M3 )
Bounds : ( 135.756, 117.504 ) ( 135.828, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN46_RW0_addr_6  ( M3 )
Bounds : ( 139.788, 117.888 ) ( 139.860, 117.984 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN54_mem_WEB  ( M3 )
Bounds : ( 142.092, 119.616 ) ( 142.164, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN52_RW0_addr_0  ( M3 )
Bounds : ( 144.972, 119.424 ) ( 145.044, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN49_RW0_addr_3  ( M3 )
Bounds : ( 145.548, 118.080 ) ( 145.620, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/FE_OFN50_RW0_addr_2  ( M3 )
Bounds : ( 146.700, 119.424 ) ( 146.772, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[0]  ( M3 )
Bounds : ( 147.852, 119.616 ) ( 147.924, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[4]  ( M3 )
Bounds : ( 132.876, 117.696 ) ( 132.948, 117.792 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[1]  ( M3 )
Bounds : ( 131.724, 118.656 ) ( 131.796, 118.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[5]  ( M3 )
Bounds : ( 131.148, 117.504 ) ( 131.220, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[0]  ( M3 )
Bounds : ( 130.572, 119.616 ) ( 130.644, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[2]  ( M3 )
Bounds : ( 129.996, 118.656 ) ( 130.068, 118.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[6]  ( M3 )
Bounds : ( 126.540, 118.080 ) ( 126.612, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_CSB  ( M3 )
Bounds : ( 127.116, 117.120 ) ( 127.188, 117.216 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_WEB  ( M3 )
Bounds : ( 127.980, 119.232 ) ( 128.052, 119.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[1]  ( M3 )
Bounds : ( 128.268, 118.272 ) ( 128.340, 118.368 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_OEB  ( M3 )
Bounds : ( 129.420, 114.432 ) ( 129.492, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[8]  ( M3 )
Bounds : ( 126.252, 115.968 ) ( 126.324, 116.064 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[3]  ( M3 )
Bounds : ( 124.236, 117.504 ) ( 124.308, 117.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/mem_3_O[4]  ( M3 )
Bounds : ( 125.100, 117.888 ) ( 125.172, 117.984 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[3]  ( M3 )
Bounds : ( 125.820, 118.848 ) ( 125.892, 118.944 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[1]  ( M3 )
Bounds : ( 132.300, 105.792 ) ( 132.372, 105.888 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 120.636, 93.696 ) ( 120.708, 93.792 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/RW0_addr[2]  ( M3 )
Bounds : ( 129.420, 97.152 ) ( 129.492, 97.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[1]  ( M3 )
Bounds : ( 90.828, 120.960 ) ( 90.900, 121.056 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[2]  ( M3 )
Bounds : ( 107.532, 121.344 ) ( 107.604, 121.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[5]  ( M3 )
Bounds : ( 113.292, 120.000 ) ( 113.364, 120.096 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[2]  ( M3 )
Bounds : ( 114.444, 123.072 ) ( 114.516, 123.168 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M5 )
Bounds : ( 118.080, 126.720 ) ( 118.176, 126.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[7]  ( M3 )
Bounds : ( 85.068, 128.832 ) ( 85.140, 128.928 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN41_RW0_addr_2  ( M3 )
Bounds : ( 85.644, 123.072 ) ( 85.716, 123.168 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M3 )
Bounds : ( 85.212, 126.720 ) ( 85.284, 126.816 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[6]  ( M3 )
Bounds : ( 86.796, 120.000 ) ( 86.868, 120.096 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN37_RW0_addr_6  ( M3 )
Bounds : ( 86.076, 119.808 ) ( 86.148, 119.904 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN45_mem_WEB  ( M3 )
Bounds : ( 85.788, 122.112 ) ( 85.860, 122.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN42_RW0_addr_1  ( M3 )
Bounds : ( 84.780, 120.768 ) ( 84.852, 120.864 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN40_RW0_addr_3  ( M3 )
Bounds : ( 84.492, 120.384 ) ( 84.564, 120.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN38_RW0_addr_5  ( M3 )
Bounds : ( 87.372, 120.192 ) ( 87.444, 120.288 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN4_dataL_6  ( M3 )
Bounds : ( 81.036, 121.344 ) ( 81.108, 121.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[6]  ( M3 )
Bounds : ( 111.276, 119.616 ) ( 111.348, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_WEB  ( M3 )
Bounds : ( 111.564, 115.200 ) ( 111.636, 115.296 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[5]  ( M3 )
Bounds : ( 112.140, 115.008 ) ( 112.212, 115.104 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[3]  ( M3 )
Bounds : ( 112.716, 113.856 ) ( 112.788, 113.952 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[4]  ( M3 )
Bounds : ( 113.724, 119.232 ) ( 113.796, 119.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[1]  ( M3 )
Bounds : ( 113.868, 118.464 ) ( 113.940, 118.560 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/RW0_addr[0]  ( M3 )
Bounds : ( 108.252, 114.432 ) ( 108.324, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN44_mem_OEB  ( M3 )
Bounds : ( 108.684, 114.048 ) ( 108.756, 114.144 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[8]  ( M3 )
Bounds : ( 108.828, 118.656 ) ( 108.900, 118.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[3]  ( M3 )
Bounds : ( 110.412, 116.928 ) ( 110.484, 117.024 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_CSB  ( M3 )
Bounds : ( 110.412, 118.080 ) ( 110.484, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[0]  ( M3 )
Bounds : ( 110.988, 116.736 ) ( 111.060, 116.832 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN43_RW0_addr_0  ( M3 )
Bounds : ( 93.708, 119.616 ) ( 93.780, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN39_RW0_addr_4  ( M3 )
Bounds : ( 96.588, 119.616 ) ( 96.660, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[4]  ( M3 )
Bounds : ( 101.772, 117.696 ) ( 101.844, 117.792 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_2  ( M3 )
Bounds : ( 112.860, 97.152 ) ( 112.932, 97.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[6]  ( M3 )
Bounds : ( 87.948, 119.040 ) ( 88.020, 119.136 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[5]  ( M3 )
Bounds : ( 86.220, 116.160 ) ( 86.292, 116.256 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[1]  ( M3 )
Bounds : ( 83.916, 119.616 ) ( 83.988, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[3]  ( M3 )
Bounds : ( 82.044, 116.160 ) ( 82.116, 116.256 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_CSB  ( M3 )
Bounds : ( 82.764, 117.120 ) ( 82.836, 117.216 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[4]  ( M3 )
Bounds : ( 84.492, 118.272 ) ( 84.564, 118.368 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_3_O[7]  ( M3 )
Bounds : ( 88.524, 118.080 ) ( 88.596, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN44_mem_OEB  ( M3 )
Bounds : ( 85.068, 114.432 ) ( 85.140, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[0]  ( M3 )
Bounds : ( 85.644, 115.968 ) ( 85.716, 116.064 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[2]  ( M3 )
Bounds : ( 80.460, 119.232 ) ( 80.532, 119.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_2_O[8]  ( M3 )
Bounds : ( 78.156, 118.272 ) ( 78.228, 118.368 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_4  ( M3 )
Bounds : ( 82.764, 97.152 ) ( 82.836, 97.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN0_dataL_8  ( M3 )
Bounds : ( 37.836, 120.192 ) ( 37.908, 120.288 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[8]  ( M3 )
Bounds : ( 51.660, 120.576 ) ( 51.732, 120.672 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN3_dataL_6  ( M3 )
Bounds : ( 53.964, 120.000 ) ( 54.036, 120.096 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN40_RW0_addr_3  ( M3 )
Bounds : ( 55.260, 121.344 ) ( 55.332, 121.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN6_dataL_5  ( M3 )
Bounds : ( 56.268, 120.000 ) ( 56.340, 120.096 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[7]  ( M3 )
Bounds : ( 55.692, 130.176 ) ( 55.764, 130.272 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[6]  ( M3 )
Bounds : ( 57.420, 127.680 ) ( 57.492, 127.776 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[0]  ( M3 )
Bounds : ( 57.564, 127.104 ) ( 57.636, 127.200 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M5 )
Bounds : ( 54.528, 132.352 ) ( 54.624, 132.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[3]  ( M3 )
Bounds : ( 28.188, 128.064 ) ( 28.260, 128.160 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[4]  ( M3 )
Bounds : ( 27.468, 130.368 ) ( 27.540, 130.464 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[6]  ( M3 )
Bounds : ( 28.044, 128.640 ) ( 28.116, 128.736 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VSS  ( M5 )
Bounds : ( 24.000, 132.352 ) ( 24.096, 132.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN4_dataL_6  ( M3 )
Bounds : ( 28.044, 125.952 ) ( 28.116, 126.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_CSB  ( M3 )
Bounds : ( 25.740, 120.384 ) ( 25.812, 120.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN1_dataL_7  ( M3 )
Bounds : ( 25.164, 119.808 ) ( 25.236, 119.904 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN40_RW0_addr_3  ( M3 )
Bounds : ( 24.588, 120.768 ) ( 24.660, 120.864 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[0]  ( M3 )
Bounds : ( 28.044, 127.104 ) ( 28.116, 127.200 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[4]  ( M3 )
Bounds : ( 57.996, 118.656 ) ( 58.068, 118.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_CSB  ( M3 )
Bounds : ( 57.276, 118.848 ) ( 57.348, 118.944 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[1]  ( M3 )
Bounds : ( 56.844, 118.080 ) ( 56.916, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN10_dataL_3  ( M3 )
Bounds : ( 56.268, 117.888 ) ( 56.340, 117.984 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[2]  ( M3 )
Bounds : ( 54.684, 117.888 ) ( 54.756, 117.984 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN2_dataL_7  ( M3 )
Bounds : ( 53.964, 119.232 ) ( 54.036, 119.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[3]  ( M3 )
Bounds : ( 53.388, 116.544 ) ( 53.460, 116.640 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN9_dataL_3  ( M3 )
Bounds : ( 53.964, 118.080 ) ( 54.036, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_1_O[5]  ( M3 )
Bounds : ( 55.692, 115.200 ) ( 55.764, 115.296 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN8_dataL_4  ( M3 )
Bounds : ( 58.572, 114.432 ) ( 58.644, 114.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN16_dataL_0  ( M3 )
Bounds : ( 45.900, 119.616 ) ( 45.972, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN15_dataL_0  ( M3 )
Bounds : ( 49.356, 119.424 ) ( 49.428, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN14_dataL_1  ( M3 )
Bounds : ( 50.076, 119.616 ) ( 50.148, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN13_dataL_1  ( M3 )
Bounds : ( 51.084, 119.616 ) ( 51.156, 119.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[2]  ( M3 )
Bounds : ( 30.348, 117.888 ) ( 30.420, 117.984 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[5]  ( M3 )
Bounds : ( 31.356, 116.544 ) ( 31.428, 116.640 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[8]  ( M3 )
Bounds : ( 36.108, 118.080 ) ( 36.180, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[1]  ( M3 )
Bounds : ( 39.564, 118.656 ) ( 39.636, 118.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_5  ( M3 )
Bounds : ( 54.540, 98.496 ) ( 54.612, 98.592 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_1  ( M3 )
Bounds : ( 54.972, 97.152 ) ( 55.044, 97.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN5_dataL_5  ( M3 )
Bounds : ( 26.892, 119.424 ) ( 26.964, 119.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/mem_0_O[7]  ( M3 )
Bounds : ( 28.620, 118.080 ) ( 28.692, 118.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN44_mem_OEB  ( M3 )
Bounds : ( 59.148, 116.160 ) ( 59.220, 116.256 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN22_dataR_5  ( M3 )
Bounds : ( 189.900, 88.320 ) ( 189.972, 88.416 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN20_dataR_6  ( M3 )
Bounds : ( 190.908, 79.872 ) ( 190.980, 79.968 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN18_dataR_7  ( M3 )
Bounds : ( 191.628, 79.680 ) ( 191.700, 79.776 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[8]  ( M3 )
Bounds : ( 203.724, 71.232 ) ( 203.796, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_CSB  ( M3 )
Bounds : ( 200.844, 61.824 ) ( 200.916, 61.920 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[13]  ( M3 )
Bounds : ( 201.564, 64.512 ) ( 201.636, 64.608 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[1]  ( M3 )
Bounds : ( 202.140, 65.280 ) ( 202.212, 65.376 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[3]  ( M3 )
Bounds : ( 203.148, 67.200 ) ( 203.220, 67.296 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[5]  ( M3 )
Bounds : ( 199.692, 61.824 ) ( 199.764, 61.920 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[6]  ( M3 )
Bounds : ( 198.540, 62.016 ) ( 198.612, 62.112 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/n_0  ( M3 )
Bounds : ( 197.388, 62.400 ) ( 197.460, 62.496 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN26_dataR_3  ( M3 )
Bounds : ( 192.492, 66.816 ) ( 192.564, 66.912 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN28_dataR_2  ( M3 )
Bounds : ( 192.924, 66.624 ) ( 192.996, 66.720 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[7]  ( M3 )
Bounds : ( 195.084, 62.592 ) ( 195.156, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[6]  ( M3 )
Bounds : ( 178.380, 71.232 ) ( 178.452, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[4]  ( M3 )
Bounds : ( 179.100, 70.272 ) ( 179.172, 70.368 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[2]  ( M3 )
Bounds : ( 179.676, 68.544 ) ( 179.748, 68.640 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[3]  ( M3 )
Bounds : ( 179.964, 68.736 ) ( 180.036, 68.832 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[7]  ( M3 )
Bounds : ( 179.964, 71.232 ) ( 180.036, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[0]  ( M3 )
Bounds : ( 191.628, 72.192 ) ( 191.700, 72.288 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[1]  ( M3 )
Bounds : ( 192.348, 71.232 ) ( 192.420, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[1]  ( M3 )
Bounds : ( 179.820, 67.584 ) ( 179.892, 67.680 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[0]  ( M3 )
Bounds : ( 179.964, 66.240 ) ( 180.036, 66.336 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net rjdataR[1] & Pin of Cell R_mem_R/mem_0_0  ( M4 )
Bounds : ( 180.288, 67.680 ) ( 180.428, 67.776 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/RW0_addr[0]  ( M3 )
Bounds : ( 178.380, 62.592 ) ( 178.452, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/RW0_addr[2]  ( M3 )
Bounds : ( 179.676, 62.592 ) ( 179.748, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/RW0_addr[3]  ( M3 )
Bounds : ( 179.964, 62.976 ) ( 180.036, 63.072 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[6]  ( M3 )
Bounds : ( 179.964, 63.744 ) ( 180.036, 63.840 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net Data_mem_R/RW0_addr[6] & Pin of Cell R_mem_R/mem_0_0  ( M4 )
Bounds : ( 180.288, 63.840 ) ( 180.428, 63.936 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net R_mem_R/RW0_addr[2] & Regular Wire of Net R_mem_R/RW0_addr[3]  ( M4 )
Bounds : ( 179.860, 63.072 ) ( 180.112, 63.168 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net Data_mem_R/RW0_addr[6] & Pin of Cell R_mem_R/mem_0_0  ( M4 )
Bounds : ( 180.244, 64.224 ) ( 180.480, 64.320 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VDD  ( M5 )
Bounds : ( 192.384, 62.208 ) ( 192.480, 62.336 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[3]  ( M3 )
Bounds : ( 201.996, 53.952 ) ( 202.068, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[1]  ( M3 )
Bounds : ( 202.572, 58.560 ) ( 202.644, 58.656 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[2]  ( M3 )
Bounds : ( 202.572, 59.328 ) ( 202.644, 59.424 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[4]  ( M3 )
Bounds : ( 203.724, 60.096 ) ( 203.796, 60.192 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[2]  ( M3 )
Bounds : ( 204.300, 59.904 ) ( 204.372, 60.000 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[4]  ( M3 )
Bounds : ( 197.964, 59.136 ) ( 198.036, 59.232 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/CTS_2  ( M3 )
Bounds : ( 197.388, 53.952 ) ( 197.460, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_2  ( M3 )
Bounds : ( 193.932, 55.488 ) ( 194.004, 55.584 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_WEB  ( M3 )
Bounds : ( 198.540, 59.904 ) ( 198.612, 60.000 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_1_O[0]  ( M3 )
Bounds : ( 201.132, 49.536 ) ( 201.204, 49.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[3]  ( M3 )
Bounds : ( 201.420, 51.840 ) ( 201.492, 51.936 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[14]  ( M3 )
Bounds : ( 204.012, 51.264 ) ( 204.084, 51.360 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[8]  ( M3 )
Bounds : ( 205.740, 52.032 ) ( 205.812, 52.128 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[9]  ( M3 )
Bounds : ( 193.500, 50.688 ) ( 193.572, 50.784 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_8  ( M3 )
Bounds : ( 192.780, 46.464 ) ( 192.852, 46.560 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[11]  ( M3 )
Bounds : ( 194.076, 49.920 ) ( 194.148, 50.016 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[10]  ( M3 )
Bounds : ( 194.220, 49.536 ) ( 194.292, 49.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[15]  ( M3 )
Bounds : ( 199.260, 50.304 ) ( 199.332, 50.400 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[12]  ( M3 )
Bounds : ( 199.836, 50.304 ) ( 199.908, 50.400 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/mem_0_0_WEB1  ( M3 )
Bounds : ( 188.172, 59.136 ) ( 188.244, 59.232 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/n_1  ( M3 )
Bounds : ( 188.748, 59.904 ) ( 188.820, 60.000 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/CTS_1  ( M3 )
Bounds : ( 189.900, 59.904 ) ( 189.972, 60.000 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/mem_0_0_OEB1  ( M3 )
Bounds : ( 191.052, 59.712 ) ( 191.124, 59.808 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[0]  ( M3 )
Bounds : ( 191.628, 52.608 ) ( 191.700, 52.704 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN24_dataR_4  ( M3 )
Bounds : ( 191.628, 50.688 ) ( 191.700, 50.784 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN18_dataR_7  ( M3 )
Bounds : ( 191.196, 49.536 ) ( 191.268, 49.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN20_dataR_6  ( M3 )
Bounds : ( 190.764, 49.152 ) ( 190.836, 49.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[1]  ( M3 )
Bounds : ( 190.476, 52.416 ) ( 190.548, 52.512 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN22_dataR_5  ( M3 )
Bounds : ( 190.188, 49.344 ) ( 190.260, 49.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/CTS_3  ( M3 )
Bounds : ( 188.748, 48.960 ) ( 188.820, 49.056 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net PISOR/register_dataout[34]  ( M3 )
Bounds : ( 183.564, 46.656 ) ( 183.636, 46.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[1]  ( M3 )
Bounds : ( 205.452, 34.368 ) ( 205.524, 34.464 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/CTS_3  ( M3 )
Bounds : ( 204.300, 45.312 ) ( 204.372, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/CTS_3  ( M3 )
Bounds : ( 203.724, 36.672 ) ( 203.796, 36.768 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[4]  ( M3 )
Bounds : ( 201.420, 45.312 ) ( 201.492, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Sclk  ( M3 )
Bounds : ( 192.348, 33.600 ) ( 192.420, 33.696 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_4  ( M3 )
Bounds : ( 190.620, 45.312 ) ( 190.692, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[1]  ( M3 )
Bounds : ( 189.900, 36.672 ) ( 189.972, 36.768 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_8  ( M3 )
Bounds : ( 182.988, 31.680 ) ( 183.060, 31.776 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_4  ( M3 )
Bounds : ( 182.412, 45.312 ) ( 182.484, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_8  ( M3 )
Bounds : ( 181.116, 45.312 ) ( 181.188, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_5  ( M3 )
Bounds : ( 153.036, 80.064 ) ( 153.108, 80.160 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_8  ( M3 )
Bounds : ( 167.724, 79.872 ) ( 167.796, 79.968 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataR[5]  ( M3 )
Bounds : ( 177.084, 71.232 ) ( 177.156, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net alu_ctrl/n_240  ( M3 )
Bounds : ( 167.436, 71.232 ) ( 167.508, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[3]  ( M3 )
Bounds : ( 177.228, 62.592 ) ( 177.300, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/n_0  ( M3 )
Bounds : ( 170.892, 62.592 ) ( 170.964, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[5]  ( M3 )
Bounds : ( 166.284, 63.744 ) ( 166.356, 63.840 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[4]  ( M3 )
Bounds : ( 165.708, 64.704 ) ( 165.780, 64.800 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_9  ( M3 )
Bounds : ( 165.132, 66.432 ) ( 165.204, 66.528 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[7]  ( M3 )
Bounds : ( 163.980, 62.592 ) ( 164.052, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_4  ( M3 )
Bounds : ( 148.428, 65.664 ) ( 148.500, 65.760 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_R/RW0_addr[1]  ( M3 )
Bounds : ( 150.732, 62.592 ) ( 150.804, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_9  ( M3 )
Bounds : ( 153.036, 67.968 ) ( 153.108, 68.064 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InReady  ( M3 )
Bounds : ( 154.764, 64.704 ) ( 154.836, 64.800 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[0]  ( M3 )
Bounds : ( 159.948, 62.592 ) ( 160.020, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InReady  ( M5 )
Bounds : ( 154.752, 64.512 ) ( 154.848, 64.640 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net alu_ctrl/n_69  ( M3 )
Bounds : ( 139.212, 78.336 ) ( 139.284, 78.432 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net coeffR_addr[0]  ( M3 )
Bounds : ( 140.796, 86.592 ) ( 140.868, 86.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net coeffR_addr[0]  ( M3 )
Bounds : ( 142.668, 76.416 ) ( 142.740, 76.512 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net alu_ctrl/n_240  ( M3 )
Bounds : ( 143.820, 79.872 ) ( 143.892, 79.968 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[0]  ( M3 )
Bounds : ( 129.420, 62.592 ) ( 129.492, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[4]  ( M3 )
Bounds : ( 132.300, 67.776 ) ( 132.372, 67.872 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[0]  ( M3 )
Bounds : ( 136.332, 62.592 ) ( 136.404, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[1]  ( M3 )
Bounds : ( 137.484, 62.400 ) ( 137.556, 62.496 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_9  ( M3 )
Bounds : ( 144.540, 66.048 ) ( 144.612, 66.144 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell main_ctrl/state_next_reg[2]  ( M1 )
Bounds : ( 139.512, 67.920 ) ( 139.572, 67.996 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell main_ctrl/state_next_reg[1]  ( M1 )
Bounds : ( 139.536, 68.084 ) ( 139.572, 68.160 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Start  ( M3 )
Bounds : ( 150.732, 53.952 ) ( 150.804, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[8]  ( M3 )
Bounds : ( 153.180, 51.456 ) ( 153.252, 51.552 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_2  ( M3 )
Bounds : ( 169.596, 50.880 ) ( 169.668, 50.976 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_4  ( M3 )
Bounds : ( 172.044, 49.536 ) ( 172.116, 49.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_5  ( M3 )
Bounds : ( 177.228, 53.952 ) ( 177.300, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[8]  ( M3 )
Bounds : ( 153.180, 45.312 ) ( 153.252, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_4  ( M3 )
Bounds : ( 176.796, 45.312 ) ( 176.868, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_R/CTS_4  ( M3 )
Bounds : ( 124.668, 49.536 ) ( 124.740, 49.632 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_9  ( M3 )
Bounds : ( 125.964, 59.328 ) ( 126.036, 59.424 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[15]  ( M3 )
Bounds : ( 146.124, 47.424 ) ( 146.196, 47.520 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[2]  ( M3 )
Bounds : ( 223.308, 1.344 ) ( 223.380, 1.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[12]  ( M5 )
Bounds : ( 214.272, 8.448 ) ( 214.368, 8.576 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[13]  ( M5 )
Bounds : ( 236.352, 9.472 ) ( 236.448, 9.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net PISOR/register_dataout[34]  ( M3 )
Bounds : ( 182.988, 29.184 ) ( 183.060, 29.280 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[10]  ( M3 )
Bounds : ( 190.044, 19.392 ) ( 190.116, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[0]  ( M3 )
Bounds : ( 194.508, 16.512 ) ( 194.580, 16.608 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[1]  ( M3 )
Bounds : ( 199.116, 16.896 ) ( 199.188, 16.992 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[12]  ( M3 )
Bounds : ( 200.268, 16.320 ) ( 200.340, 16.416 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[3]  ( M3 )
Bounds : ( 202.716, 17.856 ) ( 202.788, 17.952 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/RW0_addr[3]  ( M3 )
Bounds : ( 205.308, 28.032 ) ( 205.380, 28.128 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[4]  ( M3 )
Bounds : ( 204.444, 14.976 ) ( 204.516, 15.072 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[7]  ( M3 )
Bounds : ( 203.724, 14.208 ) ( 203.796, 14.304 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_CSB  ( M3 )
Bounds : ( 200.844, 12.864 ) ( 200.916, 12.960 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_OEB  ( M3 )
Bounds : ( 205.740, 10.752 ) ( 205.812, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[13]  ( M3 )
Bounds : ( 205.740, 9.600 ) ( 205.812, 9.696 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[5]  ( M3 )
Bounds : ( 204.876, 10.752 ) ( 204.948, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[2]  ( M3 )
Bounds : ( 200.268, 10.752 ) ( 200.340, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_WEB  ( M3 )
Bounds : ( 199.548, 12.096 ) ( 199.620, 12.192 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[2]  ( M3 )
Bounds : ( 202.428, 4.992 ) ( 202.500, 5.088 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_R/mem_0_0_O[6]  ( M3 )
Bounds : ( 202.140, 8.064 ) ( 202.212, 8.160 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[1]  ( M3 )
Bounds : ( 199.116, 2.112 ) ( 199.188, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[1]  ( M3 )
Bounds : ( 198.972, 4.224 ) ( 199.044, 4.320 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[7]  ( M3 )
Bounds : ( 193.644, 4.992 ) ( 193.716, 5.088 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[1]  ( M5 )
Bounds : ( 199.104, 2.048 ) ( 199.200, 2.176 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Pin of Cell pipo/g1409  ( M1 )
Bounds : ( 196.956, 7.452 ) ( 197.028, 7.516 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/dataR_reg[12]  ( M1 )
Bounds : ( 196.968, 7.604 ) ( 197.028, 7.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net VSS & Pin of Cell pipo/g1409  ( M1 )
Bounds : ( 196.956, 7.452 ) ( 197.028, 7.516 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[12]  ( M3 )
Bounds : ( 205.596, 8.640 ) ( 205.668, 8.736 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[9]  ( M3 )
Bounds : ( 183.564, 15.936 ) ( 183.636, 16.032 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN18_dataR_7  ( M3 )
Bounds : ( 188.172, 4.800 ) ( 188.244, 4.896 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN22_dataR_5  ( M3 )
Bounds : ( 189.324, 5.760 ) ( 189.396, 5.856 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN20_dataR_6  ( M3 )
Bounds : ( 191.052, 2.112 ) ( 191.124, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[11]  ( M3 )
Bounds : ( 191.628, 2.112 ) ( 191.700, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[0]  ( M3 )
Bounds : ( 191.916, 4.416 ) ( 191.988, 4.512 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[11]  ( M5 )
Bounds : ( 191.616, 2.048 ) ( 191.712, 2.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[0]  ( M3 )
Bounds : ( 178.956, 2.112 ) ( 179.028, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[0]  ( M5 )
Bounds : ( 178.944, 2.048 ) ( 179.040, 2.176 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/FE_PHC719_dataR_10  ( M1 )
Bounds : ( 184.860, 7.452 ) ( 184.932, 7.516 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/dataR_reg[10]  ( M1 )
Bounds : ( 184.872, 7.604 ) ( 184.932, 7.680 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net VSS & Blockage of Cell pipo/FE_PHC719_dataR_10  ( M1 )
Bounds : ( 184.860, 7.452 ) ( 184.932, 7.516 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Sclk  ( M3 )
Bounds : ( 201.420, 1.152 ) ( 201.492, 1.248 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Pin of Cell pipo/g1405  ( M1 )
Bounds : ( 196.380, 1.124 ) ( 196.452, 1.188 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net VSS & Pin of Cell pipo/g1405  ( M1 )
Bounds : ( 196.380, 1.124 ) ( 196.452, 1.188 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[2]  ( M5 )
Bounds : ( 223.296, 1.280 ) ( 223.392, 1.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 165.132, 10.752 ) ( 165.204, 10.848 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/bitpos_reg[3]  ( M1 )
Bounds : ( 166.572, 11.760 ) ( 166.644, 11.836 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/continueFrame_reg  ( M1 )
Bounds : ( 173.340, 9.764 ) ( 173.412, 9.840 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[9]  ( M3 )
Bounds : ( 163.980, 2.112 ) ( 164.052, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[10]  ( M3 )
Bounds : ( 168.588, 7.296 ) ( 168.660, 7.392 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Frame  ( M3 )
Bounds : ( 172.332, 3.264 ) ( 172.404, 3.360 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[6]  ( M3 )
Bounds : ( 172.620, 3.840 ) ( 172.692, 3.936 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[10]  ( M5 )
Bounds : ( 168.576, 7.168 ) ( 168.672, 7.296 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[8]  ( M3 )
Bounds : ( 148.428, 5.760 ) ( 148.500, 5.856 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 149.004, 8.256 ) ( 149.076, 8.352 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[5]  ( M3 )
Bounds : ( 151.164, 2.112 ) ( 151.236, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[3]  ( M3 )
Bounds : ( 155.916, 4.032 ) ( 155.988, 4.128 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net OutReady  ( M3 )
Bounds : ( 131.724, 17.280 ) ( 131.796, 17.376 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Reset_n  ( M3 )
Bounds : ( 142.092, 19.392 ) ( 142.164, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net OutReady  ( M5 )
Bounds : ( 131.712, 16.896 ) ( 131.808, 17.024 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[15]  ( M3 )
Bounds : ( 134.028, 10.752 ) ( 134.100, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 136.908, 6.336 ) ( 136.980, 6.432 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Dclk  ( M3 )
Bounds : ( 145.548, 1.344 ) ( 145.620, 1.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[9]  ( M5 )
Bounds : ( 145.920, 2.304 ) ( 146.016, 2.432 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Pin of Cell pipo/g1435  ( M1 )
Bounds : ( 140.508, 7.604 ) ( 140.580, 7.668 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net VSS & Pin of Cell pipo/g1435  ( M1 )
Bounds : ( 140.508, 7.604 ) ( 140.580, 7.668 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 128.412, 7.104 ) ( 128.484, 7.200 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[4]  ( M3 )
Bounds : ( 128.268, 2.112 ) ( 128.340, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[15]  ( M3 )
Bounds : ( 129.132, 6.144 ) ( 129.204, 6.240 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[14]  ( M3 )
Bounds : ( 130.428, 6.528 ) ( 130.500, 6.624 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/dataR_reg[14]  ( M1 )
Bounds : ( 131.736, 7.440 ) ( 131.796, 7.516 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 120.780, 6.144 ) ( 120.852, 6.240 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[8]  ( M3 )
Bounds : ( 123.660, 2.112 ) ( 123.732, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[8]  ( M5 )
Bounds : ( 123.648, 2.048 ) ( 123.744, 2.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_2  ( M3 )
Bounds : ( 112.140, 83.520 ) ( 112.212, 83.616 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 113.868, 81.792 ) ( 113.940, 81.888 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[7]  ( M3 )
Bounds : ( 105.228, 63.936 ) ( 105.300, 64.032 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 101.196, 71.232 ) ( 101.268, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[7]  ( M3 )
Bounds : ( 95.436, 63.168 ) ( 95.508, 63.264 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjL_enable  ( M3 )
Bounds : ( 105.228, 70.656 ) ( 105.300, 70.752 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net datawrite[1]  ( M3 )
Bounds : ( 112.716, 65.280 ) ( 112.788, 65.376 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 113.868, 71.232 ) ( 113.940, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net alu_ctrl/n_69  ( M3 )
Bounds : ( 117.324, 74.880 ) ( 117.396, 74.976 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/RW0_addr[2]  ( M3 )
Bounds : ( 62.604, 62.592 ) ( 62.676, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 65.340, 71.232 ) ( 65.412, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[4]  ( M3 )
Bounds : ( 66.636, 71.232 ) ( 66.708, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[4]  ( M3 )
Bounds : ( 67.212, 61.440 ) ( 67.284, 61.536 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 67.212, 79.872 ) ( 67.284, 79.968 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_3  ( M3 )
Bounds : ( 84.060, 71.232 ) ( 84.132, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjL_enable  ( M3 )
Bounds : ( 88.524, 63.168 ) ( 88.596, 63.264 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/n_17  ( M3 )
Bounds : ( 91.980, 49.728 ) ( 92.052, 49.824 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_5  ( M3 )
Bounds : ( 102.924, 36.672 ) ( 102.996, 36.768 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/n_17  ( M3 )
Bounds : ( 113.292, 49.152 ) ( 113.364, 49.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Sclk  ( M3 )
Bounds : ( 115.740, 33.600 ) ( 115.812, 33.696 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[0]  ( M3 )
Bounds : ( 78.156, 59.520 ) ( 78.228, 59.616 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[6]  ( M3 )
Bounds : ( 67.788, 60.096 ) ( 67.860, 60.192 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_1  ( M3 )
Bounds : ( 66.060, 53.952 ) ( 66.132, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/CTS_1  ( M3 )
Bounds : ( 60.300, 53.952 ) ( 60.372, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_4  ( M3 )
Bounds : ( 83.340, 58.176 ) ( 83.412, 58.272 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_2  ( M3 )
Bounds : ( 64.908, 40.704 ) ( 64.980, 40.800 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_1  ( M3 )
Bounds : ( 81.036, 34.944 ) ( 81.108, 35.040 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_4  ( M3 )
Bounds : ( 86.220, 31.488 ) ( 86.292, 31.584 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_1  ( M3 )
Bounds : ( 86.508, 33.600 ) ( 86.580, 33.696 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[2]  ( M3 )
Bounds : ( 73.548, 60.480 ) ( 73.620, 60.576 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN1_dataL_7  ( M3 )
Bounds : ( 52.812, 86.784 ) ( 52.884, 86.880 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN7_dataL_4  ( M3 )
Bounds : ( 53.388, 75.840 ) ( 53.460, 75.936 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[6]  ( M3 )
Bounds : ( 56.268, 75.072 ) ( 56.340, 75.168 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[5]  ( M3 )
Bounds : ( 56.844, 71.232 ) ( 56.916, 71.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[0]  ( M3 )
Bounds : ( 56.988, 68.160 ) ( 57.060, 68.256 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[7]  ( M3 )
Bounds : ( 56.988, 69.504 ) ( 57.060, 69.600 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[2]  ( M3 )
Bounds : ( 57.132, 68.544 ) ( 57.204, 68.640 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[3]  ( M3 )
Bounds : ( 57.564, 68.736 ) ( 57.636, 68.832 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net rjdataL[1]  ( M3 )
Bounds : ( 58.140, 68.352 ) ( 58.212, 68.448 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN3_dataL_6  ( M3 )
Bounds : ( 53.964, 67.392 ) ( 54.036, 67.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN5_dataL_5  ( M3 )
Bounds : ( 56.844, 65.472 ) ( 56.916, 65.568 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN11_dataL_2  ( M3 )
Bounds : ( 57.420, 66.240 ) ( 57.492, 66.336 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/RW0_addr[3]  ( M3 )
Bounds : ( 58.572, 64.704 ) ( 58.644, 64.800 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/FE_OFN12_dataL_2  ( M3 )
Bounds : ( 58.572, 66.816 ) ( 58.644, 66.912 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/mem_0_0_WEB1  ( M3 )
Bounds : ( 57.420, 60.864 ) ( 57.492, 60.960 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[5]  ( M3 )
Bounds : ( 56.844, 62.784 ) ( 56.916, 62.880 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/mem_0_0_OEB1  ( M3 )
Bounds : ( 56.988, 61.248 ) ( 57.060, 61.344 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/n_1  ( M3 )
Bounds : ( 56.988, 61.632 ) ( 57.060, 61.728 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/RW0_addr[0]  ( M3 )
Bounds : ( 57.276, 62.400 ) ( 57.348, 62.496 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net R_mem_L/RW0_addr[1]  ( M3 )
Bounds : ( 57.996, 62.592 ) ( 58.068, 62.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net VDD  ( M5 )
Bounds : ( 56.064, 62.208 ) ( 56.160, 62.336 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[4]  ( M3 )
Bounds : ( 33.228, 67.008 ) ( 33.300, 67.104 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[3]  ( M3 )
Bounds : ( 33.804, 67.200 ) ( 33.876, 67.296 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[8]  ( M3 )
Bounds : ( 34.524, 63.168 ) ( 34.596, 63.264 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[2]  ( M3 )
Bounds : ( 35.388, 65.472 ) ( 35.460, 65.568 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[6]  ( M3 )
Bounds : ( 36.684, 62.784 ) ( 36.756, 62.880 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[5]  ( M3 )
Bounds : ( 37.260, 62.976 ) ( 37.332, 63.072 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_CSB  ( M3 )
Bounds : ( 39.564, 61.248 ) ( 39.636, 61.344 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[12]  ( M3 )
Bounds : ( 45.900, 53.952 ) ( 45.972, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN15_dataL_0  ( M3 )
Bounds : ( 51.084, 53.952 ) ( 51.156, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Co_mem_L/CTS_5  ( M3 )
Bounds : ( 54.540, 58.368 ) ( 54.612, 58.464 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN11_dataL_2  ( M3 )
Bounds : ( 52.236, 51.840 ) ( 52.308, 51.936 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN1_dataL_7  ( M3 )
Bounds : ( 52.956, 51.264 ) ( 53.028, 51.360 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN7_dataL_4  ( M3 )
Bounds : ( 53.964, 50.880 ) ( 54.036, 50.976 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN13_dataL_1  ( M3 )
Bounds : ( 51.084, 51.264 ) ( 51.156, 51.360 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN9_dataL_3  ( M3 )
Bounds : ( 49.356, 51.072 ) ( 49.428, 51.168 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[13]  ( M3 )
Bounds : ( 48.204, 47.616 ) ( 48.276, 47.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[7]  ( M3 )
Bounds : ( 45.324, 48.000 ) ( 45.396, 48.096 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[5]  ( M3 )
Bounds : ( 45.324, 47.232 ) ( 45.396, 47.328 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/CTS_2  ( M3 )
Bounds : ( 44.028, 53.568 ) ( 44.100, 53.664 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[3]  ( M3 )
Bounds : ( 37.116, 60.288 ) ( 37.188, 60.384 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[1]  ( M3 )
Bounds : ( 35.964, 59.904 ) ( 36.036, 60.000 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_WEB  ( M3 )
Bounds : ( 34.956, 58.176 ) ( 35.028, 58.272 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[0]  ( M3 )
Bounds : ( 34.956, 53.952 ) ( 35.028, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[7]  ( M3 )
Bounds : ( 34.380, 60.288 ) ( 34.452, 60.384 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[7]  ( M3 )
Bounds : ( 33.948, 58.176 ) ( 34.020, 58.272 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_1_O[1]  ( M3 )
Bounds : ( 33.804, 53.952 ) ( 33.876, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[14]  ( M3 )
Bounds : ( 32.076, 53.952 ) ( 32.148, 54.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[15]  ( M3 )
Bounds : ( 36.252, 47.616 ) ( 36.324, 47.712 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN9_dataL_3  ( M3 )
Bounds : ( 37.260, 46.080 ) ( 37.332, 46.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[10]  ( M3 )
Bounds : ( 41.148, 49.152 ) ( 41.220, 49.248 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[11]  ( M3 )
Bounds : ( 42.876, 49.344 ) ( 42.948, 49.440 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[9]  ( M3 )
Bounds : ( 44.028, 48.768 ) ( 44.100, 48.864 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[3]  ( M3 )
Bounds : ( 31.068, 36.672 ) ( 31.140, 36.768 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[2]  ( M3 )
Bounds : ( 31.500, 45.312 ) ( 31.572, 45.408 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[3]  ( M3 )
Bounds : ( 36.684, 36.672 ) ( 36.756, 36.768 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_2  ( M3 )
Bounds : ( 58.860, 44.736 ) ( 58.932, 44.832 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[3]  ( M3 )
Bounds : ( 103.788, 2.112 ) ( 103.860, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[14]  ( M3 )
Bounds : ( 105.804, 2.112 ) ( 105.876, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 108.684, 5.760 ) ( 108.756, 5.856 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[5]  ( M3 )
Bounds : ( 110.988, 5.376 ) ( 111.060, 5.472 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[7]  ( M3 )
Bounds : ( 112.140, 5.760 ) ( 112.212, 5.856 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net OutputL  ( M5 )
Bounds : ( 109.824, 14.848 ) ( 109.920, 14.976 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net VSS & Pin of Cell pipo/dataR_reg[7]  ( M1 )
Bounds : ( 114.700, 3.132 ) ( 114.732, 3.196 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataR[4]  ( M3 )
Bounds : ( 93.132, 2.112 ) ( 93.204, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 96.588, 4.800 ) ( 96.660, 4.896 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net CTS_1  ( M3 )
Bounds : ( 61.020, 19.392 ) ( 61.092, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net OutputL  ( M3 )
Bounds : ( 68.364, 19.392 ) ( 68.436, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net OutputR  ( M3 )
Bounds : ( 87.372, 16.896 ) ( 87.444, 16.992 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net OutputR  ( M5 )
Bounds : ( 87.360, 16.640 ) ( 87.456, 16.768 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[6]  ( M3 )
Bounds : ( 78.156, 2.112 ) ( 78.228, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 78.732, 5.376 ) ( 78.804, 5.472 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[13]  ( M3 )
Bounds : ( 86.220, 6.528 ) ( 86.292, 6.624 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 88.524, 2.112 ) ( 88.596, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[6]  ( M5 )
Bounds : ( 78.144, 2.048 ) ( 78.240, 2.176 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[12]  ( M3 )
Bounds : ( 61.452, 2.112 ) ( 61.524, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[1]  ( M3 )
Bounds : ( 65.052, 2.112 ) ( 65.124, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net pipo/CTS_2  ( M3 )
Bounds : ( 68.940, 6.720 ) ( 69.012, 6.816 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[3]  ( M3 )
Bounds : ( 72.396, 2.112 ) ( 72.468, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[2]  ( M3 )
Bounds : ( 86.508, 0.960 ) ( 86.580, 1.056 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[7]  ( M3 )
Bounds : ( 100.620, 0.768 ) ( 100.692, 0.864 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[7]  ( M5 )
Bounds : ( 100.608, 0.768 ) ( 100.704, 0.896 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[3]  ( M3 )
Bounds : ( 31.212, 19.392 ) ( 31.284, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/RW0_addr[2]  ( M3 )
Bounds : ( 31.500, 28.032 ) ( 31.572, 28.128 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[6]  ( M3 )
Bounds : ( 32.508, 19.392 ) ( 32.580, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[7]  ( M3 )
Bounds : ( 34.380, 19.200 ) ( 34.452, 19.296 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[11]  ( M3 )
Bounds : ( 41.292, 19.392 ) ( 41.364, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/CTS_3  ( M3 )
Bounds : ( 49.356, 19.392 ) ( 49.428, 19.488 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[13]  ( M3 )
Bounds : ( 48.492, 10.752 ) ( 48.564, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN15_dataL_0  ( M3 )
Bounds : ( 47.628, 11.904 ) ( 47.700, 12.000 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN13_dataL_1  ( M3 )
Bounds : ( 51.084, 5.952 ) ( 51.156, 6.048 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN11_dataL_2  ( M3 )
Bounds : ( 47.052, 2.304 ) ( 47.124, 2.400 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net FE_OFN7_dataL_4  ( M3 )
Bounds : ( 52.092, 6.144 ) ( 52.164, 6.240 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[5]  ( M3 )
Bounds : ( 55.116, 3.072 ) ( 55.188, 3.168 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[5]  ( M5 )
Bounds : ( 55.104, 2.560 ) ( 55.200, 2.688 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_CSB  ( M3 )
Bounds : ( 37.548, 8.832 ) ( 37.620, 8.928 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[9]  ( M3 )
Bounds : ( 44.172, 14.016 ) ( 44.244, 14.112 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[4]  ( M3 )
Bounds : ( 33.804, 15.936 ) ( 33.876, 16.032 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[1]  ( M3 )
Bounds : ( 33.228, 12.864 ) ( 33.300, 12.960 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[5]  ( M3 )
Bounds : ( 32.076, 10.752 ) ( 32.148, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[9]  ( M3 )
Bounds : ( 31.068, 10.560 ) ( 31.140, 10.656 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[2]  ( M3 )
Bounds : ( 34.380, 10.752 ) ( 34.452, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_OEB  ( M3 )
Bounds : ( 35.100, 10.752 ) ( 35.172, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[0]  ( M3 )
Bounds : ( 35.964, 10.752 ) ( 36.036, 10.848 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_O[3]  ( M3 )
Bounds : ( 36.684, 14.208 ) ( 36.756, 14.304 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[3]  ( M3 )
Bounds : ( 37.116, 6.720 ) ( 37.188, 6.816 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[10]  ( M3 )
Bounds : ( 41.004, 7.488 ) ( 41.076, 7.584 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[11]  ( M3 )
Bounds : ( 43.020, 2.112 ) ( 43.092, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[0]  ( M3 )
Bounds : ( 43.596, 2.112 ) ( 43.668, 2.208 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net VSS & Blockage of Cell pipo/dataL_reg[0]  ( M1 )
Bounds : ( 42.732, 3.120 ) ( 42.768, 3.196 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputL[10]  ( M3 )
Bounds : ( 31.068, 8.448 ) ( 31.140, 8.544 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[6]  ( M3 )
Bounds : ( 34.524, 6.144 ) ( 34.596, 6.240 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[1]  ( M3 )
Bounds : ( 35.100, 4.800 ) ( 35.172, 4.896 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net Data_mem_L/mem_0_0_WEB  ( M3 )
Bounds : ( 35.388, 2.112 ) ( 35.460, 2.208 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net dataL[0]  ( M3 )
Bounds : ( 35.388, 4.608 ) ( 35.460, 4.704 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[3]  ( M5 )
Bounds : ( 35.328, 1.792 ) ( 35.424, 1.920 )


EndOfLine: ( EndOfLine Keepout ) Regular Wire of Net InputL[10] & Pin of Cell Data_mem_L/mem_0_0  ( M4 )
Bounds : ( 30.676, 8.352 ) ( 31.040, 8.448 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[4]  ( M3 )
Bounds : ( 31.500, 0.384 ) ( 31.572, 0.480 )


VIAENCLOSURE: ( Enclosure ) Regular Wire of Net InputR[4]  ( M5 )
Bounds : ( 31.488, 0.512 ) ( 31.584, 0.640 )


  Total Violations : 498 Viols.
