
*** Running vivado
    with args -log Setup_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Setup_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct 10 15:47:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Setup_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 529.395 ; gain = 199.430
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/Uni-CPU/ip_repo/PL_DDR_RW_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top Setup_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.516 ; gain = 448.816
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net IO_Enable in module/entity CPU does not have driver. [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:27]
WARNING: [Synth 8-3848] Net IO_WriteEnable in module/entity CPU does not have driver. [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:28]
WARNING: [Synth 8-3848] Net IO_Out in module/entity CPU does not have driver. [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:30]
WARNING: [Synth 8-3848] Net IO_Select in module/entity CPU does not have driver. [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:31]
WARNING: [Synth 8-3848] Net DataOut in module/entity IOController does not have driver. [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/IOController.vhd:38]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_4_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[63] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[62] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[61] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[60] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[59] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[58] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[57] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[56] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[55] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[54] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[53] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[52] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[51] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[50] in module blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1894.453 ; gain = 913.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1894.453 ; gain = 913.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1894.453 ; gain = 913.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1894.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_processing_system7_0_0/Setup_processing_system7_0_0.xdc] for cell 'Setup_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_processing_system7_0_0/Setup_processing_system7_0_0.xdc] for cell 'Setup_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_processing_system7_0_0/Setup_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Setup_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Setup_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0_board.xdc] for cell 'Setup_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0_board.xdc] for cell 'Setup_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0.xdc] for cell 'Setup_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0.xdc] for cell 'Setup_i/rst_ps7_0_50M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Setup_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Setup_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/constrs_1/new/CPU.xdc]
Finished Parsing XDC File [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/constrs_1/new/CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/constrs_1/new/CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Setup_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Setup_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Setup_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Setup_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1958.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1958.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1958.695 ; gain = 977.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1958.695 ; gain = 977.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/processing_system7_0/inst. (constraint file  C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/rst_ps7_0_50M/U0. (constraint file  C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/CPU_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/AXI_Master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Setup_i/IOController_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1958.695 ; gain = 977.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXI_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   write |                              001 |                              001
              write_resp |                              010 |                              010
                    read |                              011 |                              011
               read_resp |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AXI_Master'
WARNING: [Synth 8-327] inferring latch for variable 'err_reg' [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/DDRAXIInterface.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'interrupt_reg' [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/DDRAXIInterface.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1958.695 ; gain = 977.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 27    
	               62 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 68    
	  18 Input   64 Bit        Muxes := 21    
	   5 Input   64 Bit        Muxes := 32    
	   9 Input   64 Bit        Muxes := 4     
	   8 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 15    
	   3 Input   64 Bit        Muxes := 2     
	   4 Input   56 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 1     
	   4 Input   48 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 93    
	   5 Input   32 Bit        Muxes := 19    
	   4 Input   32 Bit        Muxes := 25    
	   2 Input   17 Bit        Muxes := 60    
	   2 Input   16 Bit        Muxes := 79    
	   5 Input   16 Bit        Muxes := 19    
	   4 Input   16 Bit        Muxes := 20    
	   2 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 2     
	  18 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 23    
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 14    
	  21 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 16    
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 4     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 249   
	   5 Input    1 Bit        Muxes := 28    
	   9 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 100   
	   7 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 8     
	  18 Input    1 Bit        Muxes := 7     
	  21 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3332] Sequential element (U0/err_reg) is unused and will be removed from module Setup_AXI_Master_0_3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1958.695 ; gain = 977.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0.xdc. [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_rst_ps7_0_50M_0/Setup_rst_ps7_0_50M_0.xdc:49]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:18 . Memory (MB): peak = 1958.695 ; gain = 977.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:44 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2090]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2092]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:51 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:51 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   189|
|4     |LUT1     |    94|
|5     |LUT2     |   130|
|6     |LUT3     |   403|
|7     |LUT4     |   890|
|8     |LUT5     |   956|
|9     |LUT6     |  2986|
|10    |MUXF7    |   634|
|11    |MUXF8    |    64|
|12    |PS7      |     1|
|13    |RAMB36E1 |    16|
|22    |SRLC32E  |     5|
|23    |FDCE     |  1725|
|24    |FDRE     |   449|
|25    |FDSE     |     2|
|26    |IBUF     |     1|
|27    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2115.453 ; gain = 1134.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 372 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:49 . Memory (MB): peak = 2115.453 ; gain = 1070.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:54 . Memory (MB): peak = 2115.453 ; gain = 1134.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 903 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Setup_wrapper' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 684dad4
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:01 . Memory (MB): peak = 2115.453 ; gain = 1570.152
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Git/Uni-CPU/CPURev2/CPURev2.runs/synth_1/Setup_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Setup_wrapper_utilization_synth.rpt -pb Setup_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 15:49:22 2024...
