{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712842970191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712842970191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 16:42:50 2024 " "Processing started: Thu Apr 11 16:42:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712842970191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712842970191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off perevod -c perevod " "Command: quartus_map --read_settings_files=on --write_settings_files=off perevod -c perevod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712842970191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712842970278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712842970278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seven_seg " "Found entity 1: hex2seven_seg" {  } { { "hex2seven_seg.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/hex2seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712842975371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712842975371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perevod.v 2 2 " "Found 2 design units, including 2 entities, in source file perevod.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2decimal " "Found entity 1: hex2decimal" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/hex2decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712842975371 ""} { "Info" "ISGN_ENTITY_NAME" "2 perevod " "Found entity 2: perevod" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712842975371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712842975371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "perevod " "Elaborating entity \"perevod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712842975394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 perevod.v(71) " "Verilog HDL assignment warning at perevod.v(71): truncated value with size 32 to match size of target (1)" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975394 "|perevod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 perevod.v(72) " "Verilog HDL assignment warning at perevod.v(72): truncated value with size 32 to match size of target (1)" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975394 "|perevod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 perevod.v(85) " "Verilog HDL assignment warning at perevod.v(85): truncated value with size 32 to match size of target (8)" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975395 "|perevod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 perevod.v(86) " "Verilog HDL assignment warning at perevod.v(86): truncated value with size 32 to match size of target (12)" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975395 "|perevod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seven_seg hex2seven_seg:inst1 " "Elaborating entity \"hex2seven_seg\" for hierarchy \"hex2seven_seg:inst1\"" {  } { { "perevod.v" "inst1" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712842975398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2decimal hex2decimal:inst9 " "Elaborating entity \"hex2decimal\" for hierarchy \"hex2decimal:inst9\"" {  } { { "perevod.v" "inst9" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712842975400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hex2decimal.v(17) " "Verilog HDL assignment warning at hex2decimal.v(17): truncated value with size 32 to match size of target (8)" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/hex2decimal.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975400 "|perevod|hex2decimal:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 hex2decimal.v(20) " "Verilog HDL assignment warning at hex2decimal.v(20): truncated value with size 7 to match size of target (4)" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/hex2decimal.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975401 "|perevod|hex2decimal:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hex2decimal.v(30) " "Verilog HDL assignment warning at hex2decimal.v(30): truncated value with size 32 to match size of target (4)" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/hex2decimal.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712842975401 "|perevod|hex2decimal:inst9"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ss3\[1\] GND " "Pin \"ss3\[1\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[0\] GND " "Pin \"ss4\[0\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[1\] GND " "Pin \"ss4\[1\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[2\] GND " "Pin \"ss4\[2\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[3\] GND " "Pin \"ss4\[3\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[4\] GND " "Pin \"ss4\[4\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[5\] GND " "Pin \"ss4\[5\]\" is stuck at GND" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss4\[6\] VCC " "Pin \"ss4\[6\]\" is stuck at VCC" {  } { { "perevod.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Quartus/perevod/perevod.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712842975660 "|perevod|ss4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712842975660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712842975697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712842975985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712842975985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712842976008 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712842976008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712842976008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712842976008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712842976013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 16:42:56 2024 " "Processing ended: Thu Apr 11 16:42:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712842976013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712842976013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712842976013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712842976013 ""}
