#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Aug 15 21:40:39 2025
# Process ID: 18172
# Current directory: D:/Work/rfsoc_project/project3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17832 D:\Work\rfsoc_project\project3\project_1.xpr
# Log file: D:/Work/rfsoc_project/project3/vivado.log
# Journal file: D:/Work/rfsoc_project/project3\vivado.jou
# Running On: XD_CHU, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68434 MB
#-----------------------------------------------------------
start_gui
open_project D:/Work/rfsoc_project/project3/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Software/Vitis2022/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/rfsoc_project/project3/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vitis2022/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.930 ; gain = 447.656
update_compile_order -fileset sources_1
open_bd_design {D:/Work/rfsoc_project/project3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Work/rfsoc_project/project3/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc1_clk' frequency is set to 122880000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 245760000
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Successfully read diagram <design_1> from block design file <D:/Work/rfsoc_project/project3/project_1.srcs/sources_1/bd/design_1/design_1.bd>
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins dds_compiler_0/aclk]
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins clk_wiz_1/clk_out1]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins clk_wiz_1/locked]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk] [get_bd_pins clk_wiz_1/clk_out1]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Work\rfsoc_project\project3\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Work/rfsoc_project/project3/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Work/rfsoc_project/project3/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Work/rfsoc_project/project3/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M01_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : <D:\Work\rfsoc_project\project3\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_cc .
Exporting to file d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_dds_compiler_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 50bc65d6e6b43839 to dir: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/5/0/50bc65d6e6b43839/design_1_auto_cc_1.dcp to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/5/0/50bc65d6e6b43839/design_1_auto_cc_1_sim_netlist.v to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/5/0/50bc65d6e6b43839/design_1_auto_cc_1_sim_netlist.vhdl to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/5/0/50bc65d6e6b43839/design_1_auto_cc_1_stub.v to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/5/0/50bc65d6e6b43839/design_1_auto_cc_1_stub.vhdl to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 50bc65d6e6b43839; cache size = 297.047 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2a035381ce1d23c4 to dir: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/2/a/2a035381ce1d23c4/design_1_auto_pc_0.dcp to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/2/a/2a035381ce1d23c4/design_1_auto_pc_0_sim_netlist.v to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/2/a/2a035381ce1d23c4/design_1_auto_pc_0_sim_netlist.vhdl to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/2/a/2a035381ce1d23c4/design_1_auto_pc_0_stub.v to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Work/rfsoc_project/project3/project_1.cache/ip/2022.2/2/a/2a035381ce1d23c4/design_1_auto_pc_0_stub.vhdl to d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2a035381ce1d23c4; cache size = 297.047 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dds_compiler_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
[Fri Aug 15 21:44:06 2025] Launched design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_dds_compiler_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_0_synth_1: D:/Work/rfsoc_project/project3/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_dds_compiler_0_0_synth_1: D:/Work/rfsoc_project/project3/project_1.runs/design_1_dds_compiler_0_0_synth_1/runme.log
synth_1: D:/Work/rfsoc_project/project3/project_1.runs/synth_1/runme.log
[Fri Aug 15 21:44:06 2025] Launched impl_1...
Run output will be captured here: D:/Work/rfsoc_project/project3/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.410 ; gain = 362.047
set_param general.maxthreads 32
32
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Work/rfsoc_project/project3/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Work/rfsoc_project/project3/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Aug 15 21:49:15 2025] Launched synth_1...
Run output will be captured here: D:/Work/rfsoc_project/project3/project_1.runs/synth_1/runme.log
[Fri Aug 15 21:49:15 2025] Launched impl_1...
Run output will be captured here: D:/Work/rfsoc_project/project3/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Work/rfsoc_project/project3/app1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Work/rfsoc_project/project3/app1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Work/rfsoc_project/project3/app1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Software/Vitis2022/Vivado/2022.2/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.297 ; gain = 55.926
write_hw_platform -fixed -include_bit -force -file D:/Work/rfsoc_project/project3/app/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Work/rfsoc_project/project3/app/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Work/rfsoc_project/project3/app/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.039 ; gain = 18.742
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 15 23:02:54 2025...
