

================================================================
== Vivado HLS Report for 'CRCCheck'
================================================================
* Date:           Thu Mar 25 14:10:47 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.955 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|      154|   0 ns   | 1.540 us |    0|  154|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CRCCheck_do_gen_fu_56  |CRCCheck_do_gen  |       84|      153| 0.840 us | 1.530 us |   84|  153|   none  |
        +---------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     218|    890|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     218|    890|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-------+-----+-----+-----+
    |          Instance         |      Module     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+-----------------+---------+-------+-----+-----+-----+
    |grp_CRCCheck_do_gen_fu_56  |CRCCheck_do_gen  |        0|      0|  218|  890|    0|
    +---------------------------+-----------------+---------+-------+-----+-----+-----+
    |Total                      |                 |        0|      0|  218|  890|    0|
    +---------------------------+-----------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|clock      |  in |    1| ap_ctrl_hs | CRCCheck::CRCCheck.1 | return value |
|reset      |  in |    1| ap_ctrl_hs | CRCCheck::CRCCheck.1 | return value |
|e_dout     |  in |    8|   ap_fifo  |           e          |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |           e          |    pointer   |
|e_read     | out |    1|   ap_fifo  |           e          |    pointer   |
|s_din      | out |    8|   ap_fifo  |           s          |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |           s          |    pointer   |
|s_write    | out |    1|   ap_fifo  |           s          |    pointer   |
+-----------+-----+-----+------------+----------------------+--------------+

