Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/CZ3001_Lab2/CZ3001_Lab2/datapath_singletest_isim_beh.exe -prj F:/CZ3001_Lab2/CZ3001_Lab2/datapath_singletest_beh.prj work.datapath_singletest work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "F:/CZ3001_Lab2/CZ3001_Lab2/regfile.v" into library work
Analyzing Verilog file "F:/CZ3001_Lab2/CZ3001_Lab2/control.v" into library work
Analyzing Verilog file "F:/CZ3001_Lab2/CZ3001_Lab2/alu.v" into library work
WARNING:HDLCompiler:370 - "F:/CZ3001_Lab2/CZ3001_Lab2/alu.v" Line 10: Empty port in module declaration
Analyzing Verilog file "F:/CZ3001_Lab2/CZ3001_Lab2/datapath_single.v" into library work
Analyzing Verilog file "F:/CZ3001_Lab2/CZ3001_Lab2/datapath_singletest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module control
Compiling module regfile
Compiling module alu
Compiling module datapath_mux
Compiling module datapath_singletest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable F:/CZ3001_Lab2/CZ3001_Lab2/datapath_singletest_isim_beh.exe
Fuse Memory Usage: 30824 KB
Fuse CPU Usage: 281 ms
