#pragma once

enum DPCD_ADDRESSES {
	DPCD_REV = 0x0,
#define DPCD_REV_10 0x10
#define DPCD_REV_11 0x11
#define DPCD_REV_12 0x12
#define DPCD_REV_13 0x13
#define DPCD_REV_14 0x14

	MAX_LINK_RATE = 0x1,
	MAX_LANE_COUNT = 0x2,
#define MAX_LANE_COUNT_MASK 0x1F
#define MAX_LANE_COUNT_TPS3_SUPPORTED 0x40
#define MAX_LANE_COUNT_ENHANCED_FRAME_CAP 0x80

	MAX_DOWNSPREAD = 0x3,
	DOWNSTREAMPORT_PRESENT = 0x5,
	EDP_CONFIGURATION_CAP = 0xD,
	TRAINING_AUX_RD_INTERVAL = 0xE,
	DOWNSTREAM_PORT0_CAP = 0x80,
	LINK_BW_SET = 0x100,
	LANE_COUNT_SET = 0x101,
	TRAINING_PATTERN_SET = 0x102,
	TRAINING_LANE0_SET = 0x103,
#define TRAINING_MAX_SWING_REACHED 0x4
#define TRAINING_MAX_PREEMPHASIS_REACHED 0x20
#define TRAINING_PREEMPHASIS_SHIFT 3

	LINK_RATE_SET = 0x115,
	DP_LANE0_1_STATUS = 0x202,
	DP_LANE2_3_STATUS = 0x203,
	LANE_ALIGN_STATUS_UPDATED = 0x204,
	ADJUST_REQUEST_LANE0_1 = 0x206,
	EDP_DPCD_REV = 0x700,
};

#define DP_MSA_MISC_SYNC_CLOCK (1 << 0)
#define DP_MSA_MISC_6_BPC (0 << 5)
#define DP_MSA_MISC_8_BPC (1 << 5)
#define DP_MSA_MISC_10_BPC (2 << 5)
#define DP_MSA_MISC_12_BPC (3 << 5)
