C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module opxMultiplexer
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(85)
** at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(123)
** at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(123): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	opxMultiplexer

} {} {}} C:/Users/Duncan/git/ForthCPU/busController/source/busController.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module busController

Top level modules:
	busController

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module registerFile

Top level modules:
	registerFile

} {} {}} C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module interruptStateMachine

Top level modules:
	interruptStateMachine

} {} {}} C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module incrementer

Top level modules:
	incrementer

} {} {}} C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluBlock

Top level modules:
	aluBlock

} {} {}} C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module fullALU

Top level modules:
	fullALU

} {} {}} C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module loadStoreGroupDecoder
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(127)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(177)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(177): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(187)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(187): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(197)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(197): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	loadStoreGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module dataBusController

Top level modules:
	dataBusController

} {} {}} C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module addressBusController

Top level modules:
	addressBusController

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluAMux
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(17)
** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(17): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(18)
** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(18): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ONE' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(19)
** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(20)
** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	aluAMux

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module dpram

Top level modules:
	dpram

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module fullALU

Top level modules:
	fullALU

} {} {}} C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module core

Top level modules:
	core

} {} {}} C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluGroupDecoder
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(101)
** at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(101): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(119)
** at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(119): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(126)
** at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	aluGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module opxMultiplexer

Top level modules:
	opxMultiplexer

} {} {}} C:/Users/Duncan/git/ForthCPU/alu/source/alu.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/alu/source/alu.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Duncan/git/ForthCPU/constants.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/constants.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020

} {} {}} C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module jumpGroupDecoder

Top level modules:
	jumpGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module registers

Top level modules:
	registers

} {} {}} C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module branchLogic

Top level modules:
	branchLogic

} {} {}} C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module programCounter

Top level modules:
	programCounter

} {} {}} C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluBMux

Top level modules:
	aluBMux

} {} {}} C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/Users/Duncan/git/ForthCPU/testSetup.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/testSetup.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020

} {} {}} C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module generalGroupDecoder

Top level modules:
	generalGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module aluBMux

Top level modules:
	aluBMux

} {} {}} C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module jumpGroupDecoder

Top level modules:
	jumpGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module instructionPhaseDecoder

Top level modules:
	instructionPhaseDecoder

} {} {}}
