[03/25 17:49:56      0s] 
[03/25 17:49:56      0s] Cadence Innovus(TM) Implementation System.
[03/25 17:49:56      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/25 17:49:56      0s] 
[03/25 17:49:56      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[03/25 17:49:56      0s] Options:	
[03/25 17:49:56      0s] Date:		Sat Mar 25 17:49:56 2023
[03/25 17:49:56      0s] Host:		n01-zeus.olympus.ece.tamu.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[03/25 17:49:56      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/25 17:49:56      0s] 
[03/25 17:49:56      0s] License:
[03/25 17:49:56      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[03/25 17:49:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/25 17:50:17     13s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[03/25 17:50:17     13s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[03/25 17:50:17     13s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[03/25 17:50:17     13s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[03/25 17:50:17     13s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[03/25 17:50:17     13s] @(#)CDS: CPE v18.10-p005
[03/25 17:50:17     13s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[03/25 17:50:17     13s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[03/25 17:50:17     13s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/25 17:50:17     13s] @(#)CDS: RCDB 11.13
[03/25 17:50:17     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18050_n01-zeus.olympus.ece.tamu.edu_jay123q_GLFXgg.

[03/25 17:50:17     13s] Change the soft stacksize limit to 0.2%RAM (1031 mbytes). Set global soft_stack_size_limit to change the value.
[03/25 17:50:20     13s] 
[03/25 17:50:20     13s] **INFO:  MMMC transition support version v31-84 
[03/25 17:50:20     13s] 
[03/25 17:50:20     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/25 17:50:20     13s] <CMD> suppressMessage ENCEXT-2799
[03/25 17:50:20     13s] <CMD> win
[03/25 17:58:22     85s] In 14.* and later releases assign nets are handled natively in Innovus. 'set init_assign_buffer {1 -buffer }' will no longer convert assigns to buffers. 'set init_remove_assigns 1' can be used in addition to 'set init_assign_buffer {1 -buffer }' if this conversion is needed. Alternatively, 'remove_assigns' command can be used to remove assign nets in the design without adding buffers.
[03/25 17:58:22     85s] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[03/25 17:59:09     91s] <CMD> init_design
[03/25 17:59:09     91s] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[03/25 17:59:09     91s] 
[03/25 17:59:09     91s] Loading LEF file iit018_stdcells.lef ...
[03/25 17:59:09     91s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/25 17:59:09     91s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/25 17:59:09     91s] Set DBUPerIGU to M2 pitch 800.
[03/25 17:59:09     91s] 
[03/25 17:59:09     91s] viaInitial starts at Sat Mar 25 17:59:09 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[03/25 17:59:09     91s] Type 'man IMPPP-557' for more detail.
[03/25 17:59:09     91s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[03/25 17:59:09     91s] Type 'man IMPPP-557' for more detail.
[03/25 17:59:09     91s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[03/25 17:59:09     91s] Type 'man IMPPP-557' for more detail.
[03/25 17:59:09     91s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN4 GENERATE.
[03/25 17:59:09     91s] Type 'man IMPPP-557' for more detail.
[03/25 17:59:09     91s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN5 GENERATE.
[03/25 17:59:09     91s] Type 'man IMPPP-557' for more detail.
[03/25 17:59:09     91s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN6 GENERATE.
[03/25 17:59:09     91s] Type 'man IMPPP-557' for more detail.
[03/25 17:59:09     91s] viaInitial ends at Sat Mar 25 17:59:09 2023
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=1.53min, fe_real=9.22min, fe_mem=598.4M) ***
[03/25 17:59:09     92s] #% Begin Load netlist data ... (date=03/25 17:59:09, mem=496.3M)
[03/25 17:59:09     92s] *** Begin netlist parsing (mem=598.4M) ***
[03/25 17:59:09     92s] Created 0 new cells from 0 timing libraries.
[03/25 17:59:09     92s] Reading netlist ...
[03/25 17:59:09     92s] Backslashed names will retain backslash and a trailing blank character.
[03/25 17:59:09     92s] Reading verilog netlist 'cruisecontrol_netlist.v'
[03/25 17:59:09     92s] 
[03/25 17:59:09     92s] *** Memory Usage v#1 (Current mem = 600.363M, initial mem = 251.492M) ***
[03/25 17:59:09     92s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=600.4M) ***
[03/25 17:59:09     92s] #% End Load netlist data ... (date=03/25 17:59:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=499.6M, current mem=499.6M)
[03/25 17:59:09     92s] Set top cell to cruisecontrol_DW01_inc_0.
[03/25 17:59:09     92s] Hooked 0 DB cells to tlib cells.
[03/25 17:59:09     92s] Starting recursive module instantiation check.
[03/25 17:59:09     92s] No recursion found.
[03/25 17:59:09     92s] Building hierarchical netlist for Cell cruisecontrol_DW01_inc_0 ...
[03/25 17:59:09     92s] *** Netlist is unique.
[03/25 17:59:09     92s] Setting Std. cell height to 10000 DBU (smallest netlist inst).
[03/25 17:59:09     92s] ** info: there are 36 modules.
[03/25 17:59:09     92s] ** info: there are 8 stdCell insts.
[03/25 17:59:09     92s] 
[03/25 17:59:09     92s] *** Memory Usage v#1 (Current mem = 624.785M, initial mem = 251.492M) ***
[03/25 17:59:09     92s] *info: set bottom ioPad orient R0
[03/25 17:59:09     92s] Horizontal Layer M1 offset = 500 (guessed)
[03/25 17:59:09     92s] Vertical Layer M2 offset = 400 (derived)
[03/25 17:59:09     92s] Suggestion: specify LAYER OFFSET in LEF file
[03/25 17:59:09     92s] Reason: hard to extract LAYER OFFSET from standard cells
[03/25 17:59:09     92s] Generated pitch 1.2 in metal6 is different from 1.6 defined in technology file in preferred direction.
[03/25 17:59:09     92s] Set Default Net Delay as 1000 ps.
[03/25 17:59:09     92s] Set Default Net Load as 0.5 pF. 
[03/25 17:59:09     92s] Set Default Input Pin Transition as 120 ps.
[03/25 17:59:09     92s] **WARN: (IMPOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
[03/25 17:59:09     92s] Type 'man IMPOPT-3465' for more detail.
[03/25 17:59:09     92s] **WARN: (IMPOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
[03/25 17:59:09     92s] Type 'man IMPOPT-3466' for more detail.
[03/25 17:59:09     92s] **WARN: (IMPOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
[03/25 17:59:09     92s] Type 'man IMPOPT-3467' for more detail.
[03/25 17:59:09     92s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[03/25 17:59:09     92s] Extraction setup called explicitly through PreRoutePatternsIfNeeded call.
[03/25 17:59:09     92s] Extraction setup Started 
[03/25 17:59:09     92s] 
[03/25 17:59:09     92s] *** Summary of all messages that are not suppressed in this session:
[03/25 17:59:09     92s] Severity  ID               Count  Summary                                  
[03/25 17:59:09     92s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/25 17:59:09     92s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[03/25 17:59:09     92s] WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
[03/25 17:59:09     92s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[03/25 17:59:09     92s] WARNING   IMPOPT-3467          1  The delay cells were automatically ident...
[03/25 17:59:09     92s] WARNING   IMPOPT-3466          1  The inverter cells were automatically id...
[03/25 17:59:09     92s] WARNING   IMPOPT-3465          1  The buffer cells were automatically iden...
[03/25 17:59:09     92s] *** Message Summary: 12 warning(s), 0 error(s)
[03/25 17:59:09     92s] 
[03/25 18:02:31    125s] <CMD> getIoFlowFlag
[03/25 18:03:15    130s] <CMD> setIoFlowFlag 0
[03/25 18:03:15    130s] <CMD> floorPlan -site core -r 0.9 0.7 30 30 30 30
[03/25 18:03:15    130s] Horizontal Layer M1 offset = 500 (guessed)
[03/25 18:03:15    130s] Vertical Layer M2 offset = 400 (derived)
[03/25 18:03:15    130s] Suggestion: specify LAYER OFFSET in LEF file
[03/25 18:03:15    130s] Reason: hard to extract LAYER OFFSET from standard cells
[03/25 18:03:15    130s] Generated pitch 1.2 in metal6 is different from 1.6 defined in technology file in preferred direction.
[03/25 18:03:15    130s] <CMD> uiSetTool select
[03/25 18:03:15    130s] <CMD> getIoFlowFlag
[03/25 18:03:15    130s] <CMD> fit
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:03:30    131s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:03:30    131s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:03:30    132s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:03:30    132s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:03:30    132s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:03:30    132s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:03:30    132s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:03:30    132s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:05:25    145s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/25 18:05:25    145s] The ring targets are set to core/block ring wires.
[03/25 18:05:25    145s] addRing command will consider rows while creating rings.
[03/25 18:05:25    145s] addRing command will disallow rings to go over rows.
[03/25 18:05:25    145s] addRing command will ignore shorts while creating rings.
[03/25 18:05:25    145s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/25 18:05:25    145s] 
[03/25 18:05:25    145s] Ring generation is complete.
[03/25 18:05:25    145s] vias are now being generated.
[03/25 18:05:25    145s] addRing created 8 wires.
[03/25 18:05:25    145s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/25 18:05:25    145s] +--------+----------------+----------------+
[03/25 18:05:25    145s] |  Layer |     Created    |     Deleted    |
[03/25 18:05:25    145s] +--------+----------------+----------------+
[03/25 18:05:25    145s] | metal2 |        4       |       NA       |
[03/25 18:05:25    145s] |  via2  |        8       |        0       |
[03/25 18:05:25    145s] | metal3 |        4       |       NA       |
[03/25 18:05:25    145s] +--------+----------------+----------------+
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:05:54    147s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingOffset 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingThreshold 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeRingLayers {}
[03/25 18:05:54    147s] <CMD> set sprCreateIeStripeWidth 10.0
[03/25 18:05:54    147s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/25 18:07:00    154s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/25 18:07:00    154s] addStripe will allow jog to connect padcore ring and block ring.
[03/25 18:07:00    154s] 
[03/25 18:07:00    154s] Stripes will stop at the boundary of the specified area.
[03/25 18:07:00    154s] When breaking rings, the power planner will consider the existence of blocks.
[03/25 18:07:00    154s] Stripes will not extend to closest target.
[03/25 18:07:00    154s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/25 18:07:00    154s] Stripes will not be created over regions without power planning wires.
[03/25 18:07:00    154s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/25 18:07:00    154s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/25 18:07:00    154s] Offset for stripe breaking is set to 0.
[03/25 18:07:00    154s] <CMD> addStripe -nets {gnd vdd} -layer metal2 -direction vertical -width 5 -spacing 0.5 -set_to_set_distance 100 -start_from left -start_offset 70 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/25 18:07:00    154s] 
[03/25 18:07:00    154s] Starting stripe generation ...
[03/25 18:07:00    154s] Non-Default Mode Option Settings :
[03/25 18:07:00    154s]   NONE
[03/25 18:17:53    252s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/25 18:17:53    252s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[03/25 18:17:53    252s] *** Begin SPECIAL ROUTE on Sat Mar 25 18:17:53 2023 ***
[03/25 18:17:53    252s] SPECIAL ROUTE ran on directory: /home/ugrads/j/jay123q/cadence/synthesis/cru_con
[03/25 18:17:53    252s] SPECIAL ROUTE ran on machine: n01-zeus.olympus.ece.tamu.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.21Ghz)
[03/25 18:17:53    252s] 
[03/25 18:17:53    252s] Begin option processing ...
[03/25 18:17:53    252s] srouteConnectPowerBump set to false
[03/25 18:17:53    252s] routeSpecial set to true
[03/25 18:17:53    252s] srouteBlockPin set to "useLef"
[03/25 18:17:53    252s] srouteBottomLayerLimit set to 1
[03/25 18:17:53    252s] srouteBottomTargetLayerLimit set to 1
[03/25 18:17:53    252s] srouteConnectConverterPin set to false
[03/25 18:17:53    252s] srouteCrossoverViaBottomLayer set to 1
[03/25 18:17:53    252s] srouteCrossoverViaTopLayer set to 6
[03/25 18:17:53    252s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/25 18:17:53    252s] srouteFollowCorePinEnd set to 3
[03/25 18:17:53    252s] srouteJogControl set to "preferWithChanges differentLayer"
[03/25 18:17:53    252s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/25 18:17:53    252s] sroutePadPinAllPorts set to true
[03/25 18:17:53    252s] sroutePreserveExistingRoutes set to true
[03/25 18:17:53    252s] srouteRoutePowerBarPortOnBothDir set to true
[03/25 18:17:53    252s] srouteStopBlockPin set to "nearestTarget"
[03/25 18:17:53    252s] srouteTopLayerLimit set to 6
[03/25 18:17:53    252s] srouteTopTargetLayerLimit set to 6
[03/25 18:17:53    252s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1583.00 megs.
[03/25 18:17:53    252s] 
[03/25 18:17:53    252s] Reading DB technology information...
[03/25 18:17:53    252s] Finished reading DB technology information.
[03/25 18:17:53    252s] Reading floorplan and netlist information...
[03/25 18:17:53    252s] Finished reading floorplan and netlist information.
[03/25 18:17:53    252s] Read in 12 layers, 6 routing layers, 0 overlap layer
[03/25 18:17:53    252s] Read in 33 macros, 3 used
[03/25 18:17:53    252s] Read in 3 components
[03/25 18:17:53    252s]   3 core components: 3 unplaced, 0 placed, 0 fixed
[03/25 18:17:53    252s] Read in 16 logical pins
[03/25 18:17:53    252s] Read in 16 nets
[03/25 18:17:53    252s] Read in 2 special nets, 2 routed
[03/25 18:17:53    252s] Begin power routing ...
[03/25 18:17:53    252s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[03/25 18:17:53    252s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/25 18:17:53    252s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/25 18:17:53    252s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/25 18:17:53    252s] Type 'man IMPSR-1256' for more detail.
[03/25 18:17:53    252s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/25 18:17:53    252s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[03/25 18:17:53    252s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/25 18:17:53    252s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/25 18:17:53    252s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/25 18:17:53    252s] Type 'man IMPSR-1256' for more detail.
[03/25 18:17:53    252s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/25 18:17:53    252s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/25 18:17:53    252s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/25 18:17:53    252s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/25 18:17:53    252s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/25 18:17:53    252s] CPU time for FollowPin 0 seconds
[03/25 18:17:53    252s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/25 18:17:53    252s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/25 18:17:53    252s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/25 18:17:53    252s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/25 18:17:53    252s] CPU time for FollowPin 0 seconds
[03/25 18:17:53    253s]   Number of IO ports routed: 0
[03/25 18:17:53    253s]   Number of Block ports routed: 0
[03/25 18:17:53    253s]   Number of Stripe ports routed: 0
[03/25 18:17:53    253s]   Number of Core ports routed: 6
[03/25 18:17:53    253s]   Number of Pad ports routed: 0
[03/25 18:17:53    253s]   Number of Power Bump ports routed: 0
[03/25 18:17:53    253s]   Number of Followpin connections: 3
[03/25 18:17:53    253s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1594.00 megs.
[03/25 18:17:53    253s] 
[03/25 18:17:53    253s] 
[03/25 18:17:53    253s] 
[03/25 18:17:53    253s]  Begin updating DB with routing results ...
[03/25 18:17:53    253s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/25 18:17:53    253s] Pin and blockage extraction finished
[03/25 18:17:53    253s] 
[03/25 18:17:53    253s] sroute created 9 wires.
[03/25 18:17:53    253s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[03/25 18:17:53    253s] +--------+----------------+----------------+
[03/25 18:17:53    253s] |  Layer |     Created    |     Deleted    |
[03/25 18:17:53    253s] +--------+----------------+----------------+
[03/25 18:17:53    253s] | metal1 |        9       |       NA       |
[03/25 18:17:53    253s] |   via  |        6       |        0       |
[03/25 18:17:53    253s] +--------+----------------+----------------+
[03/25 18:18:18    254s] <CMD> setPlaceMode -fp false
[03/25 18:18:18    254s] <CMD> place_design
[03/25 18:18:18    255s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[03/25 18:18:18    255s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[03/25 18:18:18    255s] *** Starting placeDesign default flow ***
[03/25 18:18:18    255s] Deleted 0 physical inst  (cell - / prefix -).
[03/25 18:18:18    255s] *** Starting "NanoPlace(TM) placement v#1 (mem=790.6M)" ...
[03/25 18:18:18    255s] No user-set net weight.
[03/25 18:18:18    255s] no activity file in design. spp won't run.
[03/25 18:18:18    255s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/25 18:18:18    255s] Scan chains were not defined.
[03/25 18:18:18    255s] #std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
[03/25 18:18:18    255s] #ioInst=0 #net=22 #term=45 #term/net=2.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[03/25 18:18:18    255s] stdCell: 8 single + 0 double + 0 multi
[03/25 18:18:18    255s] Total standard cell length = 0.0552 (mm), area = 0.0006 (mm^2)
[03/25 18:18:18    255s] OPERPROF: Starting SiteArrayInit at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:790.6M
[03/25 18:18:18    255s] Core basic site is core
[03/25 18:18:18    255s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:790.6M
[03/25 18:18:18    255s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:18:18    255s] SiteArray: use 600 bytes
[03/25 18:18:18    255s] SiteArray: current memory after site array memory allocatiion 790.6M
[03/25 18:18:18    255s] SiteArray: FP blocked sites are writable
[03/25 18:18:18    255s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.001, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:790.6M
[03/25 18:18:18    255s] Estimated cell power/ground rail width = 0.781 um
[03/25 18:18:18    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:18:18    255s] Mark StBox On SiteArr starts
[03/25 18:18:18    255s] Mark StBox On SiteArr ends
[03/25 18:18:18    255s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] spiAuditVddOnBottomForRows for llg="default" starts
[03/25 18:18:18    255s] spiAuditVddOnBottomForRows ends
[03/25 18:18:18    255s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.003, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.001, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.000, REAL:0.005, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.005, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting pre-place ADS at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] ADSU 0.690 -> 0.690
[03/25 18:18:18    255s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] Average module density = 0.690.
[03/25 18:18:18    255s] Density for the design = 0.690.
[03/25 18:18:18    255s]        = stdcell_area 69 sites (552 um^2) / alloc_area 100 sites (800 um^2).
[03/25 18:18:18    255s] Pin Density = 0.3000.
[03/25 18:18:18    255s]             = total # of pins 45 / total area 150.
[03/25 18:18:18    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] Initial padding reaches pin density 0.333 for top
[03/25 18:18:18    255s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.000
[03/25 18:18:18    255s] InitPadU 0.690 -> 0.950 for top
[03/25 18:18:18    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting PlacementInitFence at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:790.6M
[03/25 18:18:18    255s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:790.6M
[03/25 18:18:18    255s] === lastAutoLevel = 3 
[03/25 18:18:18    255s] 0 delay mode for cte enabled initNetWt.
[03/25 18:18:18    255s] no activity file in design. spp won't run.
[03/25 18:18:18    255s] [spp] 0
[03/25 18:18:18    255s] [adp] 0:1:0:1
[03/25 18:18:18    255s] 0 delay mode for cte disabled initNetWt.
[03/25 18:18:18    255s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/25 18:18:19    255s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:18:19    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:18:19    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 798.6M
[03/25 18:18:19    255s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:18:19    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:18:19    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 798.6M
[03/25 18:18:19    255s] exp_mt_sequential is set from setPlaceMode option to 1
[03/25 18:18:19    255s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[03/25 18:18:19    255s] place_exp_mt_interval set to default 32
[03/25 18:18:19    255s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/25 18:18:19    255s] Iteration  3: Total net bbox = 1.102e-04 (0.00e+00 1.10e-04)
[03/25 18:18:19    255s]               Est.  stn bbox = 1.102e-04 (0.00e+00 1.10e-04)
[03/25 18:18:19    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 798.6M
[03/25 18:18:19    255s] Iteration  4: Total net bbox = 1.819e+01 (0.00e+00 1.82e+01)
[03/25 18:18:19    255s]               Est.  stn bbox = 1.819e+01 (0.00e+00 1.82e+01)
[03/25 18:18:19    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 798.6M
[03/25 18:18:19    255s] Iteration  5: Total net bbox = 2.000e+01 (0.00e+00 2.00e+01)
[03/25 18:18:19    255s]               Est.  stn bbox = 2.000e+01 (0.00e+00 2.00e+01)
[03/25 18:18:19    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 798.6M
[03/25 18:18:19    255s] Iteration  6: Total net bbox = 1.385e+03 (8.13e+02 5.71e+02)
[03/25 18:18:19    255s]               Est.  stn bbox = 1.385e+03 (8.13e+02 5.71e+02)
[03/25 18:18:19    255s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 798.6M
[03/25 18:18:19    255s] *** cost = 1.385e+03 (8.13e+02 5.71e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[03/25 18:18:19    255s] net ignore based on current view = 0
[03/25 18:18:19    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/25 18:18:19    255s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[03/25 18:18:19    255s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/25 18:18:19    255s] Type 'man IMPSP-9025' for more detail.
[03/25 18:18:19    255s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:   Starting DPlace-Init at level 2, MEM:798.6M
[03/25 18:18:19    255s] #spOpts: mergeVia=F 
[03/25 18:18:19    255s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:798.6M
[03/25 18:18:19    255s] Core basic site is core
[03/25 18:18:19    255s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:798.6M
[03/25 18:18:19    255s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:18:19    255s] SiteArray: use 600 bytes
[03/25 18:18:19    255s] SiteArray: current memory after site array memory allocatiion 798.6M
[03/25 18:18:19    255s] SiteArray: FP blocked sites are writable
[03/25 18:18:19    255s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.000, REAL:0.001, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:798.6M
[03/25 18:18:19    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:18:19    255s] Mark StBox On SiteArr starts
[03/25 18:18:19    255s] Mark StBox On SiteArr ends
[03/25 18:18:19    255s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.010, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.010, REAL:0.004, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Starting CMU at level 5, MEM:798.6M
[03/25 18:18:19    255s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.009, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.010, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.000, MEM:802.6M
[03/25 18:18:19    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=802.6MB).
[03/25 18:18:19    255s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF: Starting RefinePlace at level 1, MEM:802.6M
[03/25 18:18:19    255s] *** Starting refinePlace (0:04:15 mem=802.6M) ***
[03/25 18:18:19    255s] Total net bbox length = 1.385e+03 (8.132e+02 5.713e+02) (ext = 1.340e+03)
[03/25 18:18:19    255s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:18:19    255s] OPERPROF:   Starting CellHaloInit at level 2, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:   Starting CellHaloInit at level 2, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:802.6M
[03/25 18:18:19    255s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:802.6M
[03/25 18:18:19    255s] Starting refinePlace ...
[03/25 18:18:19    255s]   Spread Effort: high, standalone mode, useDDP on.
[03/25 18:18:19    255s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=804.6MB) @(0:04:15 - 0:04:15).
[03/25 18:18:19    255s] Move report: preRPlace moves 8 insts, mean move: 10.91 um, max move: 23.60 um
[03/25 18:18:19    255s] 	Max move on inst (U1): (49.60, 20.00) --> (63.20, 30.00)
[03/25 18:18:19    255s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[03/25 18:18:19    255s] 	Violation at original loc: Placement Blockage Violation
[03/25 18:18:19    255s] wireLenOptFixPriorityInst 0 inst fixed
[03/25 18:18:19    255s] Placement tweakage begins.
[03/25 18:18:19    255s] wire length = 1.222e+02
[03/25 18:18:19    255s] wire length = 5.580e+01
[03/25 18:18:19    255s] Placement tweakage ends.
[03/25 18:18:19    255s] Move report: tweak moves 8 insts, mean move: 13.00 um, max move: 32.00 um
[03/25 18:18:19    255s] 	Max move on inst (U1): (63.20, 30.00) --> (31.20, 30.00)
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/25 18:18:19    255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:18:19    255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=804.6MB) @(0:04:15 - 0:04:15).
[03/25 18:18:19    255s] Move report: Detail placement moves 8 insts, mean move: 11.61 um, max move: 28.40 um
[03/25 18:18:19    255s] 	Max move on inst (U1): (49.60, 20.00) --> (31.20, 30.00)
[03/25 18:18:19    255s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 804.6MB
[03/25 18:18:19    255s] Statistics of distance of Instance movement in refine placement:
[03/25 18:18:19    255s]   maximum (X+Y) =        28.40 um
[03/25 18:18:19    255s]   inst (U1) with max move: (49.6, 20) -> (31.2, 30)
[03/25 18:18:19    255s]   mean    (X+Y) =        11.61 um
[03/25 18:18:19    255s] Summary Report:
[03/25 18:18:19    255s] Instances move: 8 (out of 8 movable)
[03/25 18:18:19    255s] Instances flipped: 0
[03/25 18:18:19    255s] Mean displacement: 11.61 um
[03/25 18:18:19    255s] Max displacement: 28.40 um (Instance: U1) (49.6, 20) -> (31.2, 30)
[03/25 18:18:19    255s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[03/25 18:18:19    255s] 	Violation at original loc: Placement Blockage Violation
[03/25 18:18:19    255s] Total instances moved : 8
[03/25 18:18:19    255s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:804.6M
[03/25 18:18:19    255s] Total net bbox length = 1.423e+03 (7.784e+02 6.450e+02) (ext = 1.373e+03)
[03/25 18:18:19    255s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 804.6MB
[03/25 18:18:19    255s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=804.6MB) @(0:04:15 - 0:04:15).
[03/25 18:18:19    255s] *** Finished refinePlace (0:04:15 mem=804.6M) ***
[03/25 18:18:19    255s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=804.6M) ***
[03/25 18:18:19    255s] #spOpts: mergeVia=F 
[03/25 18:18:19    255s] OPERPROF: Starting SiteArrayInit at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:804.6M
[03/25 18:18:19    255s] Core basic site is core
[03/25 18:18:19    255s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:804.6M
[03/25 18:18:19    255s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:18:19    255s] SiteArray: use 600 bytes
[03/25 18:18:19    255s] SiteArray: current memory after site array memory allocatiion 804.6M
[03/25 18:18:19    255s] SiteArray: FP blocked sites are writable
[03/25 18:18:19    255s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.001, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:804.6M
[03/25 18:18:19    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:18:19    255s] Mark StBox On SiteArr starts
[03/25 18:18:19    255s] Mark StBox On SiteArr ends
[03/25 18:18:19    255s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.003, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.000, REAL:0.004, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/25 18:18:19    255s] Density distribution unevenness ratio = 0.000%
[03/25 18:18:19    255s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:804.6M
[03/25 18:18:19    255s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:804.6M
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] Starting congestion repair ...
[03/25 18:18:19    255s] User Input Parameters:
[03/25 18:18:19    255s] - Congestion Driven    : On
[03/25 18:18:19    255s] - Timing Driven        : Off
[03/25 18:18:19    255s] - Area-Violation Based : On
[03/25 18:18:19    255s] - Start Rollback Level : -5
[03/25 18:18:19    255s] - Legalized            : On
[03/25 18:18:19    255s] - Window Based         : Off
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] Starting Early Global Route congestion estimation: mem = 804.6M
[03/25 18:18:19    255s] (I)       Reading DB...
[03/25 18:18:19    255s] (I)       Read data from FE... (mem=804.6M)
[03/25 18:18:19    255s] (I)       Read nodes and places... (mem=804.6M)
[03/25 18:18:19    255s] (I)       Done Read nodes and places (cpu=0.000s, mem=804.6M)
[03/25 18:18:19    255s] (I)       Read nets... (mem=804.6M)
[03/25 18:18:19    255s] (I)       Done Read nets (cpu=0.000s, mem=804.6M)
[03/25 18:18:19    255s] (I)       Done Read data from FE (cpu=0.000s, mem=804.6M)
[03/25 18:18:19    255s] (I)       before initializing RouteDB syMemory usage = 804.6 MB
[03/25 18:18:19    255s] (I)       congestionReportName   : 
[03/25 18:18:19    255s] (I)       layerRangeFor2DCongestion : 
[03/25 18:18:19    255s] (I)       buildTerm2TermWires    : 1
[03/25 18:18:19    255s] (I)       doTrackAssignment      : 1
[03/25 18:18:19    255s] (I)       dumpBookshelfFiles     : 0
[03/25 18:18:19    255s] (I)       numThreads             : 1
[03/25 18:18:19    255s] (I)       bufferingAwareRouting  : false
[03/25 18:18:19    255s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:18:19    255s] (I)       honorPin               : false
[03/25 18:18:19    255s] (I)       honorPinGuide          : true
[03/25 18:18:19    255s] (I)       honorPartition         : false
[03/25 18:18:19    255s] (I)       honorPartitionAllowFeedthru: false
[03/25 18:18:19    255s] (I)       allowPartitionCrossover: false
[03/25 18:18:19    255s] (I)       honorSingleEntry       : true
[03/25 18:18:19    255s] (I)       honorSingleEntryStrong : true
[03/25 18:18:19    255s] (I)       handleViaSpacingRule   : false
[03/25 18:18:19    255s] (I)       handleEolSpacingRule   : false
[03/25 18:18:19    255s] (I)       PDConstraint           : none
[03/25 18:18:19    255s] (I)       expBetterNDRHandling   : false
[03/25 18:18:19    255s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:18:19    255s] (I)       routingEffortLevel     : 3
[03/25 18:18:19    255s] (I)       effortLevel            : standard
[03/25 18:18:19    255s] [NR-eGR] minRouteLayer          : 2
[03/25 18:18:19    255s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:18:19    255s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:18:19    255s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:18:19    255s] (I)       numRowsPerGCell        : 1
[03/25 18:18:19    255s] (I)       speedUpLargeDesign     : 0
[03/25 18:18:19    255s] (I)       multiThreadingTA       : 1
[03/25 18:18:19    255s] (I)       optimizationMode       : false
[03/25 18:18:19    255s] (I)       routeSecondPG          : false
[03/25 18:18:19    255s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:18:19    255s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:18:19    255s] (I)       punchThroughDistance   : 500.00
[03/25 18:18:19    255s] (I)       scenicBound            : 1.15
[03/25 18:18:19    255s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:18:19    255s] (I)       source-to-sink ratio   : 0.00
[03/25 18:18:19    255s] (I)       targetCongestionRatioH : 1.00
[03/25 18:18:19    255s] (I)       targetCongestionRatioV : 1.00
[03/25 18:18:19    255s] (I)       layerCongestionRatio   : 0.70
[03/25 18:18:19    255s] (I)       m1CongestionRatio      : 0.10
[03/25 18:18:19    255s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:18:19    255s] (I)       localRouteEffort       : 1.00
[03/25 18:18:19    255s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:18:19    255s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:18:19    255s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:18:19    255s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:18:19    255s] (I)       routeVias              : 
[03/25 18:18:19    255s] (I)       readTROption           : true
[03/25 18:18:19    255s] (I)       extraSpacingFactor     : 1.00
[03/25 18:18:19    255s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:18:19    255s] (I)       routeSelectedNetsOnly  : false
[03/25 18:18:19    255s] (I)       clkNetUseMaxDemand     : false
[03/25 18:18:19    255s] (I)       extraDemandForClocks   : 0
[03/25 18:18:19    255s] (I)       steinerRemoveLayers    : false
[03/25 18:18:19    255s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:18:19    255s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:18:19    255s] (I)       similarTopologyRoutingFast : false
[03/25 18:18:19    255s] (I)       spanningTreeRefinement : false
[03/25 18:18:19    255s] (I)       spanningTreeRefinementAlpha : -1.00
[03/25 18:18:19    255s] (I)       starting read tracks
[03/25 18:18:19    255s] (I)       build grid graph
[03/25 18:18:19    255s] (I)       build grid graph start
[03/25 18:18:19    255s] [NR-eGR] metal1 has no routable track
[03/25 18:18:19    255s] [NR-eGR] metal2 has single uniform track structure
[03/25 18:18:19    255s] [NR-eGR] metal3 has single uniform track structure
[03/25 18:18:19    255s] [NR-eGR] metal4 has single uniform track structure
[03/25 18:18:19    255s] [NR-eGR] metal5 has single uniform track structure
[03/25 18:18:19    255s] [NR-eGR] metal6 has single uniform track structure
[03/25 18:18:19    255s] (I)       build grid graph end
[03/25 18:18:19    255s] (I)       merge level 0
[03/25 18:18:19    255s] (I)       numViaLayers=6
[03/25 18:18:19    255s] (I)       Reading via M2_M1 for layer: 0 
[03/25 18:18:19    255s] (I)       Reading via M3_M2 for layer: 1 
[03/25 18:18:19    255s] (I)       Reading via M4_M3 for layer: 2 
[03/25 18:18:19    255s] (I)       Reading via M5_M4 for layer: 3 
[03/25 18:18:19    255s] (I)       Reading via M6_M5 for layer: 4 
[03/25 18:18:19    255s] (I)       end build via table
[03/25 18:18:19    255s] [NR-eGR] Read 30 PG shapes in 0.000 seconds
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] [NR-eGR] numRoutingBlks=0 numInstBlks=13 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:18:19    255s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/25 18:18:19    255s] (I)       readDataFromPlaceDB
[03/25 18:18:19    255s] (I)       Read net information..
[03/25 18:18:19    255s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[03/25 18:18:19    255s] (I)       Read testcase time = 0.000 seconds
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] (I)       read default dcut vias
[03/25 18:18:19    255s] (I)       Reading via M2_M1 for layer: 0 
[03/25 18:18:19    255s] (I)       Reading via M3_M2 for layer: 1 
[03/25 18:18:19    255s] (I)       Reading via M4_M3 for layer: 2 
[03/25 18:18:19    255s] (I)       Reading via M5_M4 for layer: 3 
[03/25 18:18:19    255s] (I)       Reading via M6_M5 for layer: 4 
[03/25 18:18:19    255s] (I)       early_global_route_priority property id does not exist.
[03/25 18:18:19    255s] (I)       build grid graph start
[03/25 18:18:19    255s] (I)       build grid graph end
[03/25 18:18:19    255s] (I)       Model blockage into capacity
[03/25 18:18:19    255s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/25 18:18:19    255s] (I)       Modeling time = 0.000 seconds
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] (I)       Number of ignored nets = 0
[03/25 18:18:19    255s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Number of clock nets = 0.  Ignored: No
[03/25 18:18:19    255s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:18:19    255s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:18:19    255s] (I)       Before initializing earlyGlobalRoute syMemory usage = 804.6 MB
[03/25 18:18:19    255s] (I)       Ndr track 0 does not exist
[03/25 18:18:19    255s] (I)       Layer1  viaCost=200.00
[03/25 18:18:19    255s] (I)       Layer2  viaCost=100.00
[03/25 18:18:19    255s] (I)       Layer3  viaCost=100.00
[03/25 18:18:19    255s] (I)       Layer4  viaCost=100.00
[03/25 18:18:19    255s] (I)       Layer5  viaCost=100.00
[03/25 18:18:19    255s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:18:19    255s] (I)       Routing area        : (400, 0) - (100800, 80000)
[03/25 18:18:19    255s] (I)       Core area           : (30400, 30000) - (70400, 50000)
[03/25 18:18:19    255s] (I)       Site width          :   800  (dbu)
[03/25 18:18:19    255s] (I)       Row height          : 10000  (dbu)
[03/25 18:18:19    255s] (I)       GCell width         : 10000  (dbu)
[03/25 18:18:19    255s] (I)       GCell height        : 10000  (dbu)
[03/25 18:18:19    255s] (I)       Grid                :    11     8     6
[03/25 18:18:19    255s] (I)       Layer numbers       :     1     2     3     4     5     6
[03/25 18:18:19    255s] (I)       Vertical capacity   :     0 10000     0 10000     0 10000
[03/25 18:18:19    255s] (I)       Horizontal capacity :     0     0 10000     0 10000     0
[03/25 18:18:19    255s] (I)       Default wire width  :   300   300   300   300   300   500
[03/25 18:18:19    255s] (I)       Default wire space  :   300   300   300   300   300   500
[03/25 18:18:19    255s] (I)       Default wire pitch  :   600   600   600   600   600  1000
[03/25 18:18:19    255s] (I)       Default pitch size  :   600   800  1000   800  1000  1200
[03/25 18:18:19    255s] (I)       First track coord   :     0   400   500   400   500  1600
[03/25 18:18:19    255s] (I)       Num tracks per GCell: 16.67 12.50 10.00 12.50 10.00  8.33
[03/25 18:18:19    255s] (I)       Total num of tracks :     0   126    80   126    80    83
[03/25 18:18:19    255s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:18:19    255s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:18:19    255s] (I)       --------------------------------------------------------
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] [NR-eGR] ============ Routing rule table ============
[03/25 18:18:19    255s] [NR-eGR] Rule id: 0  Nets: 7 
[03/25 18:18:19    255s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:18:19    255s] (I)       Pitch:  L1=600  L2=800  L3=1000  L4=800  L5=1000  L6=1200
[03/25 18:18:19    255s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:18:19    255s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:18:19    255s] [NR-eGR] ========================================
[03/25 18:18:19    255s] [NR-eGR] 
[03/25 18:18:19    255s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/25 18:18:19    255s] (I)       blocked tracks on layer2 : = 393 / 1008 (38.99%)
[03/25 18:18:19    255s] (I)       blocked tracks on layer3 : = 396 / 880 (45.00%)
[03/25 18:18:19    255s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[03/25 18:18:19    255s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[03/25 18:18:19    255s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[03/25 18:18:19    255s] (I)       After initializing earlyGlobalRoute syMemory usage = 804.6 MB
[03/25 18:18:19    255s] (I)       Loading and dumping file time : 0.01 seconds
[03/25 18:18:19    255s] (I)       ============= Initialization =============
[03/25 18:18:19    255s] (I)       totalPins=14  totalGlobalPin=4 (28.57%)
[03/25 18:18:19    255s] (I)       total 2D Cap : 3654 = (1364 H, 2290 V)
[03/25 18:18:19    255s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 6]
[03/25 18:18:19    255s] (I)       ============  Phase 1a Route ============
[03/25 18:18:19    255s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:18:19    255s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:18:19    255s] (I)       
[03/25 18:18:19    255s] (I)       ============  Phase 1b Route ============
[03/25 18:18:19    255s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:18:19    255s] (I)       
[03/25 18:18:19    255s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000000e+01um
[03/25 18:18:19    255s] (I)       ============  Phase 1c Route ============
[03/25 18:18:19    255s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:18:19    255s] (I)       
[03/25 18:18:19    255s] (I)       ============  Phase 1d Route ============
[03/25 18:18:19    255s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:18:19    255s] (I)       
[03/25 18:18:19    255s] (I)       ============  Phase 1e Route ============
[03/25 18:18:19    255s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:18:19    255s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:18:19    255s] (I)       
[03/25 18:18:19    255s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000000e+01um
[03/25 18:18:19    255s] [NR-eGR] 
[03/25 18:18:19    255s] (I)       ============  Phase 1l Route ============
[03/25 18:18:19    255s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:18:19    255s] (I)       
[03/25 18:18:19    255s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/25 18:18:19    255s] [NR-eGR]                        OverCon            
[03/25 18:18:19    255s] [NR-eGR]                         #Gcell     %Gcell
[03/25 18:18:19    255s] [NR-eGR]       Layer                (0)    OverCon 
[03/25 18:18:19    255s] [NR-eGR] ----------------------------------------------
[03/25 18:18:19    255s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR] ----------------------------------------------
[03/25 18:18:19    255s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/25 18:18:19    255s] [NR-eGR] 
[03/25 18:18:19    255s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/25 18:18:19    255s] (I)       total 2D Cap : 3654 = (1364 H, 2290 V)
[03/25 18:18:19    255s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:18:19    255s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:18:19    255s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 804.6M
[03/25 18:18:19    255s] [hotspot] +------------+---------------+---------------+
[03/25 18:18:19    255s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:18:19    255s] [hotspot] +------------+---------------+---------------+
[03/25 18:18:19    255s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:18:19    255s] [hotspot] +------------+---------------+---------------+
[03/25 18:18:19    255s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:18:19    255s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] === incrementalPlace Internal Loop 1 ===
[03/25 18:18:19    255s] Skipped repairing congestion.
[03/25 18:18:19    255s] Starting Early Global Route wiring: mem = 820.6M
[03/25 18:18:19    255s] (I)       ============= track Assignment ============
[03/25 18:18:19    255s] (I)       extract Global 3D Wires
[03/25 18:18:19    255s] (I)       Extract Global WL : time=0.00
[03/25 18:18:19    255s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:18:19    255s] (I)       Initialization real time=0.00 seconds
[03/25 18:18:19    255s] (I)       Run single-thread track assignment
[03/25 18:18:19    255s] (I)       Kernel real time=0.00 seconds
[03/25 18:18:19    255s] (I)       End Greedy Track Assignment
[03/25 18:18:19    255s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:18:19    255s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 14
[03/25 18:18:19    255s] [NR-eGR] metal2  (2V) length: 1.800000e+01um, number of vias: 12
[03/25 18:18:19    255s] [NR-eGR] metal3  (3H) length: 3.280000e+01um, number of vias: 0
[03/25 18:18:19    255s] [NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[03/25 18:18:19    255s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[03/25 18:18:19    255s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/25 18:18:19    255s] [NR-eGR] Total length: 5.080000e+01um, number of vias: 26
[03/25 18:18:19    255s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:18:19    255s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/25 18:18:19    255s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:18:19    255s] Early Global Route wiring runtime: 0.00 seconds, mem = 820.6M
[03/25 18:18:19    255s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/25 18:18:19    255s] *** Finishing placeDesign default flow ***
[03/25 18:18:19    255s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 814.6M **
[03/25 18:18:19    255s] 
[03/25 18:18:19    255s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:18:19    255s] Severity  ID               Count  Summary                                  
[03/25 18:18:19    255s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[03/25 18:18:19    255s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[03/25 18:18:19    255s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[03/25 18:18:19    255s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/25 18:18:19    255s] *** Message Summary: 4 warning(s), 0 error(s)
[03/25 18:18:19    255s] 
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/25 18:21:55    288s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/25 18:21:55    288s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[03/25 18:21:55    288s] Running Native NanoRoute ...
[03/25 18:21:55    288s] <CMD> routeDesign -globalDetail
[03/25 18:21:55    288s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.44 (MB), peak = 695.87 (MB)
[03/25 18:21:55    288s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/25 18:21:55    288s] #No active setup or hold rc corner
[03/25 18:21:55    288s] #No active RC corner or QRC tech file is missing.
[03/25 18:21:55    288s] #**INFO: setDesignMode -flowEffort standard
[03/25 18:21:55    288s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/25 18:21:55    288s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/25 18:21:55    288s] OPERPROF: Starting checkPlace at level 1, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:815.9M
[03/25 18:21:55    288s] Core basic site is core
[03/25 18:21:55    288s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:815.9M
[03/25 18:21:55    288s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:21:55    288s] SiteArray: use 600 bytes
[03/25 18:21:55    288s] SiteArray: current memory after site array memory allocatiion 815.9M
[03/25 18:21:55    288s] SiteArray: FP blocked sites are writable
[03/25 18:21:55    288s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.001, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.000, REAL:0.002, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.000, REAL:0.002, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:815.9M
[03/25 18:21:55    288s] Begin checking placement ... (start mem=815.9M, init mem=815.9M)
[03/25 18:21:55    288s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] *info: Placed = 8             
[03/25 18:21:55    288s] *info: Unplaced = 0           
[03/25 18:21:55    288s] Placement Density:69.00%(552/800)
[03/25 18:21:55    288s] Placement Density (including fixed std cells):69.00%(552/800)
[03/25 18:21:55    288s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.001, MEM:815.9M
[03/25 18:21:55    288s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=815.9M)
[03/25 18:21:55    288s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:815.9M
[03/25 18:21:55    288s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.009, MEM:815.9M
[03/25 18:21:55    288s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/25 18:21:55    288s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/25 18:21:55    288s] 
[03/25 18:21:55    288s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/25 18:21:55    288s] *** Changed status on (0) nets in Clock.
[03/25 18:21:55    288s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=815.9M) ***
[03/25 18:21:55    288s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[03/25 18:21:55    288s] 
[03/25 18:21:55    288s] globalDetailRoute
[03/25 18:21:55    288s] 
[03/25 18:21:55    288s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/25 18:21:55    288s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/25 18:21:55    288s] #setNanoRouteMode -routeWithSiDriven false
[03/25 18:21:55    288s] #setNanoRouteMode -routeWithTimingDriven true
[03/25 18:21:55    288s] #Start globalDetailRoute on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    288s] #
[03/25 18:21:55    288s] #Generating timing data, please wait...
[03/25 18:21:55    288s] #22 total nets, 0 already routed, 0 will ignore in trialRoute
[03/25 18:21:55    288s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:21:55    288s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/25 18:21:55    288s] #Dump tif for version 2.1
[03/25 18:21:55    289s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=870.965)
[03/25 18:21:55    289s] End AAE Lib Loading. (MEM=890.043 CPU=0:00:00.0 Real=0:00:00.0)
[03/25 18:21:55    289s] End AAE Lib Interpolated Model. (MEM=890.043 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:21:55    289s] First Iteration Infinite Tw... 
[03/25 18:21:55    289s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[03/25 18:21:55    289s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[03/25 18:21:55    289s] Total number of fetched objects 22
[03/25 18:21:55    289s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:21:55    289s] End delay calculation. (MEM=964.285 CPU=0:00:00.0 REAL=0:00:00.0)
[03/25 18:21:55    289s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/25 18:21:55    289s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 728.73 (MB), peak = 742.80 (MB)
[03/25 18:21:55    289s] #Done generating timing data.
[03/25 18:21:55    289s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[7] of net A[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[6] of net A[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[5] of net A[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[4] of net A[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[3] of net A[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[2] of net A[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[1] of net A[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[0] of net A[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[7] of net SUM[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[6] of net SUM[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[5] of net SUM[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[4] of net SUM[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[3] of net SUM[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[2] of net SUM[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[1] of net SUM[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[0] of net SUM[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:21:55    289s] ### Net info: total nets: 24
[03/25 18:21:55    289s] ### Net info: dirty nets: 0
[03/25 18:21:55    289s] ### Net info: marked as disconnected nets: 0
[03/25 18:21:55    289s] ### Net info: fully routed nets: 0
[03/25 18:21:55    289s] ### Net info: trivial (single pin) nets: 0
[03/25 18:21:55    289s] ### Net info: unrouted nets: 24
[03/25 18:21:55    289s] ### Net info: re-extraction nets: 0
[03/25 18:21:55    289s] ### Net info: ignored nets: 0
[03/25 18:21:55    289s] ### Net info: skip routing nets: 0
[03/25 18:21:55    289s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/25 18:21:55    289s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/25 18:21:55    289s] #WARNING (NRDB-976) The TRACK STEP 1.2000 for preferred direction tracks is smaller than the PITCH 1.6000 for LAYER metal6. This will cause routability problems for NanoRoute.
[03/25 18:21:55    289s] #Start reading timing information from file .timing_file_18050.tif.gz ...
[03/25 18:21:55    289s] #WARNING (NRDB-194) 
[03/25 18:21:55    289s] #No setup time constraints read in
[03/25 18:21:55    289s] #Read in timing information for 16 ports, 8 instances from timing file .timing_file_18050.tif.gz.
[03/25 18:21:55    289s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[03/25 18:21:55    289s] #RTESIG:78da85cdbd0ac23018856167afe223ed10c16abefc3471155c558aba960a310d945692f4
[03/25 18:21:55    289s] #       fe2db896767e1fcec9f2d7a50282e680acf832c66b846b858629ce0b644a1fd1d4537a9e
[03/25 18:21:55    289s] #       c936cb6ff78790021850df27eb6cd8c3186d806853f2bddbfd89e6257c9a2e5aa0ef61e8
[03/25 18:21:55    289s] #       660da252eb884b0da4f5ae2540630a539977b2d490c2b8b8a5c469fd5049be30b4f9015e
[03/25 18:21:55    289s] #       bd592d
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #RTESIG:78da85cdbd0ac23018856167afe223ed10c16abefc3471155c558aba960a310d945692f4
[03/25 18:21:55    289s] #       fe2db896767e1fcec9f2d7a50282e680acf832c66b846b858629ce0b644a1fd1d4537a9e
[03/25 18:21:55    289s] #       c936cb6ff78790021850df27eb6cd8c3186d806853f2bddbfd89e6257c9a2e5aa0ef61e8
[03/25 18:21:55    289s] #       660da252eb884b0da4f5ae2540630a539977b2d490c2b8b8a5c469fd5049be30b4f9015e
[03/25 18:21:55    289s] #       bd592d
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start routing data preparation on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.5000.
[03/25 18:21:55    289s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.3000.
[03/25 18:21:55    289s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.5000.
[03/25 18:21:55    289s] # metal1       H   Track-Pitch = 1.0000    Line-2-Via Pitch = 0.6500
[03/25 18:21:55    289s] # metal2       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.6500
[03/25 18:21:55    289s] # metal3       H   Track-Pitch = 1.0000    Line-2-Via Pitch = 0.6500
[03/25 18:21:55    289s] # metal4       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.6500
[03/25 18:21:55    289s] # metal5       H   Track-Pitch = 1.0000    Line-2-Via Pitch = 0.6500
[03/25 18:21:55    289s] # metal6       V   Track-Pitch = 1.2000    Line-2-Via Pitch = 1.0000
[03/25 18:21:55    289s] #Regenerating Ggrids automatically.
[03/25 18:21:55    289s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 1.0000.
[03/25 18:21:55    289s] #Using automatically generated G-grids.
[03/25 18:21:55    289s] #Done routing data preparation.
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.04 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #Merging special wires...
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Finished routing data preparation on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Cpu time = 00:00:00
[03/25 18:21:55    289s] #Elapsed time = 00:00:00
[03/25 18:21:55    289s] #Increased memory = 6.63 (MB)
[03/25 18:21:55    289s] #Total memory = 739.24 (MB)
[03/25 18:21:55    289s] #Peak memory = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start global routing on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Number of eco nets is 0
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start global routing data preparation on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start routing resource analysis on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Routing resource analysis is done on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #  Resource Analysis:
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/25 18:21:55    289s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/25 18:21:55    289s] #  --------------------------------------------------------------
[03/25 18:21:55    289s] #  metal1         H          80           0          35     5.71%
[03/25 18:21:55    289s] #  metal2         V          79          47          35    11.43%
[03/25 18:21:55    289s] #  metal3         H          42          38          35     0.00%
[03/25 18:21:55    289s] #  metal4         V         126           0          35     0.00%
[03/25 18:21:55    289s] #  metal5         H          80           0          35     0.00%
[03/25 18:21:55    289s] #  metal6         V          83           0          35     0.00%
[03/25 18:21:55    289s] #  --------------------------------------------------------------
[03/25 18:21:55    289s] #  Total                    490      14.13%         210     2.86%
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Global routing data preparation is done on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.58 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.59 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #start global routing iteration 1...
[03/25 18:21:55    289s] #Initial_route: 0.00021
[03/25 18:21:55    289s] #Reroute: 0.00007
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.22 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #start global routing iteration 2...
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.27 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Total number of trivial nets (e.g. < 2 pins) = 17 (skipped).
[03/25 18:21:55    289s] #Total number of routable nets = 7.
[03/25 18:21:55    289s] #Total number of nets in the design = 24.
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #7 routable nets have only global wires.
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Routed nets constraints summary:
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #        Rules   Unconstrained  
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #      Default               7  
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #        Total               7  
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Routing constraints summary of the whole design:
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #        Rules   Unconstrained  
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #      Default               7  
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #        Total               7  
[03/25 18:21:55    289s] #-----------------------------
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #                 OverCon          
[03/25 18:21:55    289s] #                  #Gcell    %Gcell
[03/25 18:21:55    289s] #     Layer           (1)   OverCon
[03/25 18:21:55    289s] #  --------------------------------
[03/25 18:21:55    289s] #  metal1        0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #  metal2        0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #  metal3        0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #  metal4        0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #  metal5        0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #  metal6        0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #  --------------------------------
[03/25 18:21:55    289s] #     Total      0(0.00%)   (0.00%)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/25 18:21:55    289s] #  Overflow after GR: 0.00% H + 0.00% V
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:21:55    289s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:21:55    289s] #Hotspot report including placement blocked areas
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] [hotspot] |   metal1(H)   |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] |   metal2(V)   |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] |   metal3(H)   |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] |   metal4(V)   |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] |   metal5(H)   |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] |   metal6(V)   |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] [hotspot] |   worst    |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] [hotspot] | all layers |          0.00 |          0.00 |
[03/25 18:21:55    289s] [hotspot] +------------+---------------+---------------+
[03/25 18:21:55    289s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:21:55    289s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:21:55    289s] #Complete Global Routing.
[03/25 18:21:55    289s] #Total wire length = 30 um.
[03/25 18:21:55    289s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal1 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal2 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal3 = 30 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:21:55    289s] #Total number of vias = 11
[03/25 18:21:55    289s] #Up-Via Summary (total 11):
[03/25 18:21:55    289s] #           
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] # metal1              7
[03/25 18:21:55    289s] # metal2              4
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] #                    11 
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Max overcon = 0 track.
[03/25 18:21:55    289s] #Total overcon = 0.00%.
[03/25 18:21:55    289s] #Worst layer Gcell overcon rate = 0.00%.
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Global routing statistics:
[03/25 18:21:55    289s] #Cpu time = 00:00:00
[03/25 18:21:55    289s] #Elapsed time = 00:00:00
[03/25 18:21:55    289s] #Increased memory = 2.16 (MB)
[03/25 18:21:55    289s] #Total memory = 741.46 (MB)
[03/25 18:21:55    289s] #Peak memory = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Finished global routing on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.02 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #Start Track Assignment.
[03/25 18:21:55    289s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/25 18:21:55    289s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/25 18:21:55    289s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Track assignment summary:
[03/25 18:21:55    289s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/25 18:21:55    289s] #------------------------------------------------------------------------
[03/25 18:21:55    289s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:21:55    289s] # metal2         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:21:55    289s] # metal3        30.60 	  0.00%  	  0.00% 	  0.00%
[03/25 18:21:55    289s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:21:55    289s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:21:55    289s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:21:55    289s] #------------------------------------------------------------------------
[03/25 18:21:55    289s] # All          30.60  	  0.00% 	  0.00% 	  0.00%
[03/25 18:21:55    289s] #Complete Track Assignment.
[03/25 18:21:55    289s] #Total wire length = 48 um.
[03/25 18:21:55    289s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal1 = 9 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal2 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal3 = 39 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:21:55    289s] #Total number of vias = 11
[03/25 18:21:55    289s] #Up-Via Summary (total 11):
[03/25 18:21:55    289s] #           
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] # metal1              7
[03/25 18:21:55    289s] # metal2              4
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] #                    11 
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.41 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/25 18:21:55    289s] #Cpu time = 00:00:00
[03/25 18:21:55    289s] #Elapsed time = 00:00:00
[03/25 18:21:55    289s] #Increased memory = 9.05 (MB)
[03/25 18:21:55    289s] #Total memory = 741.62 (MB)
[03/25 18:21:55    289s] #Peak memory = 771.93 (MB)
[03/25 18:21:55    289s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start Detail Routing..
[03/25 18:21:55    289s] #start initial detail routing ...
[03/25 18:21:55    289s] #   number of violations = 0
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 758.48 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #Complete Detail Routing.
[03/25 18:21:55    289s] #Total wire length = 43 um.
[03/25 18:21:55    289s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal1 = 12 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal2 = 13 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal3 = 19 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:21:55    289s] #Total number of vias = 14
[03/25 18:21:55    289s] #Up-Via Summary (total 14):
[03/25 18:21:55    289s] #           
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] # metal1              6
[03/25 18:21:55    289s] # metal2              8
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] #                    14 
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Total number of DRC violations = 0
[03/25 18:21:55    289s] #Cpu time = 00:00:00
[03/25 18:21:55    289s] #Elapsed time = 00:00:00
[03/25 18:21:55    289s] #Increased memory = 1.99 (MB)
[03/25 18:21:55    289s] #Total memory = 743.62 (MB)
[03/25 18:21:55    289s] #Peak memory = 771.93 (MB)
[03/25 18:21:55    289s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start Post Route wire spreading..
[03/25 18:21:55    289s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start DRC checking..
[03/25 18:21:55    289s] #   number of violations = 0
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.84 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #CELL_VIEW cruisecontrol_DW01_inc_0,init has no DRC violation.
[03/25 18:21:55    289s] #Total number of DRC violations = 0
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start data preparation for wire spreading...
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Data preparation is done on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start Post Route Wire Spread.
[03/25 18:21:55    289s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/25 18:21:55    289s] #Complete Post Route Wire Spread.
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Total wire length = 43 um.
[03/25 18:21:55    289s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal1 = 12 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal2 = 13 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal3 = 19 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:21:55    289s] #Total number of vias = 14
[03/25 18:21:55    289s] #Up-Via Summary (total 14):
[03/25 18:21:55    289s] #           
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] # metal1              6
[03/25 18:21:55    289s] # metal2              8
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] #                    14 
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #Start DRC checking..
[03/25 18:21:55    289s] #   number of violations = 0
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.10 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #CELL_VIEW cruisecontrol_DW01_inc_0,init has no DRC violation.
[03/25 18:21:55    289s] #Total number of DRC violations = 0
[03/25 18:21:55    289s] #   number of violations = 0
[03/25 18:21:55    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 745.30 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] #CELL_VIEW cruisecontrol_DW01_inc_0,init has no DRC violation.
[03/25 18:21:55    289s] #Total number of DRC violations = 0
[03/25 18:21:55    289s] #Post Route wire spread is done.
[03/25 18:21:55    289s] #Total wire length = 43 um.
[03/25 18:21:55    289s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal1 = 12 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal2 = 13 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal3 = 19 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:21:55    289s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:21:55    289s] #Total number of vias = 14
[03/25 18:21:55    289s] #Up-Via Summary (total 14):
[03/25 18:21:55    289s] #           
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] # metal1              6
[03/25 18:21:55    289s] # metal2              8
[03/25 18:21:55    289s] #-----------------------
[03/25 18:21:55    289s] #                    14 
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #detailRoute Statistics:
[03/25 18:21:55    289s] #Cpu time = 00:00:00
[03/25 18:21:55    289s] #Elapsed time = 00:00:00
[03/25 18:21:55    289s] #Increased memory = 2.32 (MB)
[03/25 18:21:55    289s] #Total memory = 743.95 (MB)
[03/25 18:21:55    289s] #Peak memory = 771.93 (MB)
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #globalDetailRoute statistics:
[03/25 18:21:55    289s] #Cpu time = 00:00:01
[03/25 18:21:55    289s] #Elapsed time = 00:00:01
[03/25 18:21:55    289s] #Increased memory = 61.04 (MB)
[03/25 18:21:55    289s] #Total memory = 754.83 (MB)
[03/25 18:21:55    289s] #Peak memory = 771.93 (MB)
[03/25 18:21:55    289s] #Number of warnings = 41
[03/25 18:21:55    289s] #Total number of warnings = 43
[03/25 18:21:55    289s] #Number of fails = 0
[03/25 18:21:55    289s] #Total number of fails = 0
[03/25 18:21:55    289s] #Complete globalDetailRoute on Sat Mar 25 18:21:55 2023
[03/25 18:21:55    289s] #
[03/25 18:21:55    289s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 754.90 (MB), peak = 771.93 (MB)
[03/25 18:21:55    289s] 
[03/25 18:21:55    289s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:21:55    289s] Severity  ID               Count  Summary                                  
[03/25 18:21:55    289s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[03/25 18:21:55    289s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[03/25 18:21:55    289s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/25 18:21:55    289s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/25 18:21:55    289s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/25 18:21:55    289s] ERROR     IMPDC-634            2  Failed to build the timing graph since t...
[03/25 18:21:55    289s] *** Message Summary: 6 warning(s), 2 error(s)
[03/25 18:21:55    289s] 
[03/25 18:21:55    289s] ### 
[03/25 18:21:55    289s] ###   Scalability Statistics
[03/25 18:21:55    289s] ### 
[03/25 18:21:55    289s] ### --------------------------------+----------------+----------------+----------------+
[03/25 18:21:55    289s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/25 18:21:55    289s] ### --------------------------------+----------------+----------------+----------------+
[03/25 18:21:55    289s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/25 18:21:55    289s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[03/25 18:21:55    289s] ### --------------------------------+----------------+----------------+----------------+
[03/25 18:21:55    289s] ### 
[03/25 18:23:43    304s] <CMD> setPlaceMode -fp false
[03/25 18:23:43    304s] <CMD> place_design
[03/25 18:23:43    304s] *** Starting placeDesign default flow ***
[03/25 18:23:43    304s] Deleted 0 physical inst  (cell - / prefix -).
[03/25 18:23:43    304s] *** Starting "NanoPlace(TM) placement v#1 (mem=949.7M)" ...
[03/25 18:23:43    304s] No user-set net weight.
[03/25 18:23:43    304s] no activity file in design. spp won't run.
[03/25 18:23:43    304s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/25 18:23:43    304s] Scan chains were not defined.
[03/25 18:23:43    304s] #std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
[03/25 18:23:43    304s] #ioInst=0 #net=22 #term=45 #term/net=2.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[03/25 18:23:43    304s] stdCell: 8 single + 0 double + 0 multi
[03/25 18:23:43    304s] Total standard cell length = 0.0552 (mm), area = 0.0006 (mm^2)
[03/25 18:23:43    304s] OPERPROF: Starting SiteArrayInit at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:949.7M
[03/25 18:23:43    304s] Core basic site is core
[03/25 18:23:43    304s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:949.7M
[03/25 18:23:43    304s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:23:43    304s] SiteArray: use 600 bytes
[03/25 18:23:43    304s] SiteArray: current memory after site array memory allocatiion 949.7M
[03/25 18:23:43    304s] SiteArray: FP blocked sites are writable
[03/25 18:23:43    304s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.010, REAL:0.001, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:949.7M
[03/25 18:23:43    304s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:23:43    304s] Mark StBox On SiteArr starts
[03/25 18:23:43    304s] Mark StBox On SiteArr ends
[03/25 18:23:43    304s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.010, REAL:0.003, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.001, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.010, REAL:0.004, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.004, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting pre-place ADS at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] ADSU 0.690 -> 0.690
[03/25 18:23:43    304s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] Average module density = 0.690.
[03/25 18:23:43    304s] Density for the design = 0.690.
[03/25 18:23:43    304s]        = stdcell_area 69 sites (552 um^2) / alloc_area 100 sites (800 um^2).
[03/25 18:23:43    304s] Pin Density = 0.3000.
[03/25 18:23:43    304s]             = total # of pins 45 / total area 150.
[03/25 18:23:43    304s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] Initial padding reaches pin density 0.333 for top
[03/25 18:23:43    304s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.000
[03/25 18:23:43    304s] InitPadU 0.690 -> 0.950 for top
[03/25 18:23:43    304s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting PlacementInitFence at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] === lastAutoLevel = 3 
[03/25 18:23:43    304s] 0 delay mode for cte enabled initNetWt.
[03/25 18:23:43    304s] no activity file in design. spp won't run.
[03/25 18:23:43    304s] [spp] 0
[03/25 18:23:43    304s] [adp] 0:1:0:1
[03/25 18:23:43    304s] 0 delay mode for cte disabled initNetWt.
[03/25 18:23:43    304s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/25 18:23:43    304s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:23:43    304s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:23:43    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.7M
[03/25 18:23:43    304s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:23:43    304s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/25 18:23:43    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.7M
[03/25 18:23:43    304s] Iteration  3: Total net bbox = 1.102e-04 (0.00e+00 1.10e-04)
[03/25 18:23:43    304s]               Est.  stn bbox = 1.102e-04 (0.00e+00 1.10e-04)
[03/25 18:23:43    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.7M
[03/25 18:23:43    304s] Iteration  4: Total net bbox = 1.819e+01 (0.00e+00 1.82e+01)
[03/25 18:23:43    304s]               Est.  stn bbox = 1.819e+01 (0.00e+00 1.82e+01)
[03/25 18:23:43    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.7M
[03/25 18:23:43    304s] Iteration  5: Total net bbox = 2.000e+01 (0.00e+00 2.00e+01)
[03/25 18:23:43    304s]               Est.  stn bbox = 2.000e+01 (0.00e+00 2.00e+01)
[03/25 18:23:43    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.7M
[03/25 18:23:43    304s] Iteration  6: Total net bbox = 1.385e+03 (8.13e+02 5.71e+02)
[03/25 18:23:43    304s]               Est.  stn bbox = 1.385e+03 (8.13e+02 5.71e+02)
[03/25 18:23:43    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.7M
[03/25 18:23:43    304s] *** cost = 1.385e+03 (8.13e+02 5.71e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[03/25 18:23:43    304s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/25 18:23:43    304s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/25 18:23:43    304s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/25 18:23:43    304s] Type 'man IMPSP-9025' for more detail.
[03/25 18:23:43    304s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:   Starting DPlace-Init at level 2, MEM:949.7M
[03/25 18:23:43    304s] #spOpts: mergeVia=F 
[03/25 18:23:43    304s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:949.7M
[03/25 18:23:43    304s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:949.7M
[03/25 18:23:43    304s] Core basic site is core
[03/25 18:23:43    305s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:949.7M
[03/25 18:23:43    305s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:23:43    305s] SiteArray: use 600 bytes
[03/25 18:23:43    305s] SiteArray: current memory after site array memory allocatiion 949.7M
[03/25 18:23:43    305s] SiteArray: FP blocked sites are writable
[03/25 18:23:43    305s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.010, REAL:0.001, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:949.7M
[03/25 18:23:43    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:23:43    305s] Mark StBox On SiteArr starts
[03/25 18:23:43    305s] Mark StBox On SiteArr ends
[03/25 18:23:43    305s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.010, REAL:0.002, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.000, REAL:0.000, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Starting CMU at level 5, MEM:949.7M
[03/25 18:23:43    305s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.010, REAL:0.006, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.010, REAL:0.007, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.000, REAL:0.000, MEM:953.7M
[03/25 18:23:43    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=953.7MB).
[03/25 18:23:43    305s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF: Starting RefinePlace at level 1, MEM:953.7M
[03/25 18:23:43    305s] *** Starting refinePlace (0:05:05 mem=953.7M) ***
[03/25 18:23:43    305s] Total net bbox length = 1.385e+03 (8.132e+02 5.713e+02) (ext = 1.340e+03)
[03/25 18:23:43    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:23:43    305s] OPERPROF:   Starting CellHaloInit at level 2, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:   Starting CellHaloInit at level 2, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:953.7M
[03/25 18:23:43    305s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:953.7M
[03/25 18:23:43    305s] Starting refinePlace ...
[03/25 18:23:43    305s]   Spread Effort: high, standalone mode, useDDP on.
[03/25 18:23:43    305s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=954.7MB) @(0:05:05 - 0:05:05).
[03/25 18:23:43    305s] Move report: preRPlace moves 8 insts, mean move: 10.91 um, max move: 23.60 um
[03/25 18:23:43    305s] 	Max move on inst (U1): (49.60, 20.00) --> (63.20, 30.00)
[03/25 18:23:43    305s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[03/25 18:23:43    305s] 	Violation at original loc: Placement Blockage Violation
[03/25 18:23:43    305s] wireLenOptFixPriorityInst 0 inst fixed
[03/25 18:23:43    305s] Placement tweakage begins.
[03/25 18:23:43    305s] wire length = 1.222e+02
[03/25 18:23:43    305s] wire length = 5.580e+01
[03/25 18:23:43    305s] Placement tweakage ends.
[03/25 18:23:43    305s] Move report: tweak moves 8 insts, mean move: 13.00 um, max move: 32.00 um
[03/25 18:23:43    305s] 	Max move on inst (U1): (63.20, 30.00) --> (31.20, 30.00)
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/25 18:23:43    305s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/25 18:23:43    305s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=954.7MB) @(0:05:05 - 0:05:05).
[03/25 18:23:43    305s] Move report: Detail placement moves 8 insts, mean move: 11.61 um, max move: 28.40 um
[03/25 18:23:43    305s] 	Max move on inst (U1): (49.60, 20.00) --> (31.20, 30.00)
[03/25 18:23:43    305s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 954.7MB
[03/25 18:23:43    305s] Statistics of distance of Instance movement in refine placement:
[03/25 18:23:43    305s]   maximum (X+Y) =        28.40 um
[03/25 18:23:43    305s]   inst (U1) with max move: (49.6, 20) -> (31.2, 30)
[03/25 18:23:43    305s]   mean    (X+Y) =        11.61 um
[03/25 18:23:43    305s] Summary Report:
[03/25 18:23:43    305s] Instances move: 8 (out of 8 movable)
[03/25 18:23:43    305s] Instances flipped: 0
[03/25 18:23:43    305s] Mean displacement: 11.61 um
[03/25 18:23:43    305s] Max displacement: 28.40 um (Instance: U1) (49.6, 20) -> (31.2, 30)
[03/25 18:23:43    305s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[03/25 18:23:43    305s] 	Violation at original loc: Placement Blockage Violation
[03/25 18:23:43    305s] Total instances moved : 8
[03/25 18:23:43    305s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:954.7M
[03/25 18:23:43    305s] Total net bbox length = 1.423e+03 (7.784e+02 6.450e+02) (ext = 1.373e+03)
[03/25 18:23:43    305s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 954.7MB
[03/25 18:23:43    305s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=954.7MB) @(0:05:05 - 0:05:05).
[03/25 18:23:43    305s] *** Finished refinePlace (0:05:05 mem=954.7M) ***
[03/25 18:23:43    305s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.006, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=954.7M) ***
[03/25 18:23:43    305s] #spOpts: mergeVia=F 
[03/25 18:23:43    305s] OPERPROF: Starting SiteArrayInit at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:954.7M
[03/25 18:23:43    305s] Core basic site is core
[03/25 18:23:43    305s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:954.7M
[03/25 18:23:43    305s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:23:43    305s] SiteArray: use 600 bytes
[03/25 18:23:43    305s] SiteArray: current memory after site array memory allocatiion 954.7M
[03/25 18:23:43    305s] SiteArray: FP blocked sites are writable
[03/25 18:23:43    305s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.000, REAL:0.001, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:954.7M
[03/25 18:23:43    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/25 18:23:43    305s] Mark StBox On SiteArr starts
[03/25 18:23:43    305s] Mark StBox On SiteArr ends
[03/25 18:23:43    305s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.000, REAL:0.002, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.000, REAL:0.002, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/25 18:23:43    305s] Density distribution unevenness ratio = 0.000%
[03/25 18:23:43    305s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:954.7M
[03/25 18:23:43    305s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:954.7M
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] Starting congestion repair ...
[03/25 18:23:43    305s] User Input Parameters:
[03/25 18:23:43    305s] - Congestion Driven    : On
[03/25 18:23:43    305s] - Timing Driven        : Off
[03/25 18:23:43    305s] - Area-Violation Based : On
[03/25 18:23:43    305s] - Start Rollback Level : -5
[03/25 18:23:43    305s] - Legalized            : On
[03/25 18:23:43    305s] - Window Based         : Off
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] Starting Early Global Route congestion estimation: mem = 954.7M
[03/25 18:23:43    305s] (I)       Reading DB...
[03/25 18:23:43    305s] (I)       Read data from FE... (mem=954.7M)
[03/25 18:23:43    305s] (I)       Read nodes and places... (mem=954.7M)
[03/25 18:23:43    305s] (I)       Done Read nodes and places (cpu=0.000s, mem=954.7M)
[03/25 18:23:43    305s] (I)       Read nets... (mem=954.7M)
[03/25 18:23:43    305s] (I)       Done Read nets (cpu=0.000s, mem=954.7M)
[03/25 18:23:43    305s] (I)       Done Read data from FE (cpu=0.000s, mem=954.7M)
[03/25 18:23:43    305s] (I)       before initializing RouteDB syMemory usage = 954.7 MB
[03/25 18:23:43    305s] (I)       congestionReportName   : 
[03/25 18:23:43    305s] (I)       layerRangeFor2DCongestion : 
[03/25 18:23:43    305s] (I)       buildTerm2TermWires    : 1
[03/25 18:23:43    305s] (I)       doTrackAssignment      : 1
[03/25 18:23:43    305s] (I)       dumpBookshelfFiles     : 0
[03/25 18:23:43    305s] (I)       numThreads             : 1
[03/25 18:23:43    305s] (I)       bufferingAwareRouting  : false
[03/25 18:23:43    305s] [NR-eGR] honorMsvRouteConstraint: false
[03/25 18:23:43    305s] (I)       honorPin               : false
[03/25 18:23:43    305s] (I)       honorPinGuide          : true
[03/25 18:23:43    305s] (I)       honorPartition         : false
[03/25 18:23:43    305s] (I)       honorPartitionAllowFeedthru: false
[03/25 18:23:43    305s] (I)       allowPartitionCrossover: false
[03/25 18:23:43    305s] (I)       honorSingleEntry       : true
[03/25 18:23:43    305s] (I)       honorSingleEntryStrong : true
[03/25 18:23:43    305s] (I)       handleViaSpacingRule   : false
[03/25 18:23:43    305s] (I)       handleEolSpacingRule   : false
[03/25 18:23:43    305s] (I)       PDConstraint           : none
[03/25 18:23:43    305s] (I)       expBetterNDRHandling   : false
[03/25 18:23:43    305s] [NR-eGR] honorClockSpecNDR      : 0
[03/25 18:23:43    305s] (I)       routingEffortLevel     : 3
[03/25 18:23:43    305s] (I)       effortLevel            : standard
[03/25 18:23:43    305s] [NR-eGR] minRouteLayer          : 2
[03/25 18:23:43    305s] [NR-eGR] maxRouteLayer          : 127
[03/25 18:23:43    305s] (I)       relaxedTopLayerCeiling : 127
[03/25 18:23:43    305s] (I)       relaxedBottomLayerFloor: 2
[03/25 18:23:43    305s] (I)       numRowsPerGCell        : 1
[03/25 18:23:43    305s] (I)       speedUpLargeDesign     : 0
[03/25 18:23:43    305s] (I)       multiThreadingTA       : 1
[03/25 18:23:43    305s] (I)       optimizationMode       : false
[03/25 18:23:43    305s] (I)       routeSecondPG          : false
[03/25 18:23:43    305s] (I)       scenicRatioForLayerRelax: 0.00
[03/25 18:23:43    305s] (I)       detourLimitForLayerRelax: 0.00
[03/25 18:23:43    305s] (I)       punchThroughDistance   : 500.00
[03/25 18:23:43    305s] (I)       scenicBound            : 1.15
[03/25 18:23:43    305s] (I)       maxScenicToAvoidBlk    : 100.00
[03/25 18:23:43    305s] (I)       source-to-sink ratio   : 0.00
[03/25 18:23:43    305s] (I)       targetCongestionRatioH : 1.00
[03/25 18:23:43    305s] (I)       targetCongestionRatioV : 1.00
[03/25 18:23:43    305s] (I)       layerCongestionRatio   : 0.70
[03/25 18:23:43    305s] (I)       m1CongestionRatio      : 0.10
[03/25 18:23:43    305s] (I)       m2m3CongestionRatio    : 0.70
[03/25 18:23:43    305s] (I)       localRouteEffort       : 1.00
[03/25 18:23:43    305s] (I)       numSitesBlockedByOneVia: 8.00
[03/25 18:23:43    305s] (I)       supplyScaleFactorH     : 1.00
[03/25 18:23:43    305s] (I)       supplyScaleFactorV     : 1.00
[03/25 18:23:43    305s] (I)       highlight3DOverflowFactor: 0.00
[03/25 18:23:43    305s] (I)       routeVias              : 
[03/25 18:23:43    305s] (I)       readTROption           : true
[03/25 18:23:43    305s] (I)       extraSpacingFactor     : 1.00
[03/25 18:23:43    305s] [NR-eGR] numTracksPerClockWire  : 0
[03/25 18:23:43    305s] (I)       routeSelectedNetsOnly  : false
[03/25 18:23:43    305s] (I)       clkNetUseMaxDemand     : false
[03/25 18:23:43    305s] (I)       extraDemandForClocks   : 0
[03/25 18:23:43    305s] (I)       steinerRemoveLayers    : false
[03/25 18:23:43    305s] (I)       demoteLayerScenicScale : 1.00
[03/25 18:23:43    305s] (I)       nonpreferLayerCostScale : 100.00
[03/25 18:23:43    305s] (I)       similarTopologyRoutingFast : false
[03/25 18:23:43    305s] (I)       spanningTreeRefinement : false
[03/25 18:23:43    305s] (I)       spanningTreeRefinementAlpha : -1.00
[03/25 18:23:43    305s] (I)       starting read tracks
[03/25 18:23:43    305s] (I)       build grid graph
[03/25 18:23:43    305s] (I)       build grid graph start
[03/25 18:23:43    305s] [NR-eGR] metal1 has no routable track
[03/25 18:23:43    305s] [NR-eGR] metal2 has single uniform track structure
[03/25 18:23:43    305s] [NR-eGR] metal3 has single uniform track structure
[03/25 18:23:43    305s] [NR-eGR] metal4 has single uniform track structure
[03/25 18:23:43    305s] [NR-eGR] metal5 has single uniform track structure
[03/25 18:23:43    305s] [NR-eGR] metal6 has single uniform track structure
[03/25 18:23:43    305s] (I)       build grid graph end
[03/25 18:23:43    305s] (I)       merge level 0
[03/25 18:23:43    305s] (I)       numViaLayers=6
[03/25 18:23:43    305s] (I)       Reading via M2_M1 for layer: 0 
[03/25 18:23:43    305s] (I)       Reading via M3_M2 for layer: 1 
[03/25 18:23:43    305s] (I)       Reading via M4_M3 for layer: 2 
[03/25 18:23:43    305s] (I)       Reading via M5_M4 for layer: 3 
[03/25 18:23:43    305s] (I)       Reading via M6_M5 for layer: 4 
[03/25 18:23:43    305s] (I)       end build via table
[03/25 18:23:43    305s] [NR-eGR] Read 30 PG shapes in 0.000 seconds
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] [NR-eGR] numRoutingBlks=0 numInstBlks=13 numPGBlocks=30 numBumpBlks=0 numBoundaryFakeBlks=0
[03/25 18:23:43    305s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/25 18:23:43    305s] (I)       readDataFromPlaceDB
[03/25 18:23:43    305s] (I)       Read net information..
[03/25 18:23:43    305s] [NR-eGR] Read numTotalNets=7  numIgnoredNets=0
[03/25 18:23:43    305s] (I)       Read testcase time = 0.000 seconds
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] (I)       read default dcut vias
[03/25 18:23:43    305s] (I)       Reading via M2_M1 for layer: 0 
[03/25 18:23:43    305s] (I)       Reading via M3_M2 for layer: 1 
[03/25 18:23:43    305s] (I)       Reading via M4_M3 for layer: 2 
[03/25 18:23:43    305s] (I)       Reading via M5_M4 for layer: 3 
[03/25 18:23:43    305s] (I)       Reading via M6_M5 for layer: 4 
[03/25 18:23:43    305s] (I)       early_global_route_priority property id does not exist.
[03/25 18:23:43    305s] (I)       build grid graph start
[03/25 18:23:43    305s] (I)       build grid graph end
[03/25 18:23:43    305s] (I)       Model blockage into capacity
[03/25 18:23:43    305s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[03/25 18:23:43    305s] (I)       Modeling time = 0.000 seconds
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] (I)       Number of ignored nets = 0
[03/25 18:23:43    305s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Number of clock nets = 0.  Ignored: No
[03/25 18:23:43    305s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Number of special nets = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/25 18:23:43    305s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/25 18:23:43    305s] (I)       Before initializing earlyGlobalRoute syMemory usage = 954.7 MB
[03/25 18:23:43    305s] (I)       Ndr track 0 does not exist
[03/25 18:23:43    305s] (I)       Layer1  viaCost=200.00
[03/25 18:23:43    305s] (I)       Layer2  viaCost=100.00
[03/25 18:23:43    305s] (I)       Layer3  viaCost=100.00
[03/25 18:23:43    305s] (I)       Layer4  viaCost=100.00
[03/25 18:23:43    305s] (I)       Layer5  viaCost=100.00
[03/25 18:23:43    305s] (I)       ---------------------Grid Graph Info--------------------
[03/25 18:23:43    305s] (I)       Routing area        : (400, 0) - (100800, 80000)
[03/25 18:23:43    305s] (I)       Core area           : (30400, 30000) - (70400, 50000)
[03/25 18:23:43    305s] (I)       Site width          :   800  (dbu)
[03/25 18:23:43    305s] (I)       Row height          : 10000  (dbu)
[03/25 18:23:43    305s] (I)       GCell width         : 10000  (dbu)
[03/25 18:23:43    305s] (I)       GCell height        : 10000  (dbu)
[03/25 18:23:43    305s] (I)       Grid                :    11     8     6
[03/25 18:23:43    305s] (I)       Layer numbers       :     1     2     3     4     5     6
[03/25 18:23:43    305s] (I)       Vertical capacity   :     0 10000     0 10000     0 10000
[03/25 18:23:43    305s] (I)       Horizontal capacity :     0     0 10000     0 10000     0
[03/25 18:23:43    305s] (I)       Default wire width  :   300   300   300   300   300   500
[03/25 18:23:43    305s] (I)       Default wire space  :   300   300   300   300   300   500
[03/25 18:23:43    305s] (I)       Default wire pitch  :   600   600   600   600   600  1000
[03/25 18:23:43    305s] (I)       Default pitch size  :   600   800  1000   800  1000  1200
[03/25 18:23:43    305s] (I)       First track coord   :     0   400   500   400   500  1600
[03/25 18:23:43    305s] (I)       Num tracks per GCell: 16.67 12.50 10.00 12.50 10.00  8.33
[03/25 18:23:43    305s] (I)       Total num of tracks :     0   126    80   126    80    83
[03/25 18:23:43    305s] (I)       Num of masks        :     1     1     1     1     1     1
[03/25 18:23:43    305s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/25 18:23:43    305s] (I)       --------------------------------------------------------
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] [NR-eGR] ============ Routing rule table ============
[03/25 18:23:43    305s] [NR-eGR] Rule id: 0  Nets: 7 
[03/25 18:23:43    305s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/25 18:23:43    305s] (I)       Pitch:  L1=600  L2=800  L3=1000  L4=800  L5=1000  L6=1200
[03/25 18:23:43    305s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:23:43    305s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/25 18:23:43    305s] [NR-eGR] ========================================
[03/25 18:23:43    305s] [NR-eGR] 
[03/25 18:23:43    305s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/25 18:23:43    305s] (I)       blocked tracks on layer2 : = 393 / 1008 (38.99%)
[03/25 18:23:43    305s] (I)       blocked tracks on layer3 : = 396 / 880 (45.00%)
[03/25 18:23:43    305s] (I)       blocked tracks on layer4 : = 0 / 0 (0.00%)
[03/25 18:23:43    305s] (I)       blocked tracks on layer5 : = 0 / 0 (0.00%)
[03/25 18:23:43    305s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[03/25 18:23:43    305s] (I)       After initializing earlyGlobalRoute syMemory usage = 954.7 MB
[03/25 18:23:43    305s] (I)       Loading and dumping file time : 0.00 seconds
[03/25 18:23:43    305s] (I)       ============= Initialization =============
[03/25 18:23:43    305s] (I)       totalPins=14  totalGlobalPin=4 (28.57%)
[03/25 18:23:43    305s] (I)       total 2D Cap : 3654 = (1364 H, 2290 V)
[03/25 18:23:43    305s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 6]
[03/25 18:23:43    305s] (I)       ============  Phase 1a Route ============
[03/25 18:23:43    305s] (I)       Phase 1a runs 0.00 seconds
[03/25 18:23:43    305s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:23:43    305s] (I)       
[03/25 18:23:43    305s] (I)       ============  Phase 1b Route ============
[03/25 18:23:43    305s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:23:43    305s] (I)       
[03/25 18:23:43    305s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000000e+01um
[03/25 18:23:43    305s] (I)       ============  Phase 1c Route ============
[03/25 18:23:43    305s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:23:43    305s] (I)       
[03/25 18:23:43    305s] (I)       ============  Phase 1d Route ============
[03/25 18:23:43    305s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:23:43    305s] (I)       
[03/25 18:23:43    305s] (I)       ============  Phase 1e Route ============
[03/25 18:23:43    305s] (I)       Phase 1e runs 0.00 seconds
[03/25 18:23:43    305s] (I)       Usage: 2 = (1 H, 1 V) = (0.07% H, 0.04% V) = (1.000e+01um H, 1.000e+01um V)
[03/25 18:23:43    305s] (I)       
[03/25 18:23:43    305s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000000e+01um
[03/25 18:23:43    305s] [NR-eGR] 
[03/25 18:23:43    305s] (I)       ============  Phase 1l Route ============
[03/25 18:23:43    305s] (I)       Phase 1l runs 0.00 seconds
[03/25 18:23:43    305s] (I)       
[03/25 18:23:43    305s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/25 18:23:43    305s] [NR-eGR]                        OverCon            
[03/25 18:23:43    305s] [NR-eGR]                         #Gcell     %Gcell
[03/25 18:23:43    305s] [NR-eGR]       Layer                (0)    OverCon 
[03/25 18:23:43    305s] [NR-eGR] ----------------------------------------------
[03/25 18:23:43    305s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR] ----------------------------------------------
[03/25 18:23:43    305s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/25 18:23:43    305s] [NR-eGR] 
[03/25 18:23:43    305s] (I)       Total Global Routing Runtime: 0.00 seconds
[03/25 18:23:43    305s] (I)       total 2D Cap : 3654 = (1364 H, 2290 V)
[03/25 18:23:43    305s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/25 18:23:43    305s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/25 18:23:43    305s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 954.7M
[03/25 18:23:43    305s] [hotspot] +------------+---------------+---------------+
[03/25 18:23:43    305s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:23:43    305s] [hotspot] +------------+---------------+---------------+
[03/25 18:23:43    305s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:23:43    305s] [hotspot] +------------+---------------+---------------+
[03/25 18:23:43    305s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:23:43    305s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] === incrementalPlace Internal Loop 1 ===
[03/25 18:23:43    305s] Skipped repairing congestion.
[03/25 18:23:43    305s] Starting Early Global Route wiring: mem = 954.7M
[03/25 18:23:43    305s] (I)       ============= track Assignment ============
[03/25 18:23:43    305s] (I)       extract Global 3D Wires
[03/25 18:23:43    305s] (I)       Extract Global WL : time=0.00
[03/25 18:23:43    305s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/25 18:23:43    305s] (I)       Initialization real time=0.00 seconds
[03/25 18:23:43    305s] (I)       Run single-thread track assignment
[03/25 18:23:43    305s] (I)       Kernel real time=0.00 seconds
[03/25 18:23:43    305s] (I)       End Greedy Track Assignment
[03/25 18:23:43    305s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:23:43    305s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 14
[03/25 18:23:43    305s] [NR-eGR] metal2  (2V) length: 1.800000e+01um, number of vias: 12
[03/25 18:23:43    305s] [NR-eGR] metal3  (3H) length: 3.280000e+01um, number of vias: 0
[03/25 18:23:43    305s] [NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[03/25 18:23:43    305s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[03/25 18:23:43    305s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/25 18:23:43    305s] [NR-eGR] Total length: 5.080000e+01um, number of vias: 26
[03/25 18:23:43    305s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:23:43    305s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/25 18:23:43    305s] [NR-eGR] --------------------------------------------------------------------------
[03/25 18:23:43    305s] Early Global Route wiring runtime: 0.00 seconds, mem = 954.7M
[03/25 18:23:43    305s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/25 18:23:43    305s] *** Finishing placeDesign default flow ***
[03/25 18:23:43    305s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 948.9M **
[03/25 18:23:43    305s] 
[03/25 18:23:43    305s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:23:43    305s] Severity  ID               Count  Summary                                  
[03/25 18:23:43    305s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[03/25 18:23:43    305s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/25 18:23:43    305s] *** Message Summary: 2 warning(s), 0 error(s)
[03/25 18:23:43    305s] 
[03/25 18:24:19    309s] <CMD> setDrawView fplan
[03/25 18:24:21    310s] <CMD> setDrawView fplan
[03/25 18:24:22    310s] <CMD> setDrawView fplan
[03/25 18:24:25    310s] <CMD> setDrawView fplan
[03/25 18:24:29    310s] <CMD> setDrawView place
[03/25 18:25:25    315s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/25 18:25:25    315s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/25 18:25:25    315s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/25 18:25:25    315s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/25 18:25:25    315s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/25 18:25:25    315s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[03/25 18:25:25    315s] Running Native NanoRoute ...
[03/25 18:25:25    315s] <CMD> routeDesign -globalDetail
[03/25 18:25:25    315s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.26 (MB), peak = 771.93 (MB)
[03/25 18:25:25    315s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/25 18:25:25    315s] #No active setup or hold rc corner
[03/25 18:25:25    315s] #No active RC corner or QRC tech file is missing.
[03/25 18:25:25    315s] #**INFO: setDesignMode -flowEffort standard
[03/25 18:25:25    315s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/25 18:25:25    315s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/25 18:25:25    315s] OPERPROF: Starting checkPlace at level 1, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:948.9M
[03/25 18:25:25    315s] Core basic site is core
[03/25 18:25:25    315s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:948.9M
[03/25 18:25:25    315s] SiteArray: one-level site array dimensions = 3 x 50
[03/25 18:25:25    315s] SiteArray: use 600 bytes
[03/25 18:25:25    315s] SiteArray: current memory after site array memory allocatiion 948.9M
[03/25 18:25:25    315s] SiteArray: FP blocked sites are writable
[03/25 18:25:25    315s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.000, REAL:0.001, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.000, REAL:0.002, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.010, REAL:0.002, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:948.9M
[03/25 18:25:25    315s] Begin checking placement ... (start mem=948.9M, init mem=948.9M)
[03/25 18:25:25    315s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] *info: Placed = 8             
[03/25 18:25:25    315s] *info: Unplaced = 0           
[03/25 18:25:25    315s] Placement Density:69.00%(552/800)
[03/25 18:25:25    315s] Placement Density (including fixed std cells):69.00%(552/800)
[03/25 18:25:25    315s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.000, REAL:0.001, MEM:948.9M
[03/25 18:25:25    315s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=948.9M)
[03/25 18:25:25    315s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:948.9M
[03/25 18:25:25    315s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.009, MEM:948.9M
[03/25 18:25:25    315s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/25 18:25:25    315s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/25 18:25:25    315s] 
[03/25 18:25:25    315s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/25 18:25:25    315s] *** Changed status on (0) nets in Clock.
[03/25 18:25:25    315s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=948.9M) ***
[03/25 18:25:25    315s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[03/25 18:25:25    315s] 
[03/25 18:25:25    315s] globalDetailRoute
[03/25 18:25:25    315s] 
[03/25 18:25:25    315s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/25 18:25:25    315s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/25 18:25:25    315s] #setNanoRouteMode -routeWithSiDriven false
[03/25 18:25:25    315s] #setNanoRouteMode -routeWithTimingDriven true
[03/25 18:25:25    315s] #Start globalDetailRoute on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Generating timing data, please wait...
[03/25 18:25:25    315s] #22 total nets, 0 already routed, 0 will ignore in trialRoute
[03/25 18:25:25    315s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/25 18:25:25    315s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/25 18:25:25    315s] #Dump tif for version 2.1
[03/25 18:25:25    315s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
End AAE Lib Interpolated Model. (MEM=963.051 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:25:25    315s] Total number of fetched objects 22
[03/25 18:25:25    315s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/25 18:25:25    315s] End delay calculation. (MEM=1018.74 CPU=0:00:00.0 REAL=0:00:00.0)
[03/25 18:25:25    315s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/25 18:25:25    315s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 758.48 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #Done generating timing data.
[03/25 18:25:25    315s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[7] of net A[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[6] of net A[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[5] of net A[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[4] of net A[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[3] of net A[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[2] of net A[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[1] of net A[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A[0] of net A[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[7] of net SUM[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[6] of net SUM[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[5] of net SUM[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[4] of net SUM[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[3] of net SUM[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[2] of net SUM[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[1] of net SUM[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SUM[0] of net SUM[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/25 18:25:25    315s] ### Net info: total nets: 24
[03/25 18:25:25    315s] ### Net info: dirty nets: 0
[03/25 18:25:25    315s] ### Net info: marked as disconnected nets: 0
[03/25 18:25:25    315s] ### Net info: fully routed nets: 0
[03/25 18:25:25    315s] ### Net info: trivial (single pin) nets: 0
[03/25 18:25:25    315s] ### Net info: unrouted nets: 24
[03/25 18:25:25    315s] ### Net info: re-extraction nets: 0
[03/25 18:25:25    315s] ### Net info: ignored nets: 0
[03/25 18:25:25    315s] ### Net info: skip routing nets: 0
[03/25 18:25:25    315s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/25 18:25:25    315s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/25 18:25:25    315s] #WARNING (NRDB-976) The TRACK STEP 1.2000 for preferred direction tracks is smaller than the PITCH 1.6000 for LAYER metal6. This will cause routability problems for NanoRoute.
[03/25 18:25:25    315s] #Start reading timing information from file .timing_file_18050.tif.gz ...
[03/25 18:25:25    315s] #WARNING (NRDB-194) 
[03/25 18:25:25    315s] #No setup time constraints read in
[03/25 18:25:25    315s] #Read in timing information for 16 ports, 8 instances from timing file .timing_file_18050.tif.gz.
[03/25 18:25:25    315s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[03/25 18:25:25    315s] #RTESIG:78da85cdbd0ac23018856167afe223ed10c16abefc3471155c558aba960a310d945692f4
[03/25 18:25:25    315s] #       fe2db896767e1fcec9f2d7a50282e680acf832c66b846b858629ce0b644a1fd1d4537a9e
[03/25 18:25:25    315s] #       c936cb6ff78790021850df27eb6cd8c3186d806853f2bddbfd89e6257c9a2e5aa0ef61e8
[03/25 18:25:25    315s] #       660da252eb884b0da4f5ae2540630a539977b2d490c2b8b8a5c469fd5049be30b4f9015e
[03/25 18:25:25    315s] #       bd592d
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #RTESIG:78da85cdbd0ac23018856167afe223ed10c16abefc3471155c558aba960a310d945692f4
[03/25 18:25:25    315s] #       fe2db896767e1fcec9f2d7a50282e680acf832c66b846b858629ce0b644a1fd1d4537a9e
[03/25 18:25:25    315s] #       c936cb6ff78790021850df27eb6cd8c3186d806853f2bddbfd89e6257c9a2e5aa0ef61e8
[03/25 18:25:25    315s] #       660da252eb884b0da4f5ae2540630a539977b2d490c2b8b8a5c469fd5049be30b4f9015e
[03/25 18:25:25    315s] #       bd592d
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start routing data preparation on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] # metal1       H   Track-Pitch = 1.0000    Line-2-Via Pitch = 0.6500
[03/25 18:25:25    315s] # metal2       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.6500
[03/25 18:25:25    315s] # metal3       H   Track-Pitch = 1.0000    Line-2-Via Pitch = 0.6500
[03/25 18:25:25    315s] # metal4       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.6500
[03/25 18:25:25    315s] # metal5       H   Track-Pitch = 1.0000    Line-2-Via Pitch = 0.6500
[03/25 18:25:25    315s] # metal6       V   Track-Pitch = 1.2000    Line-2-Via Pitch = 1.0000
[03/25 18:25:25    315s] #Regenerating Ggrids automatically.
[03/25 18:25:25    315s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 1.0000.
[03/25 18:25:25    315s] #Using automatically generated G-grids.
[03/25 18:25:25    315s] #Done routing data preparation.
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.01 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #Merging special wires...
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Finished routing data preparation on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Cpu time = 00:00:00
[03/25 18:25:25    315s] #Elapsed time = 00:00:00
[03/25 18:25:25    315s] #Increased memory = 3.80 (MB)
[03/25 18:25:25    315s] #Total memory = 760.01 (MB)
[03/25 18:25:25    315s] #Peak memory = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start global routing on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Number of eco nets is 0
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start global routing data preparation on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start routing resource analysis on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Routing resource analysis is done on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #  Resource Analysis:
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/25 18:25:25    315s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/25 18:25:25    315s] #  --------------------------------------------------------------
[03/25 18:25:25    315s] #  metal1         H          80           0          35     5.71%
[03/25 18:25:25    315s] #  metal2         V          79          47          35    11.43%
[03/25 18:25:25    315s] #  metal3         H          42          38          35     0.00%
[03/25 18:25:25    315s] #  metal4         V         126           0          35     0.00%
[03/25 18:25:25    315s] #  metal5         H          80           0          35     0.00%
[03/25 18:25:25    315s] #  metal6         V          83           0          35     0.00%
[03/25 18:25:25    315s] #  --------------------------------------------------------------
[03/25 18:25:25    315s] #  Total                    490      14.13%         210     2.86%
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Global routing data preparation is done on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.06 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.06 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #start global routing iteration 1...
[03/25 18:25:25    315s] #Initial_route: 0.00015
[03/25 18:25:25    315s] #Reroute: 0.00007
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.21 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #start global routing iteration 2...
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.21 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Total number of trivial nets (e.g. < 2 pins) = 17 (skipped).
[03/25 18:25:25    315s] #Total number of routable nets = 7.
[03/25 18:25:25    315s] #Total number of nets in the design = 24.
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #7 routable nets have only global wires.
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Routed nets constraints summary:
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #        Rules   Unconstrained  
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #      Default               7  
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #        Total               7  
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Routing constraints summary of the whole design:
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #        Rules   Unconstrained  
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #      Default               7  
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #        Total               7  
[03/25 18:25:25    315s] #-----------------------------
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #                 OverCon          
[03/25 18:25:25    315s] #                  #Gcell    %Gcell
[03/25 18:25:25    315s] #     Layer           (1)   OverCon
[03/25 18:25:25    315s] #  --------------------------------
[03/25 18:25:25    315s] #  metal1        0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #  metal2        0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #  metal3        0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #  metal4        0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #  metal5        0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #  metal6        0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #  --------------------------------
[03/25 18:25:25    315s] #     Total      0(0.00%)   (0.00%)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/25 18:25:25    315s] #  Overflow after GR: 0.00% H + 0.00% V
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] [hotspot] |            |   max hotspot | total hotspot |
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] [hotspot] | normalized |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:25:25    315s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:25:25    315s] #Hotspot report including placement blocked areas
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] [hotspot] |   metal1(H)   |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] |   metal2(V)   |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] |   metal3(H)   |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] |   metal4(V)   |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] |   metal5(H)   |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] |   metal6(V)   |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] [hotspot] |   worst    |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] [hotspot] | all layers |          0.00 |          0.00 |
[03/25 18:25:25    315s] [hotspot] +------------+---------------+---------------+
[03/25 18:25:25    315s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/25 18:25:25    315s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/25 18:25:25    315s] #Complete Global Routing.
[03/25 18:25:25    315s] #Total wire length = 30 um.
[03/25 18:25:25    315s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal1 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal2 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal3 = 30 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:25:25    315s] #Total number of vias = 11
[03/25 18:25:25    315s] #Up-Via Summary (total 11):
[03/25 18:25:25    315s] #           
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] # metal1              7
[03/25 18:25:25    315s] # metal2              4
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] #                    11 
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Max overcon = 0 track.
[03/25 18:25:25    315s] #Total overcon = 0.00%.
[03/25 18:25:25    315s] #Worst layer Gcell overcon rate = 0.00%.
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Global routing statistics:
[03/25 18:25:25    315s] #Cpu time = 00:00:00
[03/25 18:25:25    315s] #Elapsed time = 00:00:00
[03/25 18:25:25    315s] #Increased memory = 1.09 (MB)
[03/25 18:25:25    315s] #Total memory = 761.10 (MB)
[03/25 18:25:25    315s] #Peak memory = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Finished global routing on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.72 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #Start Track Assignment.
[03/25 18:25:25    315s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/25 18:25:25    315s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/25 18:25:25    315s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Track assignment summary:
[03/25 18:25:25    315s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/25 18:25:25    315s] #------------------------------------------------------------------------
[03/25 18:25:25    315s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:25:25    315s] # metal2         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:25:25    315s] # metal3        30.60 	  0.00%  	  0.00% 	  0.00%
[03/25 18:25:25    315s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:25:25    315s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:25:25    315s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/25 18:25:25    315s] #------------------------------------------------------------------------
[03/25 18:25:25    315s] # All          30.60  	  0.00% 	  0.00% 	  0.00%
[03/25 18:25:25    315s] #Complete Track Assignment.
[03/25 18:25:25    315s] #Total wire length = 48 um.
[03/25 18:25:25    315s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal1 = 9 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal2 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal3 = 39 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:25:25    315s] #Total number of vias = 11
[03/25 18:25:25    315s] #Up-Via Summary (total 11):
[03/25 18:25:25    315s] #           
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] # metal1              7
[03/25 18:25:25    315s] # metal2              4
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] #                    11 
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 761.17 (MB), peak = 773.63 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/25 18:25:25    315s] #Cpu time = 00:00:00
[03/25 18:25:25    315s] #Elapsed time = 00:00:00
[03/25 18:25:25    315s] #Increased memory = 5.13 (MB)
[03/25 18:25:25    315s] #Total memory = 761.34 (MB)
[03/25 18:25:25    315s] #Peak memory = 773.63 (MB)
[03/25 18:25:25    315s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start Detail Routing..
[03/25 18:25:25    315s] #start initial detail routing ...
[03/25 18:25:25    315s] #   number of violations = 0
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.72 (MB), peak = 774.92 (MB)
[03/25 18:25:25    315s] #Complete Detail Routing.
[03/25 18:25:25    315s] #Total wire length = 43 um.
[03/25 18:25:25    315s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal1 = 12 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal2 = 13 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal3 = 19 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:25:25    315s] #Total number of vias = 14
[03/25 18:25:25    315s] #Up-Via Summary (total 14):
[03/25 18:25:25    315s] #           
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] # metal1              6
[03/25 18:25:25    315s] # metal2              8
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] #                    14 
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Total number of DRC violations = 0
[03/25 18:25:25    315s] #Cpu time = 00:00:00
[03/25 18:25:25    315s] #Elapsed time = 00:00:00
[03/25 18:25:25    315s] #Increased memory = 0.31 (MB)
[03/25 18:25:25    315s] #Total memory = 761.64 (MB)
[03/25 18:25:25    315s] #Peak memory = 775.34 (MB)
[03/25 18:25:25    315s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start Post Route wire spreading..
[03/25 18:25:25    315s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start DRC checking..
[03/25 18:25:25    315s] #   number of violations = 0
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.63 (MB), peak = 775.34 (MB)
[03/25 18:25:25    315s] #CELL_VIEW cruisecontrol_DW01_inc_0,init has no DRC violation.
[03/25 18:25:25    315s] #Total number of DRC violations = 0
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start data preparation for wire spreading...
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Data preparation is done on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start Post Route Wire Spread.
[03/25 18:25:25    315s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/25 18:25:25    315s] #Complete Post Route Wire Spread.
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Total wire length = 43 um.
[03/25 18:25:25    315s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal1 = 12 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal2 = 13 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal3 = 19 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:25:25    315s] #Total number of vias = 14
[03/25 18:25:25    315s] #Up-Via Summary (total 14):
[03/25 18:25:25    315s] #           
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] # metal1              6
[03/25 18:25:25    315s] # metal2              8
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] #                    14 
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] ### max drc and si pitch = 1750 (  1.7500 um) MT-safe pitch = 1000 (  1.0000 um) patch pitch = 3500 (  3.5000 um)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #Start DRC checking..
[03/25 18:25:25    315s] #   number of violations = 0
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 769.26 (MB), peak = 775.34 (MB)
[03/25 18:25:25    315s] #CELL_VIEW cruisecontrol_DW01_inc_0,init has no DRC violation.
[03/25 18:25:25    315s] #Total number of DRC violations = 0
[03/25 18:25:25    315s] #   number of violations = 0
[03/25 18:25:25    315s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 763.06 (MB), peak = 775.34 (MB)
[03/25 18:25:25    315s] #CELL_VIEW cruisecontrol_DW01_inc_0,init has no DRC violation.
[03/25 18:25:25    315s] #Total number of DRC violations = 0
[03/25 18:25:25    315s] #Post Route wire spread is done.
[03/25 18:25:25    315s] #Total wire length = 43 um.
[03/25 18:25:25    315s] #Total half perimeter of net bounding box = 119 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal1 = 12 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal2 = 13 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal3 = 19 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal4 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal5 = 0 um.
[03/25 18:25:25    315s] #Total wire length on LAYER metal6 = 0 um.
[03/25 18:25:25    315s] #Total number of vias = 14
[03/25 18:25:25    315s] #Up-Via Summary (total 14):
[03/25 18:25:25    315s] #           
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] # metal1              6
[03/25 18:25:25    315s] # metal2              8
[03/25 18:25:25    315s] #-----------------------
[03/25 18:25:25    315s] #                    14 
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #detailRoute Statistics:
[03/25 18:25:25    315s] #Cpu time = 00:00:00
[03/25 18:25:25    315s] #Elapsed time = 00:00:00
[03/25 18:25:25    315s] #Increased memory = 0.38 (MB)
[03/25 18:25:25    315s] #Total memory = 761.71 (MB)
[03/25 18:25:25    315s] #Peak memory = 775.34 (MB)
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #globalDetailRoute statistics:
[03/25 18:25:25    315s] #Cpu time = 00:00:00
[03/25 18:25:25    315s] #Elapsed time = 00:00:00
[03/25 18:25:25    315s] #Increased memory = 5.45 (MB)
[03/25 18:25:25    315s] #Total memory = 760.71 (MB)
[03/25 18:25:25    315s] #Peak memory = 775.34 (MB)
[03/25 18:25:25    315s] #Number of warnings = 21
[03/25 18:25:25    315s] #Total number of warnings = 66
[03/25 18:25:25    315s] #Number of fails = 0
[03/25 18:25:25    315s] #Total number of fails = 0
[03/25 18:25:25    315s] #Complete globalDetailRoute on Sat Mar 25 18:25:25 2023
[03/25 18:25:25    315s] #
[03/25 18:25:25    315s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.15 (MB), peak = 775.34 (MB)
[03/25 18:25:25    315s] 
[03/25 18:25:25    315s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:25:25    315s] Severity  ID               Count  Summary                                  
[03/25 18:25:25    315s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[03/25 18:25:25    315s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/25 18:25:25    315s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/25 18:25:25    315s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/25 18:25:25    315s] ERROR     IMPDC-634            2  Failed to build the timing graph since t...
[03/25 18:25:25    315s] *** Message Summary: 4 warning(s), 2 error(s)
[03/25 18:25:25    315s] 
[03/25 18:25:25    315s] ### 
[03/25 18:25:25    315s] ###   Scalability Statistics
[03/25 18:25:25    315s] ### 
[03/25 18:25:25    315s] ### --------------------------------+----------------+----------------+----------------+
[03/25 18:25:25    315s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/25 18:25:25    315s] ### --------------------------------+----------------+----------------+----------------+
[03/25 18:25:25    315s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/25 18:25:25    315s] ###   Entire Command                |        00:00:00|        00:00:00|             0.9|
[03/25 18:25:25    315s] ### --------------------------------+----------------+----------------+----------------+
[03/25 18:25:25    315s] ### 
[03/25 18:28:09    336s] <CMD> win off
[03/25 18:29:16    347s] ambiguous command name "export": exportNdr exportPowerSwitch export_ccopt_property exportndr exportpowerswitch
[03/25 18:29:27    349s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Mar 25 18:29:27 2023
  Total CPU time:     0:05:49
  Total real time:    0:39:32
  Peak memory (main): 760.68MB

[03/25 18:29:27    349s] 
[03/25 18:29:27    349s] *** Memory Usage v#1 (Current mem = 962.328M, initial mem = 251.492M) ***
[03/25 18:29:27    349s] 
[03/25 18:29:27    349s] *** Summary of all messages that are not suppressed in this session:
[03/25 18:29:27    349s] Severity  ID               Count  Summary                                  
[03/25 18:29:27    349s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/25 18:29:27    349s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[03/25 18:29:27    349s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[03/25 18:29:27    349s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[03/25 18:29:27    349s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[03/25 18:29:27    349s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[03/25 18:29:27    349s] WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
[03/25 18:29:27    349s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[03/25 18:29:27    349s] ERROR     IMPDC-634            4  Failed to build the timing graph since t...
[03/25 18:29:27    349s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[03/25 18:29:27    349s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[03/25 18:29:27    349s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[03/25 18:29:27    349s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/25 18:29:27    349s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/25 18:29:27    349s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[03/25 18:29:27    349s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[03/25 18:29:27    349s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[03/25 18:29:27    349s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/25 18:29:27    349s] WARNING   IMPOPT-3467          1  The delay cells were automatically ident...
[03/25 18:29:27    349s] WARNING   IMPOPT-3466          1  The inverter cells were automatically id...
[03/25 18:29:27    349s] WARNING   IMPOPT-3465          1  The buffer cells were automatically iden...
[03/25 18:29:27    349s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/25 18:29:27    349s] *** Message Summary: 41 warning(s), 4 error(s)
[03/25 18:29:27    349s] 
[03/25 18:29:27    349s] --- Ending "Innovus" (totcpu=0:05:49, real=0:39:31, mem=962.3M) ---
