Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,29
design__inferred_latch__count,0
design__instance__count,8095
design__instance__area,59438.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,12
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0004803052288480103
power__switching__total,0.0001681594440015033
power__leakage__total,6.290191123525801e-08
power__total,0.0006485275807790458
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.518152
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.518152
timing__hold__ws__corner:nom_tt_025C_1v80,0.315638
timing__setup__ws__corner:nom_tt_025C_1v80,2.132367
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315638
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.132367
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,40
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,12
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.958991
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.958991
timing__hold__ws__corner:nom_ss_100C_1v60,0.848443
timing__setup__ws__corner:nom_ss_100C_1v60,-15.491351
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-831.146362
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-15.491351
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.848443
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,72
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-15.491351
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,72
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,12
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.3476
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3476
timing__hold__ws__corner:nom_ff_n40C_1v95,0.114089
timing__setup__ws__corner:nom_ff_n40C_1v95,9.261869
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114089
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.261869
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,56
design__max_fanout_violation__count,12
design__max_cap_violation__count,0
clock__skew__worst_hold,0.978882
clock__skew__worst_setup,0.338067
timing__hold__ws,0.111622
timing__setup__ws,-16.213442
timing__hold__tns,0.0
timing__setup__tns,-876.402954
timing__hold__wns,0.0
timing__setup__wns,-16.213442
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111622
timing__hold_r2r_vio__count,0
timing__setup_vio__count,216
timing__setup_r2r__ws,-16.213442
timing__setup_r2r_vio__count,216
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,8095
design__instance__area__stdcell,59438.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.819108
design__instance__utilization__stdcell,0.819108
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,140003
design__violations,0
design__instance__count__setup_buffer,54
design__instance__count__hold_buffer,73
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,7077
route__net__special,2
route__drc_errors__iter:1,4494
route__wirelength__iter:1,155232
route__drc_errors__iter:2,2406
route__wirelength__iter:2,153396
route__drc_errors__iter:3,2408
route__wirelength__iter:3,153125
route__drc_errors__iter:4,371
route__wirelength__iter:4,152863
route__drc_errors__iter:5,32
route__wirelength__iter:5,152852
route__drc_errors__iter:6,0
route__wirelength__iter:6,152861
route__drc_errors,0
route__wirelength,152861
route__vias,48664
route__vias__singlecut,48664
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,475.29
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,12
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.505349
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.505349
timing__hold__ws__corner:min_tt_025C_1v80,0.312177
timing__setup__ws__corner:min_tt_025C_1v80,2.510882
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312177
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.510882
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,22
design__max_fanout_violation__count__corner:min_ss_100C_1v60,12
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.938015
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.938015
timing__hold__ws__corner:min_ss_100C_1v60,0.844855
timing__setup__ws__corner:min_ss_100C_1v60,-14.744059
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-784.133057
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-14.744059
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.844855
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,71
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-14.744059
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,71
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,12
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.338067
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.338067
timing__hold__ws__corner:min_ff_n40C_1v95,0.111622
timing__setup__ws__corner:min_ff_n40C_1v95,9.506196
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111622
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.506196
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,12
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.532558
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.532558
timing__hold__ws__corner:max_tt_025C_1v80,0.318742
timing__setup__ws__corner:max_tt_025C_1v80,1.761132
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318742
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.761132
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,56
design__max_fanout_violation__count__corner:max_ss_100C_1v60,12
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.978882
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.978882
timing__hold__ws__corner:max_ss_100C_1v60,0.852229
timing__setup__ws__corner:max_ss_100C_1v60,-16.213442
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-876.402954
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-16.213442
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.852229
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,73
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-16.213442
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,73
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,12
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.359351
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.359351
timing__hold__ws__corner:max_ff_n40C_1v95,0.116384
timing__setup__ws__corner:max_ff_n40C_1v95,9.013045
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116384
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.013045
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000535555
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000778705
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000296205
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000778705
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000022199999999999999207166319348250027587710064835846424102783203125
ir__drop__worst,0.000053600000000000001809663530139005160890519618988037109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
