# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SingleFileSimEnvironment.srcs/sources_1/new/PARALLEL_SERIES_CONVERTER.vhd" \

# Do not sort compile order
nosort
