5 c 0 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm4.vcd -o fsm4.cdd -y lib -v fsm4.v -F main=state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm4.v 1 64 1
2 1 15 110013 0 1 1000 0 0 1 9 clk
2 2 15 9000f 0 2a 1000 0 0 1 26 2
2 3 15 90013 0 27 1002 1 2 1 26 2
2 4 16 6000a 0 1 1000 0 0 1 9 reset
2 5 16 2000c 0 39 2 4 0
2 6 20 5000e 0 32 1000 0 0 16 9 STATE_IDLE
2 7 19 9000d 0 1 1002 0 0 16 9 state
2 8 20 0 0 2d 1002 6 7 1 26 2
2 9 21 5000e 0 32 1000 0 0 16 9 STATE_HEAD
2 10 21 0 0 2d 1002 9 7 1 26 2
2 11 22 5000e 0 32 1000 0 0 16 9 STATE_DATA
2 12 22 0 0 2d 1002 11 7 1 26 2
2 13 23 5000e 0 32 1000 0 0 16 9 STATE_TAIL
2 14 23 0 0 2d 1002 13 7 1 26 2
2 15 23 390042 0 32 1000 0 0 16 9 STATE_IDLE
2 16 23 2c0035 0 32 1000 0 0 16 9 STATE_HEAD
2 17 23 1b0035 0 1a 1000 15 16 16 26 aa aa aa aa
2 18 23 240027 0 1 1000 0 0 1 9 head
2 19 23 1c0020 0 1 1000 0 0 1 9 valid
2 20 23 1c0027 0 8 1000 18 19 1 26 2
2 21 23 1b0042 0 19 1000 17 20 16 26 aa aa aa aa
2 22 23 120016 0 1 1400 0 0 16 9 state
2 23 23 120042 0 38 2 21 22
2 24 22 390042 0 32 1000 0 0 16 9 STATE_DATA
2 25 22 2c0035 0 32 1000 0 0 16 9 STATE_TAIL
2 26 22 1b0035 0 1a 1000 24 25 16 26 aa aa aa aa
2 27 22 240027 0 1 1000 0 0 1 9 tail
2 28 22 1c0020 0 1 1000 0 0 1 9 valid
2 29 22 1c0027 0 8 1000 27 28 1 26 2
2 30 22 1b0042 0 19 1000 26 29 16 26 aa aa aa aa
2 31 22 120016 0 1 1400 0 0 16 9 state
2 32 22 120042 0 38 2 30 31
2 33 21 390042 0 32 1000 0 0 16 9 STATE_DATA
2 34 21 2c0035 0 32 1000 0 0 16 9 STATE_TAIL
2 35 21 1b0035 0 1a 1000 33 34 16 26 aa aa aa aa
2 36 21 240027 0 1 1000 0 0 1 9 tail
2 37 21 1c0020 0 1 1000 0 0 1 9 valid
2 38 21 1c0027 0 8 1000 36 37 1 26 2
2 39 21 1b0042 0 19 1000 35 38 16 26 aa aa aa aa
2 40 21 120016 0 1 1400 0 0 16 9 state
2 41 21 120042 0 38 2 39 40
2 42 20 390042 0 32 1000 0 0 16 9 STATE_IDLE
2 43 20 2c0035 0 32 1000 0 0 16 9 STATE_HEAD
2 44 20 1b0035 0 1a 1000 42 43 16 26 aa aa aa aa
2 45 20 240027 0 1 1000 0 0 1 9 head
2 46 20 1c0020 0 1 1000 0 0 1 9 valid
2 47 20 1c0027 0 8 1000 45 46 1 26 2
2 48 20 1b0042 0 19 1000 44 47 16 26 aa aa aa aa
2 49 20 120016 0 1 1400 0 0 16 9 state
2 50 20 120042 0 38 2 48 49
2 51 17 d0016 0 32 1000 0 0 16 9 STATE_IDLE
2 52 17 40008 0 1 1400 0 0 16 9 state
2 53 17 40016 0 38 2 51 52
2 54 59 8000c 0 3d 5002 0 0 1 26 2 $u1
2 55 0 0 0 1 1002 0 0 16 9 state
1 STATE_IDLE 0 80000 1 0 31 0 16 21 1 0 0 0
1 STATE_HEAD 0 80000 1 0 31 0 16 21 0 1 0 0
1 STATE_DATA 0 80000 1 0 31 0 16 21 0 0 1 0
1 STATE_TAIL 0 80000 1 0 31 0 16 21 0 0 0 1
1 clk 8 83000c 1 0 0 0 1 25 2
1 reset 9 3000c 1 0 0 0 1 25 2
1 head 10 3000c 1 0 0 0 1 25 2
1 tail 11 3000c 1 0 0 0 1 25 2
1 valid 12 3000c 1 0 0 0 1 25 2
1 state 13 3000c 1 0 15 0 16 25 aa aa aa aa
4 55 f 55 55
4 23 6 3 3
4 14 4 23 3
4 32 6 3 3
4 12 0 32 14
4 41 6 3 3
4 10 0 41 12
4 50 6 3 3
4 8 0 50 10
4 53 6 3 3
4 5 0 53 8
4 3 1 5 0
4 54 1 0 0
6 55 55 1 10,10,,,,
3 1 main.$u0 "main.$u0" fsm4.v 0 57 1
3 1 main.$u1 "main.$u1" fsm4.v 0 62 1
2 56 60 7000a 0 0 21000 0 0 1 16 0
2 57 60 10003 0 1 1400 0 0 1 9 clk
2 58 60 1000a 0 37 2 56 57
2 59 61 120012 0 0 1000 0 0 32 52 4 0 0 0 0 0 0 0
2 60 61 100013 0 2c 1002 59 0 32 26 aa aa aa aa aa aa aa aa
2 61 61 1c001e 0 1 1000 0 0 1 9 clk
2 62 61 1b001b 0 1b 1000 61 0 1 26 2
2 63 61 150017 0 1 1400 0 0 1 9 clk
2 64 61 15001e 0 37 2 62 63
4 64 6 60 60
4 60 0 64 0
4 58 11 60 60
