v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 910 -1830 2100 -1020 {flags=graph
y1=-0.5
y2=3.5
ypos1=-0.5
ypos2=3.5
divy=5
subdivy=1
unity=1
x1=1.2656601e-06
x2=1.4470184e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="gaten
gatep
vb1
vb2
fout
foutb"
color="4 5 6 7 8 9"
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/RVCO_0812.raw
autoload=1
hilight_wave=-1
digital=0
legend=1
rainbow=0
sim_type=tran}
N 980 -590 1130 -590 {lab=osci}
N 1190 -770 1190 -740 {lab=vss}
N 1190 -660 1190 -630 {lab=vdd}
N 1190 -550 1190 -520 {lab=vss}
N 1190 -440 1190 -410 {lab=vdd}
N 1090 -450 1150 -450 {lab=vlow}
N 1090 -730 1150 -730 {lab=vhigh}
N 1390 -690 1390 -620 {lab=#net1}
N 1390 -620 1430 -620 {lab=#net1}
N 1390 -560 1430 -560 {lab=#net2}
N 1470 -690 1470 -650 {lab=vdd}
N 1470 -530 1470 -490 {lab=vss}
N 1510 -620 1550 -620 {lab=q}
N 1510 -560 1550 -560 {lab=qb}
N 820 -1100 820 -1070 {lab=vdd}
N 820 -920 820 -900 {lab=GND}
N 820 -1010 820 -980 {lab=vss}
N 1030 -590 1030 -530 {lab=osci}
N 1130 -670 1130 -590 {lab=osci}
N 1130 -670 1150 -670 {lab=osci}
N 1130 -590 1130 -510 {lab=osci}
N 1130 -510 1150 -510 {lab=osci}
N 1390 -700 1390 -690 {lab=#net1}
N 1290 -700 1390 -700 {lab=#net1}
N 1390 -560 1390 -480 {lab=#net2}
N 1290 -480 1390 -480 {lab=#net2}
N 1210 -1000 1210 -970 {lab=vdd}
N 1210 -910 1210 -880 {lab=irefn}
N 1290 -1000 1290 -970 {lab=irefp}
N 1290 -910 1290 -880 {lab=vss}
N 1250 -680 1250 -650 {lab=irefn}
N 1250 -460 1250 -430 {lab=irefp}
N 490 -1010 540 -1010 {lab=q}
N 700 -1010 750 -1010 {lab=qnot}
N 590 -950 590 -920 {lab=vss}
N 590 -1100 590 -1070 {lab=vdd}
N 1320 -290 1320 -250 {lab=vlow}
N 1320 -390 1320 -350 {lab=vdd}
N 1320 -190 1320 -170 {lab=GND}
N 1320 -270 1360 -270 {lab=vlow}
N 1440 -290 1440 -250 {lab=vhigh}
N 1440 -390 1440 -350 {lab=vdd}
N 1440 -190 1440 -170 {lab=GND}
N 1440 -270 1480 -270 {lab=vhigh}
N 1690 -770 1710 -770 {lab=#net3}
N 1640 -750 1640 -690 {lab=vss}
N 1640 -690 1760 -690 {lab=vss}
N 1760 -710 1760 -690 {lab=vss}
N 1640 -850 1640 -790 {lab=vdd}
N 1640 -850 1760 -850 {lab=vdd}
N 1760 -850 1760 -830 {lab=vdd}
N 1870 -770 1900 -770 {lab=fout}
N 1560 -770 1590 -770 {lab=q}
N 1690 -410 1710 -410 {lab=#net4}
N 1640 -390 1640 -330 {lab=vss}
N 1640 -330 1760 -330 {lab=vss}
N 1760 -350 1760 -330 {lab=vss}
N 1640 -490 1640 -430 {lab=vdd}
N 1640 -490 1760 -490 {lab=vdd}
N 1760 -490 1760 -470 {lab=vdd}
N 1870 -410 1900 -410 {lab=foutb}
N 1560 -410 1590 -410 {lab=qb}
N 200 -400 300 -400 {lab=gaten}
N 340 -370 340 -340 {lab=vss}
N 340 -340 700 -340 {lab=vss}
N 700 -370 700 -340 {lab=vss}
N 520 -370 520 -340 {lab=vss}
N 520 -400 530 -400 {lab=vss}
N 530 -400 530 -340 {lab=vss}
N 340 -400 350 -400 {lab=vss}
N 350 -400 350 -340 {lab=vss}
N 700 -400 710 -400 {lab=vss}
N 710 -400 710 -340 {lab=vss}
N 700 -340 710 -340 {lab=vss}
N 340 -490 340 -430 {lab=#net5}
N 520 -490 520 -430 {lab=#net6}
N 340 -520 350 -520 {lab=vss}
N 520 -520 530 -520 {lab=vss}
N 700 -490 710 -490 {lab=vss}
N 280 -440 280 -400 {lab=gaten}
N 280 -440 640 -440 {lab=gaten}
N 640 -440 640 -400 {lab=gaten}
N 640 -400 660 -400 {lab=gaten}
N 460 -400 480 -400 {lab=gaten}
N 460 -440 460 -400 {lab=gaten}
N 520 -630 520 -550 {lab=gatep}
N 560 -780 660 -780 {lab=gatep}
N 500 -780 520 -780 {lab=vdd}
N 500 -840 500 -780 {lab=vdd}
N 500 -840 720 -840 {lab=vdd}
N 720 -840 720 -780 {lab=vdd}
N 700 -780 720 -780 {lab=vdd}
N 700 -840 700 -810 {lab=vdd}
N 520 -840 520 -810 {lab=vdd}
N 510 -690 520 -690 {lab=vdd}
N 700 -690 710 -690 {lab=vdd}
N 600 -780 600 -620 {lab=gatep}
N 520 -620 600 -620 {lab=gatep}
N 340 -630 340 -550 {lab=vmir}
N 340 -840 340 -690 {lab=vdd}
N 340 -840 500 -840 {lab=vdd}
N 300 -560 300 -520 {lab=vb1}
N 480 -560 480 -520 {lab=vb1}
N 40 -420 80 -420 {lab=vmir}
N 40 -600 40 -420 {lab=vmir}
N 40 -600 340 -600 {lab=vmir}
N 80 -480 80 -460 {lab=vdd}
N 80 -340 80 -320 {lab=vss}
N 40 -380 80 -380 {lab=vin}
N 830 -340 970 -340 {lab=vss}
N 970 -400 970 -340 {lab=vss}
N 960 -400 970 -400 {lab=vss}
N 960 -370 960 -340 {lab=vss}
N 640 -440 780 -440 {lab=gaten}
N 900 -440 920 -440 {lab=gaten}
N 960 -750 960 -430 {lab=vb2}
N 960 -840 960 -810 {lab=vdd}
N 840 -840 960 -840 {lab=vdd}
N 940 -780 960 -780 {lab=vdd}
N 940 -840 940 -780 {lab=vdd}
N 1000 -780 1020 -780 {lab=vb2}
N 1020 -780 1020 -720 {lab=vb2}
N 960 -720 1020 -720 {lab=vb2}
N 720 -840 840 -840 {lab=vdd}
N 820 -840 820 -810 {lab=vdd}
N 820 -780 840 -780 {lab=vdd}
N 840 -840 840 -780 {lab=vdd}
N 820 -750 820 -430 {lab=vb1}
N 710 -340 830 -340 {lab=vss}
N 820 -370 820 -340 {lab=vss}
N 820 -400 830 -400 {lab=vss}
N 830 -400 830 -340 {lab=vss}
N 780 -440 900 -440 {lab=gaten}
N 920 -440 920 -400 {lab=gaten}
N 760 -400 780 -400 {lab=vb1}
N 760 -460 760 -400 {lab=vb1}
N 760 -460 820 -460 {lab=vb1}
N 640 -780 640 -740 {lab=gatep}
N 640 -740 780 -740 {lab=gatep}
N 780 -780 780 -740 {lab=gatep}
N 700 -460 700 -430 {lab=#net7}
N 300 -560 480 -560 {lab=vb1}
N 700 -600 700 -580 {lab=osci}
N 700 -590 760 -590 {lab=osci}
N 690 -630 700 -630 {lab=vdd}
N 690 -550 700 -550 {lab=vss}
N 520 -660 520 -630 {lab=gatep}
N 520 -750 520 -720 {lab=#net8}
N 560 -690 660 -690 {lab=vb2}
N 700 -750 700 -720 {lab=#net9}
N 480 -560 620 -560 {lab=vb1}
N 620 -560 620 -490 {lab=vb1}
N 620 -490 660 -490 {lab=vb1}
N 740 -630 760 -630 {lab=qnot}
N 740 -550 760 -550 {lab=qb}
N 160 -710 160 -690 {lab=GND}
N 160 -800 160 -770 {lab=vin}
N 230 -800 230 -770 {lab=iref}
N 230 -710 230 -690 {lab=GND}
N 140 -370 140 -340 {lab=iref}
N 230 -450 230 -400 {lab=gaten}
N 760 -590 980 -590 {lab=osci}
N 250 -340 340 -340 {lab=vss}
N 760 -240 830 -240 {lab=vss}
N 830 -240 860 -240 {lab=vss}
N 860 -340 860 -240 {lab=vss}
N 960 -850 1050 -850 {lab=vdd}
N 960 -850 960 -830 {lab=vdd}
N 1050 -790 1050 -760 {lab=vb2}
N 1020 -760 1050 -760 {lab=vb2}
C {lab_wire.sym} 1190 -640 2 0 {name=p4 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1190 -420 2 0 {name=p5 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1190 -540 0 1 {name=p6 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1190 -760 0 1 {name=p7 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1100 -450 0 0 {name=p8 sig_type=std_logic lab=vlow}
C {lab_wire.sym} 1100 -730 0 0 {name=p9 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1470 -680 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1470 -500 2 1 {name=p13 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1540 -620 0 1 {name=p14 sig_type=std_logic lab=q}
C {lab_wire.sym} 1540 -560 0 1 {name=p15 sig_type=std_logic lab=qb}
C {vsource.sym} 820 -1040 0 0 {name=V1 value=\{VDD\} savecurrent=false}
C {vsource.sym} 820 -950 0 0 {name=V2 value=0 savecurrent=false}
C {gnd.sym} 820 -900 0 0 {name=l4 lab=GND}
C {lab_wire.sym} 820 -1090 0 0 {name=p18 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 820 -1000 0 0 {name=p19 sig_type=std_logic lab=vss}
C {parax_cap.sym} 1030 -520 0 0 {name=C1 gnd=0 value=1p m=1}
C {devices/code_shown.sym} 1970 -720 0 0 {name=Simulation only_toplevel=false value="
* .param par_vth=0 par_k=0 par_l=0 par_w=0 par_leff=0 par_weff=0 p_sqrtarea=0 var_k=0 var_vth=0
.param VDD = 3.3 Vtune = \{VDD/2\} 
.control
save all

**OP
**show all > op.log
**show all

** Source settings
**alter @V5[PULSE] = [ 1.64 1.66 20n 0.1n 0.1n 19.98n 40n 0 ]
**alter @V4[PULSE] = [ 1.66 1.64 20n 0.1n 0.1n 19.98n 40n 0 ]
**alter @V3[PULSE] = [ 0 3.3 10n 0.01n 0.01n 9.98n 20n 0 ]
**alter @V4[PULSE] = [ 0 3.3 50u 0.1u 0.1u 49.8u 100u 0 ]
alter @V1[PULSE] = [ 0 3.3 5n 1n 1n 49.998u 100u 0 ]

** Simulation settings

tran .1n 10u

write RVCO_0812.raw
.endc
"}
C {lab_wire.sym} 1090 -590 0 0 {name=p10 sig_type=std_logic lab=osci}
C {isource.sym} 1210 -940 0 0 {name=I1 value=200u}
C {isource.sym} 1290 -940 0 0 {name=I2 value=200u}
C {lab_wire.sym} 1210 -990 0 0 {name=p11 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1210 -890 2 1 {name=p20 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1250 -660 2 0 {name=p23 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1290 -990 0 0 {name=p24 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 1290 -890 2 1 {name=p25 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1250 -440 2 0 {name=p26 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 750 -630 0 1 {name=p31 sig_type=std_logic lab=qnot}
C {lab_wire.sym} 750 -550 0 1 {name=p32 sig_type=std_logic lab=qb}
C {lab_wire.sym} 590 -1090 0 0 {name=p1 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 590 -930 2 1 {name=p2 sig_type=std_logic lab=vss}
C {lab_wire.sym} 500 -1010 0 0 {name=p3 sig_type=std_logic lab=q}
C {lab_wire.sym} 740 -1010 0 0 {name=p16 sig_type=std_logic lab=qnot}
C {res.sym} 1320 -220 0 0 {name=R1
value=8k
footprint=1206
device=resistor
m=1}
C {res.sym} 1320 -320 0 0 {name=R2
value=25k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1320 -380 0 0 {name=p33 sig_type=std_logic lab=vdd}
C {gnd.sym} 1320 -170 0 0 {name=l2 lab=GND}
C {lab_wire.sym} 1350 -270 0 1 {name=p35 sig_type=std_logic lab=vlow}
C {res.sym} 1440 -220 0 0 {name=R3
value=25k
footprint=1206
device=resistor
m=1}
C {res.sym} 1440 -320 0 0 {name=R4
value=8k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1440 -380 0 0 {name=p36 sig_type=std_logic lab=vdd}
C {gnd.sym} 1440 -170 0 0 {name=l5 lab=GND}
C {lab_wire.sym} 1470 -270 0 1 {name=p37 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1700 -850 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1700 -490 0 0 {name=p22 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1700 -690 2 1 {name=p38 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1700 -330 2 1 {name=p39 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1570 -770 0 0 {name=p40 sig_type=std_logic lab=q}
C {lab_wire.sym} 1570 -410 0 0 {name=p41 sig_type=std_logic lab=qb}
C {lab_wire.sym} 1890 -770 0 1 {name=p42 sig_type=std_logic lab=fout}
C {lab_wire.sym} 1890 -410 0 1 {name=p43 sig_type=std_logic lab=foutb}
C {libs/qw_core_analog/SRlatch.sym} 1470 -590 0 0 {name=x9}
C {libs/qw_core_analog/PMOScomparator.sym} 1210 -480 2 1 {name=x2}
C {libs/qw_core_analog/NMOScomparator.sym} 1210 -700 2 1 {name=x10}
C {libs/qw_core_analog/INV.sym} 600 -880 0 0 {name=x3}
C {libs/qw_core_analog/schmitt_trigger.sym} 1630 -770 0 0 {name=x1}
C {libs/qw_core_analog/schmitt_trigger.sym} 1630 -410 0 0 {name=x4}
C {libs/qw_core_analog/INV.sym} 1770 -640 0 0 {name=x5}
C {libs/qw_core_analog/INV.sym} 1770 -280 0 0 {name=x7}
C {libs/qw_core_analog/OTAforChargePump/OTAforChargePump.sym} 140 -400 0 0 {name=x6}
C {symbols/nfet_03v3.sym} 320 -400 0 0 {name=M5
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 320 -520 0 0 {name=M1
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 500 -400 0 0 {name=M2
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 500 -520 0 0 {name=M3
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 680 -400 0 0 {name=M4
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 680 -490 0 0 {name=M6
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 350 -520 0 1 {name=p27 sig_type=std_logic lab=vss}
C {lab_wire.sym} 530 -520 0 1 {name=p28 sig_type=std_logic lab=vss}
C {lab_wire.sym} 710 -490 0 1 {name=p29 sig_type=std_logic lab=vss}
C {lab_wire.sym} 380 -340 0 1 {name=p30 sig_type=std_logic lab=vss}
C {symbols/pfet_03v3.sym} 540 -690 0 1 {name=M7
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 540 -780 0 1 {name=M8
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 680 -690 0 0 {name=M9
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 680 -780 0 0 {name=M10
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 540 -840 0 1 {name=p34 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 710 -690 0 1 {name=p44 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 510 -690 0 0 {name=p45 sig_type=std_logic lab=vdd}
C {res.sym} 340 -660 0 0 {name=R5
value=23k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 80 -330 2 0 {name=p46 sig_type=std_logic lab=vss}
C {lab_wire.sym} 80 -470 0 1 {name=p47 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 50 -380 0 0 {name=p48 sig_type=std_logic lab=vin}
C {lab_wire.sym} 620 -690 0 1 {name=p49 sig_type=std_logic lab=vb2}
C {lab_wire.sym} 400 -560 0 1 {name=p50 sig_type=std_logic lab=vb1}
C {symbols/nfet_03v3.sym} 940 -400 0 0 {name=M11
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 980 -780 0 1 {name=M12
L=0.5u
W=10u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 980 -720 0 1 {name=p51 sig_type=std_logic lab=vb2}
C {symbols/pfet_03v3.sym} 800 -780 0 0 {name=M13
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 800 -400 0 0 {name=M14
L=0.5u
W=4u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 770 -460 0 1 {name=p52 sig_type=std_logic lab=vb1}
C {symbols/nfet_03v3.sym} 720 -550 0 1 {name=M15
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 720 -630 0 1 {name=M16
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 690 -550 0 0 {name=p53 sig_type=std_logic lab=vss}
C {lab_wire.sym} 690 -630 0 0 {name=p54 sig_type=std_logic lab=vdd}
C {vsource.sym} 160 -740 0 0 {name=V6 value=\{Vtune\} savecurrent=false}
C {gnd.sym} 160 -690 0 0 {name=l8 lab=GND}
C {lab_wire.sym} 160 -790 0 1 {name=p60 sig_type=std_logic lab=vin}
C {lab_wire.sym} 200 -600 0 0 {name=p63 sig_type=std_logic lab=vmir}
C {isource.sym} 230 -740 0 0 {name=I0 value=200u}
C {lab_wire.sym} 230 -790 0 1 {name=p64 sig_type=std_logic lab=iref}
C {gnd.sym} 230 -690 0 0 {name=l11 lab=GND}
C {lab_wire.sym} 140 -350 2 0 {name=p65 sig_type=std_logic lab=iref}
C {symbols/cap_mim_2p0fF.sym} 230 -480 0 0 {name=C2
W=20e-6
L=25e-6
model=cap_mim_2f0fF
spiceprefix=X
m=1}
C {devices/code_shown.sym} 1950 -1040 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {lab_wire.sym} 430 -440 0 0 {name=p17 sig_type=std_logic lab=gaten}
C {lab_wire.sym} 570 -620 0 0 {name=p55 sig_type=std_logic lab=gatep}
C {capa-2.sym} 250 -370 0 0 {name=C3
m=1
value=10p
footprint=1206
device=polarized_capacitor}
C {capa-2.sym} 1050 -820 0 0 {name=C4
m=1
value=10p
footprint=1206
device=polarized_capacitor}
C {capa-2.sym} 760 -270 0 0 {name=C5
m=1
value=10p
footprint=1206
device=polarized_capacitor}
C {launcher.sym} 2280 -1690 0 0 {name=h5
descr="load waves" 
tclcommand="xschem raw_read $netlist_dir/RVCO_0812.raw tran"
}
