# compile vhdl design source files
vhdl xbip_utils_v3_0_9  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_5  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_5  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_14  \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/src/c_addsub_0/sim/c_addsub_0.vhd" \

# Do not sort compile order
nosort
