Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep 28 19:25:19 2022
| Host         : GDESK-95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ee354_GCD_top_control_sets_placed.rpt
| Design       : ee354_GCD_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   379 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              37 |           22 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |              32 |           20 |
| Yes          | Yes                   | No                     |             104 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                     Enable Signal                     |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  ee354_GCD_1/A_reg[7]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[7]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[3]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[3]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[1]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[1]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[0]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[0]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[2]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[2]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[1]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[1]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[4]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[4]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[2]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[2]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[6]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[6]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[0]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[0]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/A_reg[5]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/A_reg[5]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[7]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[7]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[5]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[5]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[6]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[6]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[4]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[4]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  ee354_GCD_1/B_reg[3]_LDC_i_1_n_0 |                                                       | ee354_GCD_1/B_reg[3]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[6]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[7]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[1]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[0]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[0]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[4]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[2]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[3]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[5]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/A_reg[1]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[6]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[3]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[5]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[7]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[4]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         |                                                       | ee354_GCD_1/B_reg[2]_LDC_i_2_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[7]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[3]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[1]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[4]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[2]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[6]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[0]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/A[7]_P_i_1_n_0                            | ee354_GCD_1/A_reg[5]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[1]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[0]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[2]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[7]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[5]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[6]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[4]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/p_2_in                                    | ee354_GCD_1/B_reg[3]_LDC_i_1_n_0             |                1 |              1 |         1.00 |
|  BUFGP1/O                         | ee354_GCD_1/state                                     | BtnC_IBUF                                    |                1 |              4 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_0/FSM_sequential_state[3]_i_1__0_n_0  | BtnC_IBUF                                    |                1 |              4 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_0/MCEN_count                          | ee354_debouncer_0/MCEN_count[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_1/MCEN_count                          | ee354_debouncer_1/MCEN_count[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_1/FSM_sequential_state_reg[3]_i_1_n_0 | BtnC_IBUF                                    |                1 |              4 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_2/FSM_sequential_state[3]_i_1_n_0     | BtnC_IBUF                                    |                1 |              4 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_2/MCEN_count                          | ee354_debouncer_2/MCEN_count[3]_i_1_n_0      |                2 |              4 |         2.00 |
|  BUFGP1/O                         | ee354_GCD_1/i_count[7]_i_2_n_0                        | ee354_GCD_1/i_count[7]_i_1_n_0               |                3 |              8 |         2.67 |
|  BUFGP1/O                         | ee354_GCD_1/AB_GCD[7]_i_1_n_0                         |                                              |                2 |              8 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_1/E[0]                                |                                              |                2 |              8 |         4.00 |
|  BUFGP1/O                         | ee354_debouncer_1/FSM_sequential_state_reg[3]_1[0]    |                                              |                1 |              8 |         8.00 |
|  BUFGP1/O                         |                                                       | BtnC_IBUF                                    |                6 |             21 |         3.50 |
|  BUFGP1/O                         | ee354_debouncer_0/debounce_count                      | ee354_debouncer_0/debounce_count[27]_i_1_n_0 |                8 |             28 |         3.50 |
|  BUFGP1/O                         | ee354_debouncer_1/debounce_count                      | ee354_debouncer_1/debounce_count[27]_i_1_n_0 |                8 |             28 |         3.50 |
|  BUFGP1/O                         | ee354_debouncer_2/debounce_count                      | ee354_debouncer_2/debounce_count[27]_i_1_n_0 |                8 |             28 |         3.50 |
+-----------------------------------+-------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


