;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	CMP @-127, 106
	SPL 0, -835
	CMP <127, 706
	SUB @800, @2
	JMP -7, @-520
	JMP -7, @-520
	JMP -7, @-20
	CMP 20, 100
	SUB @800, @2
	SUB -7, <-20
	SLT 7, <20
	DJN -7, @50
	SUB @227, 503
	JMP 100, 9
	SUB @800, @2
	JMP <127
	JMP <127
	CMP @127, 106
	CMP @127, 705
	CMP @127, 106
	SLT 270, 20
	SUB @227, 503
	DJN -7, @50
	DJN -7, @50
	DJN -7, @50
	CMP -0, <0
	JMN <71, 101
	SLT 7, <20
	SUB 7, <-426
	CMP @127, 106
	SUB @800, @2
	ADD 7, <-426
	SUB #827, 503
	SUB #827, 503
	ADD -207, <20
	SUB 620, <60
	SUB @127, 106
	SUB #827, 503
	SUB #827, 503
	SUB #827, 503
	ADD 270, 60
	CMP @827, 503
	MOV -7, <-20
