ResetHalt

; VBR is an absolute CPU register
writecontrolreg 0x0801 0x00000000

; Set RAMBAR1 (SRAM)
writecontrolreg 0x0C05 0x20000021

; Set FLASHBAR (Flash)
writecontrolreg 0x0C04 0x00000061

; Enable PST[3:0] signals
writemem.b 0x40100074 0x0F

; Debugger attached flag -- MCF_GPIO_PORTAN == 0
writemem.b 0x4010000A 0x00

