Fitter report for sdram_test
Wed Sep 01 09:10:14 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 01 09:10:14 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; sdram_test                                      ;
; Top-level Entity Name              ; sdram_test                                      ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6F17C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,686 / 6,272 ( 43 % )                          ;
;     Total combinational functions  ; 1,405 / 6,272 ( 22 % )                          ;
;     Dedicated logic registers      ; 2,222 / 6,272 ( 35 % )                          ;
; Total registers                    ; 2289                                            ;
; Total pins                         ; 43 / 180 ( 24 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 120,832 / 276,480 ( 44 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.0%      ;
;     Processor 4            ;   3.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                        ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; process:process_u0|avalon_sdram_writedata[0]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[0]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[1]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[1]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[2]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[2]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[3]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[3]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[4]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[4]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[5]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[5]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[6]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[6]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[7]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[7]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[8]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[8]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[9]                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[9]  ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[10]                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[10] ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[11]                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[11] ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[12]                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[12] ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[13]                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[13] ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[14]                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[14] ; PORTBDATAOUT     ;                       ;
; process:process_u0|avalon_sdram_writedata[15]                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|q_b[15] ; PORTBDATAOUT     ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                    ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                   ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                   ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[12]~output                                                                                                                   ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                                                                                       ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]~_Duplicate_1                                                ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cs_n~output                                                                                                                       ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                               ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                      ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                     ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                     ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                     ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                     ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                     ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                              ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                     ; I                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                      ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                     ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                      ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                     ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                     ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                     ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                     ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                     ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                     ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                     ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                     ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                     ; Q                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                     ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                     ; OE               ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                         ;                  ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                       ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                      ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                      ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                      ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                      ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                      ; O                ;                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                      ; O                ;                       ;
+-------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                       ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity               ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3920 ) ; 0.00 % ( 0 / 3920 )        ; 0.00 % ( 0 / 3920 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3920 ) ; 0.00 % ( 0 / 3920 )        ; 0.00 % ( 0 / 3920 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1224 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 219 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2464 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/TX/Desktop/SDRAM_test/prj/output_files/sdram_test.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,686 / 6,272 ( 43 % )     ;
;     -- Combinational with no register       ; 464                        ;
;     -- Register only                        ; 1281                       ;
;     -- Combinational with a register        ; 941                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 662                        ;
;     -- 3 input functions                    ; 395                        ;
;     -- <=2 input functions                  ; 348                        ;
;     -- Register only                        ; 1281                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1186                       ;
;     -- arithmetic mode                      ; 219                        ;
;                                             ;                            ;
; Total registers*                            ; 2,289 / 7,124 ( 32 % )     ;
;     -- Dedicated logic registers            ; 2,222 / 6,272 ( 35 % )     ;
;     -- I/O registers                        ; 67 / 852 ( 8 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 243 / 392 ( 62 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 43 / 180 ( 24 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 14 / 30 ( 47 % )           ;
; Total block memory bits                     ; 120,832 / 276,480 ( 44 % ) ;
; Total block memory implementation bits      ; 129,024 / 276,480 ( 47 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 4                          ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5.9% / 5.9% / 5.9%         ;
; Peak interconnect usage (total/H/V)         ; 12.0% / 11.8% / 12.2%      ;
; Maximum fan-out                             ; 1609                       ;
; Highest non-global fan-out                  ; 330                        ;
; Total fan-out                               ; 12796                      ;
; Average fan-out                             ; 2.59                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+----------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                 ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                 ; Low                ; Low                            ; Low                            ;
;                                              ;                     ;                    ;                                ;                                ;
; Total logic elements                         ; 712 / 6272 ( 11 % ) ; 152 / 6272 ( 2 % ) ; 1822 / 6272 ( 29 % )           ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 263                 ; 61                 ; 140                            ; 0                              ;
;     -- Register only                         ; 116                 ; 24                 ; 1141                           ; 0                              ;
;     -- Combinational with a register         ; 333                 ; 67                 ; 541                            ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs  ;                     ;                    ;                                ;                                ;
;     -- 4 input functions                     ; 261                 ; 55                 ; 346                            ; 0                              ;
;     -- 3 input functions                     ; 149                 ; 37                 ; 209                            ; 0                              ;
;     -- <=2 input functions                   ; 186                 ; 36                 ; 126                            ; 0                              ;
;     -- Register only                         ; 116                 ; 24                 ; 1141                           ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Logic elements by mode                       ;                     ;                    ;                                ;                                ;
;     -- normal mode                           ; 466                 ; 120                ; 600                            ; 0                              ;
;     -- arithmetic mode                       ; 130                 ; 8                  ; 81                             ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Total registers                              ; 516                 ; 91                 ; 1682                           ; 0                              ;
;     -- Dedicated logic registers             ; 449 / 6272 ( 7 % )  ; 91 / 6272 ( 1 % )  ; 1682 / 6272 ( 27 % )           ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 134                 ; 0                  ; 0                              ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Total LABs:  partially or completely used    ; 68 / 392 ( 17 % )   ; 14 / 392 ( 4 % )   ; 176 / 392 ( 45 % )             ; 0 / 392 ( 0 % )                ;
;                                              ;                     ;                    ;                                ;                                ;
; Virtual pins                                 ; 0                   ; 0                  ; 0                              ; 0                              ;
; I/O pins                                     ; 43                  ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 16384               ; 0                  ; 104448                         ; 0                              ;
; Total RAM block bits                         ; 18432               ; 0                  ; 110592                         ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                          ; 2 / 30 ( 6 % )      ; 0 / 30 ( 0 % )     ; 12 / 30 ( 40 % )               ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 2 / 12 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 35 / 185 ( 18 % )   ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                              ;                     ;                    ;                                ;                                ;
; Connections                                  ;                     ;                    ;                                ;                                ;
;     -- Input Connections                     ; 538                 ; 134                ; 2095                           ; 2                              ;
;     -- Registered Input Connections          ; 518                 ; 101                ; 1735                           ; 0                              ;
;     -- Output Connections                    ; 967                 ; 158                ; 34                             ; 1610                           ;
;     -- Registered Output Connections         ; 146                 ; 158                ; 0                              ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Internal Connections                         ;                     ;                    ;                                ;                                ;
;     -- Total Connections                     ; 4821                ; 871                ; 8227                           ; 1620                           ;
;     -- Registered Connections                ; 2149                ; 623                ; 4578                           ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; External Connections                         ;                     ;                    ;                                ;                                ;
;     -- Top                                   ; 32                  ; 123                ; 827                            ; 523                            ;
;     -- sld_hub:auto_hub                      ; 123                 ; 20                 ; 149                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 827                 ; 149                ; 64                             ; 1089                           ;
;     -- hard_block:auto_generated_inst        ; 523                 ; 0                  ; 1089                           ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Partition Interface                          ;                     ;                    ;                                ;                                ;
;     -- Input Ports                           ; 6                   ; 45                 ; 375                            ; 2                              ;
;     -- Output Ports                          ; 89                  ; 62                 ; 219                            ; 1                              ;
;     -- Bidir Ports                           ; 16                  ; 0                  ; 0                              ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Registered Ports                             ;                     ;                    ;                                ;                                ;
;     -- Registered Input Ports                ; 0                   ; 4                  ; 30                             ; 0                              ;
;     -- Registered Output Ports               ; 0                   ; 29                 ; 205                            ; 0                              ;
;                                              ;                     ;                    ;                                ;                                ;
; Port Connectivity                            ;                     ;                    ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                   ; 0                  ; 21                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0                   ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                   ; 0                  ; 21                             ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                   ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                   ; 25                 ; 106                            ; 0                              ;
;     -- Output Ports with no Source           ; 0                   ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                   ; 30                 ; 120                            ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                   ; 29                 ; 207                            ; 0                              ;
+----------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk      ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rst_n    ; M16   ; 5        ; 34           ; 12           ; 21           ; 335                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; uart_rxd ; M2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; sdram_addr[0]  ; T8    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; R8    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; T15   ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; T9    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; R9    ; 4        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; L16   ; 5        ; 34           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; P16   ; 5        ; 34           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P15   ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; R7    ; 3        ; 11           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; T7    ; 3        ; 13           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; T5    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; T6    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; R6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; N1    ; 2        ; 0            ; 7            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_txd       ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------+
; sdram_dq[0]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ;
; sdram_dq[10] ; R12   ; 4        ; 23           ; 0            ; 0            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ;
; sdram_dq[11] ; T12   ; 4        ; 25           ; 0            ; 21           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; sdram_dq[12] ; T10   ; 4        ; 21           ; 0            ; 0            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ;
; sdram_dq[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ;
; sdram_dq[14] ; T11   ; 4        ; 23           ; 0            ; 7            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ;
; sdram_dq[15] ; R11   ; 4        ; 23           ; 0            ; 14           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ;
; sdram_dq[1]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ;
; sdram_dq[2]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ;
; sdram_dq[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ;
; sdram_dq[4]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ;
; sdram_dq[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ;
; sdram_dq[6]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ;
; sdram_dq[7]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ;
; sdram_dq[8]  ; R13   ; 4        ; 28           ; 0            ; 14           ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ;
; sdram_dq[9]  ; T13   ; 4        ; 28           ; 0            ; 7            ; 2                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 17 ( 35 % )  ; 3.3V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 27 ( 52 % ) ; 2.5V          ; --           ;
; 5        ; 8 / 25 ( 32 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; uart_txd                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; uart_rxd                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; rst_n                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; pll_0|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_1                                                            ;
; Inclk0 signal                 ; clk                                                              ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; uart_txd       ; Missing drive strength        ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; sdram_addr[12] ; Incomplete set of assignments ;
; sdram_ba[0]    ; Incomplete set of assignments ;
; sdram_ba[1]    ; Incomplete set of assignments ;
; sdram_cas_n    ; Incomplete set of assignments ;
; sdram_cke      ; Incomplete set of assignments ;
; sdram_cs_n     ; Incomplete set of assignments ;
; sdram_dqm[0]   ; Incomplete set of assignments ;
; sdram_dqm[1]   ; Incomplete set of assignments ;
; sdram_ras_n    ; Incomplete set of assignments ;
; sdram_we_n     ; Incomplete set of assignments ;
; sdram_clk      ; Incomplete set of assignments ;
; sdram_dq[0]    ; Incomplete set of assignments ;
; sdram_dq[1]    ; Incomplete set of assignments ;
; sdram_dq[2]    ; Incomplete set of assignments ;
; sdram_dq[3]    ; Incomplete set of assignments ;
; sdram_dq[4]    ; Incomplete set of assignments ;
; sdram_dq[5]    ; Incomplete set of assignments ;
; sdram_dq[6]    ; Incomplete set of assignments ;
; sdram_dq[7]    ; Incomplete set of assignments ;
; sdram_dq[8]    ; Incomplete set of assignments ;
; sdram_dq[9]    ; Incomplete set of assignments ;
; sdram_dq[10]   ; Incomplete set of assignments ;
; sdram_dq[11]   ; Incomplete set of assignments ;
; sdram_dq[12]   ; Incomplete set of assignments ;
; sdram_dq[13]   ; Incomplete set of assignments ;
; sdram_dq[14]   ; Incomplete set of assignments ;
; sdram_dq[15]   ; Incomplete set of assignments ;
+----------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |sdram_test                                                                                                                             ; 2686 (2)    ; 2222 (0)                  ; 67 (67)       ; 120832      ; 14   ; 0            ; 0       ; 0         ; 43   ; 0            ; 464 (2)      ; 1281 (0)          ; 941 (0)          ; |sdram_test                                                                                                                                                                                                                                                                                                                                            ; sdram_test                                      ; work         ;
;    |pll:pll_0|                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|pll:pll_0                                                                                                                                                                                                                                                                                                                                  ; pll                                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|pll:pll_0|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                                          ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                ; pll_altpll                                      ; work         ;
;    |process:process_u0|                                                                                                                 ; 348 (100)   ; 227 (82)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (18)     ; 34 (25)           ; 193 (57)         ; |sdram_test|process:process_u0                                                                                                                                                                                                                                                                                                                         ; process                                         ; work         ;
;       |fifo:rx_fifo|                                                                                                                    ; 37 (0)      ; 29 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 29 (0)           ; |sdram_test|process:process_u0|fifo:rx_fifo                                                                                                                                                                                                                                                                                                            ; fifo                                            ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 37 (0)      ; 29 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 29 (0)           ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                    ; scfifo                                          ; work         ;
;             |scfifo_4n91:auto_generated|                                                                                                ; 37 (0)      ; 29 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 29 (0)           ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated                                                                                                                                                                                                                                                         ; scfifo_4n91                                     ; work         ;
;                |a_dpfifo_vt31:dpfifo|                                                                                                   ; 37 (0)      ; 29 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 29 (0)           ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_vt31                                   ; work         ;
;                   |a_fefifo_s7f:fifo_state|                                                                                             ; 19 (10)     ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 11 (2)           ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                                                                            ; a_fefifo_s7f                                    ; work         ;
;                      |cntr_go7:count_usedw|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                                                                       ; cntr_go7                                        ; work         ;
;                   |altsyncram_inm1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram                                                                                                                                                                                                            ; altsyncram_inm1                                 ; work         ;
;                   |cntr_4ob:rd_ptr_count|                                                                                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                                                                              ; cntr_4ob                                        ; work         ;
;                   |cntr_4ob:wr_ptr|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                                                                    ; cntr_4ob                                        ; work         ;
;       |fifo:tx_fifo|                                                                                                                    ; 41 (0)      ; 30 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 30 (0)           ; |sdram_test|process:process_u0|fifo:tx_fifo                                                                                                                                                                                                                                                                                                            ; fifo                                            ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 41 (0)      ; 30 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 30 (0)           ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                    ; scfifo                                          ; work         ;
;             |scfifo_4n91:auto_generated|                                                                                                ; 41 (6)      ; 30 (1)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (5)       ; 0 (0)             ; 30 (1)           ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated                                                                                                                                                                                                                                                         ; scfifo_4n91                                     ; work         ;
;                |a_dpfifo_vt31:dpfifo|                                                                                                   ; 35 (0)      ; 29 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 29 (0)           ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_vt31                                   ; work         ;
;                   |a_fefifo_s7f:fifo_state|                                                                                             ; 17 (8)      ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (2)           ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                                                                            ; a_fefifo_s7f                                    ; work         ;
;                      |cntr_go7:count_usedw|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                                                                       ; cntr_go7                                        ; work         ;
;                   |altsyncram_inm1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram                                                                                                                                                                                                            ; altsyncram_inm1                                 ; work         ;
;                   |cntr_4ob:rd_ptr_count|                                                                                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                                                                              ; cntr_4ob                                        ; work         ;
;                   |cntr_4ob:wr_ptr|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                                                                    ; cntr_4ob                                        ; work         ;
;       |uart_rx:uart_rx_u0|                                                                                                              ; 85 (85)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 9 (9)             ; 35 (35)          ; |sdram_test|process:process_u0|uart_rx:uart_rx_u0                                                                                                                                                                                                                                                                                                      ; uart_rx                                         ; work         ;
;       |uart_tx:uart_tx_u0|                                                                                                              ; 85 (85)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 42 (42)          ; |sdram_test|process:process_u0|uart_tx:uart_tx_u0                                                                                                                                                                                                                                                                                                      ; uart_tx                                         ; work         ;
;    |sdram:sdram_u0|                                                                                                                     ; 364 (0)     ; 222 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (0)      ; 82 (0)            ; 142 (0)          ; |sdram_test|sdram:sdram_u0                                                                                                                                                                                                                                                                                                                             ; sdram                                           ; sdram        ;
;       |sdram_new_sdram_controller_0:new_sdram_controller_0|                                                                             ; 364 (254)   ; 222 (136)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (136)    ; 82 (14)           ; 142 (95)         ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                         ; sdram_new_sdram_controller_0                    ; sdram        ;
;          |sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|                          ; 123 (123)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 68 (68)           ; 51 (51)          ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module                                                                                                                                                                     ; sdram_new_sdram_controller_0_input_efifo_module ; sdram        ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 24 (0)            ; 67 (0)           ; |sdram_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 24 (0)            ; 67 (0)           ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 24 (0)            ; 67 (0)           ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 24 (3)            ; 67 (0)           ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 21 (0)            ; 67 (0)           ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (46)      ; 21 (20)           ; 67 (41)          ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1822 (206)  ; 1682 (204)                ; 0 (0)         ; 104448      ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (2)      ; 1141 (204)        ; 541 (0)          ; |sdram_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1616 (0)    ; 1478 (0)                  ; 0 (0)         ; 104448      ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (0)      ; 937 (0)           ; 541 (0)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1616 (646)  ; 1478 (614)                ; 0 (0)         ; 104448      ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (32)     ; 937 (555)         ; 541 (58)         ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 43 (43)           ; 22 (0)           ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                      ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                         ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 104448      ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                      ; work         ;
;                |altsyncram_8d24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 104448      ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated                                                                                                                                                 ; altsyncram_8d24                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 15 (15)           ; 53 (53)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 563 (1)     ; 526 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 323 (0)           ; 203 (1)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 515 (0)     ; 510 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 309 (0)           ; 201 (0)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger               ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 306 (306)   ; 306 (306)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 305 (305)         ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                    ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 209 (0)     ; 204 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 4 (0)             ; 200 (0)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 45 (35)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 10 (0)            ; 3 (3)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 183 (10)    ; 167 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 167 (0)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                     ; work         ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                     ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                     ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                     ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 102 (102)   ; 102 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 102 (102)        ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; uart_txd       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dq[0]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]   ; Bidir    ; --            ; (0) 0 ps      ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; clk            ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; uart_rxd       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                    ;
+---------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]~feeder    ; 1                 ; 0       ;
; sdram_dq[1]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]~feeder ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]~feeder    ; 1                 ; 0       ;
; sdram_dq[2]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]~feeder    ; 1                 ; 0       ;
; sdram_dq[3]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]~feeder ; 1                 ; 0       ;
; sdram_dq[4]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]           ; 1                 ; 0       ;
; sdram_dq[5]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]~feeder ; 1                 ; 0       ;
; sdram_dq[6]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]~feeder ; 1                 ; 0       ;
; sdram_dq[7]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]~feeder ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]~feeder    ; 1                 ; 0       ;
; sdram_dq[8]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]~feeder ; 1                 ; 0       ;
; sdram_dq[9]                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]~feeder    ; 1                 ; 0       ;
; sdram_dq[10]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]~feeder ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]~feeder    ; 1                 ; 0       ;
; sdram_dq[11]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]~feeder    ; 1                 ; 0       ;
; sdram_dq[12]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]~feeder    ; 1                 ; 0       ;
; sdram_dq[13]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]~feeder ; 1                 ; 0       ;
; sdram_dq[14]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]           ; 1                 ; 0       ;
; sdram_dq[15]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]~feeder ; 1                 ; 0       ;
; rst_n                                                               ;                   ;         ;
; clk                                                                 ;                   ;         ;
; uart_rxd                                                            ;                   ;         ;
+---------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0        ; 710     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0        ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1                ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                ; PLL_1                 ; 1605    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; process:process_u0|avalon_sdram_address[10]~28                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y3_N20     ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|avalon_sdram_address~26                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y3_N14     ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; process:process_u0|avalon_state.AVALON_ST_WR_DATA                                                                                                                                                                                                                                                                                                           ; FF_X21_Y3_N5          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|_~2                                                                                                                                                                                                                         ; LCCOMB_X13_Y3_N16     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|valid_wreq                                                                                                                                                                                                                  ; LCCOMB_X13_Y3_N22     ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|_~0                                                                                                                                                                                                                         ; LCCOMB_X12_Y5_N6      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|valid_wreq                                                                                                                                                                                                                  ; LCCOMB_X12_Y5_N28     ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; process:process_u0|rx_fifo_rdreq~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y3_N28     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|tx_fifo_rdreq                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X13_Y6_N8      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|tx_fifo_wrreq~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X13_Y6_N10     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|tx_state.TX_ST_IDLE                                                                                                                                                                                                                                                                                                                      ; FF_X13_Y6_N31         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|uart_rx:uart_rx_u0|data_o[0]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y4_N12      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|uart_rx:uart_rx_u0|data_vild_o                                                                                                                                                                                                                                                                                                           ; FF_X10_Y5_N1          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|uart_tx:uart_tx_u0|shift_buf[1]~2                                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y7_N28      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; process:process_u0|uart_tx:uart_tx_u0|state.ST_SEND_BIT                                                                                                                                                                                                                                                                                                     ; FF_X8_Y7_N13          ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_M16               ; 330     ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_M16               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector27~6                                                                                                                                                                                                                                                                             ; LCCOMB_X26_Y6_N12     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector34~4                                                                                                                                                                                                                                                                             ; LCCOMB_X26_Y5_N22     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y5_N30     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y6_N14     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~4                                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y4_N6      ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                        ; FF_X23_Y5_N13         ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                        ; FF_X26_Y6_N19         ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                        ; FF_X24_Y4_N29         ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X9_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                         ; DDIOOECELL_X23_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                         ; DDIOOECELL_X25_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                         ; DDIOOECELL_X21_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                         ; DDIOOECELL_X21_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                         ; DDIOOECELL_X23_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                         ; DDIOOECELL_X23_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                          ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                          ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y5_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y4_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y4_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                          ; DDIOOECELL_X28_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                          ; DDIOOECELL_X28_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0                                                                                                                                                                             ; LCCOMB_X24_Y7_N14     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42]~0                                                                                                                                                                        ; LCCOMB_X24_Y7_N24     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[42]~0                                                                                                                                                                        ; LCCOMB_X24_Y7_N30     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X14_Y13_N23        ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X10_Y14_N6     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X10_Y14_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X11_Y13_N4     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X13_Y14_N16    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X12_Y13_N4     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X16_Y13_N27        ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X16_Y13_N9         ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X14_Y13_N16    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X10_Y14_N20    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X12_Y14_N26    ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X11_Y13_N0     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X10_Y14_N4     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X14_Y14_N14    ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X10_Y14_N18    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X14_Y16_N15        ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X14_Y13_N3         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X14_Y16_N9         ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X11_Y13_N9         ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X14_Y13_N26    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X17_Y13_N9         ; 35      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X10_Y13_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X18_Y15_N12    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X18_Y15_N20    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X18_Y15_N6     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X13_Y17_N18    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X13_Y17_N20    ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X16_Y14_N19        ; 526     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                                                                                                                                                                                               ; FF_X18_Y15_N9         ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                               ; LCCOMB_X13_Y16_N2     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X19_Y15_N26    ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X18_Y15_N2     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X16_Y18_N8     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X25_Y15_N26    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X22_Y15_N30    ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X16_Y18_N28    ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X22_Y16_N24    ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X22_Y15_N0     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                                                                              ; LCCOMB_X14_Y15_N4     ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                                                                              ; LCCOMB_X14_Y15_N18    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X14_Y15_N22    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X16_Y17_N18    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~34                                                                                                                                                                                                                           ; LCCOMB_X16_Y15_N22    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X13_Y17_N2     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X16_Y15_N8     ; 330     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0 ; 710     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                          ; PLL_1          ; 1605    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n                                                                                                                 ; PIN_M16        ; 330     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X16_Y14_N19 ; 526     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y7_N0                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y5_N0                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 102          ; 1024         ; 102          ; yes                    ; no                      ; yes                    ; no                      ; 104448 ; 1024                        ; 102                         ; 1024                        ; 102                         ; 104448              ; 12   ; None ; M9K_X27_Y10_N0, M9K_X27_Y11_N0, M9K_X15_Y11_N0, M9K_X15_Y10_N0, M9K_X15_Y13_N0, M9K_X27_Y15_N0, M9K_X15_Y12_N0, M9K_X27_Y12_N0, M9K_X27_Y16_N0, M9K_X27_Y14_N0, M9K_X15_Y16_N0, M9K_X15_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,525 / 32,401 ( 8 % )  ;
; C16 interconnects     ; 36 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,283 / 21,816 ( 6 % )  ;
; Direct links          ; 515 / 32,401 ( 2 % )    ;
; Global clocks         ; 4 / 10 ( 40 % )         ;
; Local interconnects   ; 1,909 / 10,320 ( 18 % ) ;
; R24 interconnects     ; 45 / 1,289 ( 3 % )      ;
; R4 interconnects      ; 1,586 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.05) ; Number of LABs  (Total = 243) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 3                             ;
; 3                                           ; 3                             ;
; 4                                           ; 2                             ;
; 5                                           ; 7                             ;
; 6                                           ; 54                            ;
; 7                                           ; 6                             ;
; 8                                           ; 4                             ;
; 9                                           ; 7                             ;
; 10                                          ; 5                             ;
; 11                                          ; 2                             ;
; 12                                          ; 22                            ;
; 13                                          ; 24                            ;
; 14                                          ; 21                            ;
; 15                                          ; 13                            ;
; 16                                          ; 64                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 243) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 120                           ;
; 1 Clock                            ; 182                           ;
; 1 Clock enable                     ; 96                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 6                             ;
; 2 Clock enables                    ; 24                            ;
; 2 Clocks                           ; 55                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.49) ; Number of LABs  (Total = 243) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 2                             ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 8                             ;
; 12                                           ; 46                            ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 5                             ;
; 16                                           ; 3                             ;
; 17                                           ; 1                             ;
; 18                                           ; 9                             ;
; 19                                           ; 9                             ;
; 20                                           ; 11                            ;
; 21                                           ; 11                            ;
; 22                                           ; 8                             ;
; 23                                           ; 14                            ;
; 24                                           ; 20                            ;
; 25                                           ; 11                            ;
; 26                                           ; 6                             ;
; 27                                           ; 10                            ;
; 28                                           ; 12                            ;
; 29                                           ; 5                             ;
; 30                                           ; 7                             ;
; 31                                           ; 4                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 4.50) ; Number of LABs  (Total = 243) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 69                            ;
; 2                                               ; 41                            ;
; 3                                               ; 34                            ;
; 4                                               ; 23                            ;
; 5                                               ; 7                             ;
; 6                                               ; 14                            ;
; 7                                               ; 3                             ;
; 8                                               ; 6                             ;
; 9                                               ; 9                             ;
; 10                                              ; 8                             ;
; 11                                              ; 6                             ;
; 12                                              ; 6                             ;
; 13                                              ; 3                             ;
; 14                                              ; 1                             ;
; 15                                              ; 1                             ;
; 16                                              ; 8                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 8.15) ; Number of LABs  (Total = 243) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 3                             ;
; 2                                           ; 60                            ;
; 3                                           ; 9                             ;
; 4                                           ; 13                            ;
; 5                                           ; 12                            ;
; 6                                           ; 13                            ;
; 7                                           ; 21                            ;
; 8                                           ; 15                            ;
; 9                                           ; 24                            ;
; 10                                          ; 6                             ;
; 11                                          ; 10                            ;
; 12                                          ; 2                             ;
; 13                                          ; 3                             ;
; 14                                          ; 7                             ;
; 15                                          ; 7                             ;
; 16                                          ; 4                             ;
; 17                                          ; 2                             ;
; 18                                          ; 3                             ;
; 19                                          ; 5                             ;
; 20                                          ; 8                             ;
; 21                                          ; 4                             ;
; 22                                          ; 3                             ;
; 23                                          ; 0                             ;
; 24                                          ; 1                             ;
; 25                                          ; 0                             ;
; 26                                          ; 2                             ;
; 27                                          ; 1                             ;
; 28                                          ; 0                             ;
; 29                                          ; 0                             ;
; 30                                          ; 1                             ;
; 31                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 43           ; 35           ; 43           ; 0            ; 0            ; 47        ; 43           ; 0            ; 47        ; 47        ; 0            ; 39           ; 0            ; 0            ; 19           ; 0            ; 39           ; 19           ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 12           ; 4            ; 47           ; 47           ; 0         ; 4            ; 47           ; 0         ; 0         ; 47           ; 8            ; 47           ; 47           ; 28           ; 47           ; 8            ; 28           ; 47           ; 47           ; 47           ; 8            ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; uart_txd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 10.5              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                  ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][68]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a68~porta_datain_reg0 ; 0.347             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][31]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a31~porta_datain_reg0 ; 0.347             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][25]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a25~porta_datain_reg0 ; 0.347             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][24]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a24~porta_datain_reg0 ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[8]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a8~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[0]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[9]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a9~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[1]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a1~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[10]                                                                                                            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a10~porta_datain_reg0                                                            ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[2]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a2~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[3]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a3~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[12]                                                                                                            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a12~porta_datain_reg0                                                            ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[13]                                                                                                            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a13~porta_datain_reg0                                                            ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[5]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a5~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[14]                                                                                                            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a14~porta_datain_reg0                                                            ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[6]                                                                                                             ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a6~porta_datain_reg0                                                             ; 0.347             ;
; process:process_u0|tx_fifo_wr_dat[15]                                                                                                            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a15~porta_datain_reg0                                                            ; 0.347             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.321             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.321             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.320             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.320             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.320             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.320             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.320             ;
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]       ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_address_reg0                                                            ; 0.320             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.213             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.213             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.212             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.212             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.212             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.212             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.212             ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1] ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~portb_address_reg0                                                            ; 0.212             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][50]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a50~porta_datain_reg0 ; 0.018             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][30]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a30~porta_datain_reg0 ; 0.018             ;
; process:process_u0|tx_fifo_wr_dat[11]                                                                                                            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a11~porta_datain_reg0                                                            ; 0.018             ;
; process:process_u0|rx_fifo_wr_dat[5]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a5~porta_datain_reg0                                                             ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[12]                                                                                                            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a12~porta_datain_reg0                                                            ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[7]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a7~porta_datain_reg0                                                             ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[6]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a6~porta_datain_reg0                                                             ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[14]                                                                                                            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a14~porta_datain_reg0                                                            ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[13]                                                                                                            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a13~porta_datain_reg0                                                            ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[3]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a3~porta_datain_reg0                                                             ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[2]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a2~porta_datain_reg0                                                             ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[10]                                                                                                            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a10~porta_datain_reg0                                                            ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[0]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a0~porta_datain_reg0                                                             ; 0.017             ;
; process:process_u0|rx_fifo_wr_dat[8]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a8~porta_datain_reg0                                                             ; 0.015             ;
; process:process_u0|rx_fifo_wr_dat[15]                                                                                                            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a15~porta_datain_reg0                                                            ; 0.015             ;
; process:process_u0|rx_fifo_wr_dat[4]                                                                                                             ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a4~porta_datain_reg0                                                             ; 0.015             ;
; process:process_u0|rx_fifo_wr_dat[11]                                                                                                            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ram_block1a11~porta_datain_reg0                                                            ; 0.015             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][1]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a1~porta_datain_reg0  ; 0.014             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][73]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a73~porta_datain_reg0 ; 0.013             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[0][72]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ram_block1a72~porta_datain_reg0 ; 0.012             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 53 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "sdram_test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/TX/Desktop/SDRAM_test/prj/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/TX/Desktop/SDRAM_test/prj/db/pll_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sdram_test.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Fall) to sys_clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):   10.000      sys_clk
Info (176353): Automatically promoted node pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/TX/Desktop/SDRAM_test/prj/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2 File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 215
        Info (176357): Destination node sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 356
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 51 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 50 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVCMOS at M16 File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 4
    Info (169178): Pin clk uses I/O standard 3.3-V LVCMOS at E1 File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 3
    Info (169178): Pin uart_rxd uses I/O standard 3.3-V LVTTL at M2 File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 7
Info (144001): Generated suppressed messages file C:/Users/TX/Desktop/SDRAM_test/prj/output_files/sdram_test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5555 megabytes
    Info: Processing ended: Wed Sep 01 09:10:15 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/TX/Desktop/SDRAM_test/prj/output_files/sdram_test.fit.smsg.


