# CMOS-NAND Gate Schematic & Layut
Excited to share my latest project â€“ a CMOS NAND gate schematic and layout in the VLSI domain. This design showcases my skills in digital design and chip layout, serving as a valuable resource for VLSI enthusiasts


# Schematic

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-1.png)


# Test Bench

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-2.png)

# Analyses and Output
| Column 1 | Column 2 | Column 3 | Column 4 | Column 5 | Column 6 | Column 7 |
| ---------| ---------| ---------| ---------| ---------| ---------| ---------|
| Row 1, Cell 1 | Row 1, Cell 2 | Row 1, Cell 3 | Row 1, Cell 4 | Row 1, Cell 5 | Row 1, Cell 6 | Row 1, Cell 7 |
| Row 2, Cell 1 | Row 2, Cell 2 | Row 2, Cell 3 | Row 2, Cell 4 | Row 2, Cell 5 | Row 2, Cell 6 | Row 2, Cell 7 |
| Row 3, Cell 1 | Row 3, Cell 2 | Row 3, Cell 3 | Row 3, Cell 4 | Row 3, Cell 5 | Row 3, Cell 6 | Row 3, Cell 7 |
| Row 4, Cell 1 | Row 4, Cell 2 | Row 4, Cell 3 | Row 4, Cell 4 | Row 4, Cell 5 | Row 4, Cell 6 | Row 4, Cell 7 |
| Row 5, Cell 1 | Row 5, Cell 2 | Row 5, Cell 3 | Row 5, Cell 4 | Row 5, Cell 5 | Row 5, Cell 6 | Row 5, Cell 7 |


![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-4.png)

# layout

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-5.png)
