

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
================================================================
* Date:           Fri Nov  8 14:17:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_3
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_8  |       26|       26|         2|          1|          1|    26|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1"   --->   Operation 5 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %outpix"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix_1 = load i5 %outpix" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 9 'load' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln174 = icmp_eq  i5 %outpix_1, i5 26" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 11 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln174 = add i5 %outpix_1, i5 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 13 'add' 'add_ln174' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc87.split, void %for.inc93.exitStub" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 14 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outpix_cast = zext i5 %outpix_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 15 'zext' 'outpix_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %outpix_cast"   --->   Operation 16 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%buf_V_load = load i5 %buf_V_addr"   --->   Operation 17 'load' 'buf_V_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 18 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %outpix_cast"   --->   Operation 19 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%buf_V_1_load = load i5 %buf_V_1_addr"   --->   Operation 20 'load' 'buf_V_1_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_1_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 21 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %outpix_cast"   --->   Operation 22 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%buf_V_2_load = load i5 %buf_V_2_addr"   --->   Operation 23 'load' 'buf_V_2_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_2_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 24 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %outpix_cast"   --->   Operation 25 'getelementptr' 'buf_V_3_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%buf_V_3_load = load i5 %buf_V_3_addr"   --->   Operation 26 'load' 'buf_V_3_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_3_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 27 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %outpix_cast"   --->   Operation 28 'getelementptr' 'buf_V_4_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%buf_V_4_load = load i5 %buf_V_4_addr"   --->   Operation 29 'load' 'buf_V_4_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_4_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 30 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %outpix_cast"   --->   Operation 31 'getelementptr' 'buf_V_5_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_V_5_load = load i5 %buf_V_5_addr"   --->   Operation 32 'load' 'buf_V_5_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_5_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 33 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %outpix_cast"   --->   Operation 34 'getelementptr' 'buf_V_6_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_V_6_load = load i5 %buf_V_6_addr"   --->   Operation 35 'load' 'buf_V_6_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_6_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 36 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %outpix_cast"   --->   Operation 37 'getelementptr' 'buf_V_7_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%buf_V_7_load = load i5 %buf_V_7_addr"   --->   Operation 38 'load' 'buf_V_7_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_7_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 39 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_V_8_addr = getelementptr i3 %buf_V_8, i64 0, i64 %outpix_cast"   --->   Operation 40 'getelementptr' 'buf_V_8_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%buf_V_8_load = load i5 %buf_V_8_addr"   --->   Operation 41 'load' 'buf_V_8_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_8_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 42 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_V_9_addr = getelementptr i3 %buf_V_9, i64 0, i64 %outpix_cast"   --->   Operation 43 'getelementptr' 'buf_V_9_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%buf_V_9_load = load i5 %buf_V_9_addr"   --->   Operation 44 'load' 'buf_V_9_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_9_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 45 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_V_10_addr = getelementptr i3 %buf_V_10, i64 0, i64 %outpix_cast"   --->   Operation 46 'getelementptr' 'buf_V_10_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%buf_V_10_load = load i5 %buf_V_10_addr"   --->   Operation 47 'load' 'buf_V_10_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_10_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 48 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_V_11_addr = getelementptr i3 %buf_V_11, i64 0, i64 %outpix_cast"   --->   Operation 49 'getelementptr' 'buf_V_11_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%buf_V_11_load = load i5 %buf_V_11_addr"   --->   Operation 50 'load' 'buf_V_11_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_11_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_V_12_addr = getelementptr i3 %buf_V_12, i64 0, i64 %outpix_cast"   --->   Operation 52 'getelementptr' 'buf_V_12_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%buf_V_12_load = load i5 %buf_V_12_addr"   --->   Operation 53 'load' 'buf_V_12_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_12_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 54 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_V_13_addr = getelementptr i3 %buf_V_13, i64 0, i64 %outpix_cast"   --->   Operation 55 'getelementptr' 'buf_V_13_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%buf_V_13_load = load i5 %buf_V_13_addr"   --->   Operation 56 'load' 'buf_V_13_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_13_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 57 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_V_14_addr = getelementptr i3 %buf_V_14, i64 0, i64 %outpix_cast"   --->   Operation 58 'getelementptr' 'buf_V_14_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%buf_V_14_load = load i5 %buf_V_14_addr"   --->   Operation 59 'load' 'buf_V_14_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_14_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 60 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_V_15_addr = getelementptr i3 %buf_V_15, i64 0, i64 %outpix_cast"   --->   Operation 61 'getelementptr' 'buf_V_15_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%buf_V_15_load = load i5 %buf_V_15_addr"   --->   Operation 62 'load' 'buf_V_15_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_15_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 63 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf_V_16_addr = getelementptr i3 %buf_V_16, i64 0, i64 %outpix_cast"   --->   Operation 64 'getelementptr' 'buf_V_16_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%buf_V_16_load = load i5 %buf_V_16_addr"   --->   Operation 65 'load' 'buf_V_16_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_16_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 66 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf_V_17_addr = getelementptr i3 %buf_V_17, i64 0, i64 %outpix_cast"   --->   Operation 67 'getelementptr' 'buf_V_17_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%buf_V_17_load = load i5 %buf_V_17_addr"   --->   Operation 68 'load' 'buf_V_17_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_17_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 69 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf_V_18_addr = getelementptr i3 %buf_V_18, i64 0, i64 %outpix_cast"   --->   Operation 70 'getelementptr' 'buf_V_18_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%buf_V_18_load = load i5 %buf_V_18_addr"   --->   Operation 71 'load' 'buf_V_18_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_18_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 72 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buf_V_19_addr = getelementptr i3 %buf_V_19, i64 0, i64 %outpix_cast"   --->   Operation 73 'getelementptr' 'buf_V_19_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%buf_V_19_load = load i5 %buf_V_19_addr"   --->   Operation 74 'load' 'buf_V_19_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_19_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 75 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buf_V_20_addr = getelementptr i3 %buf_V_20, i64 0, i64 %outpix_cast"   --->   Operation 76 'getelementptr' 'buf_V_20_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%buf_V_20_load = load i5 %buf_V_20_addr"   --->   Operation 77 'load' 'buf_V_20_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 78 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_20_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 78 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buf_V_21_addr = getelementptr i3 %buf_V_21, i64 0, i64 %outpix_cast"   --->   Operation 79 'getelementptr' 'buf_V_21_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%buf_V_21_load = load i5 %buf_V_21_addr"   --->   Operation 80 'load' 'buf_V_21_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_21_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 81 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buf_V_22_addr = getelementptr i3 %buf_V_22, i64 0, i64 %outpix_cast"   --->   Operation 82 'getelementptr' 'buf_V_22_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%buf_V_22_load = load i5 %buf_V_22_addr"   --->   Operation 83 'load' 'buf_V_22_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_22_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 84 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buf_V_23_addr = getelementptr i3 %buf_V_23, i64 0, i64 %outpix_cast"   --->   Operation 85 'getelementptr' 'buf_V_23_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%buf_V_23_load = load i5 %buf_V_23_addr"   --->   Operation 86 'load' 'buf_V_23_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_23_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 87 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buf_V_24_addr = getelementptr i3 %buf_V_24, i64 0, i64 %outpix_cast"   --->   Operation 88 'getelementptr' 'buf_V_24_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%buf_V_24_load = load i5 %buf_V_24_addr"   --->   Operation 89 'load' 'buf_V_24_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_24_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 90 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buf_V_25_addr = getelementptr i3 %buf_V_25, i64 0, i64 %outpix_cast"   --->   Operation 91 'getelementptr' 'buf_V_25_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%buf_V_25_load = load i5 %buf_V_25_addr"   --->   Operation 92 'load' 'buf_V_25_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_25_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 93 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_26_addr = getelementptr i3 %buf_V_26, i64 0, i64 %outpix_cast"   --->   Operation 94 'getelementptr' 'buf_V_26_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (2.32ns)   --->   "%buf_V_26_load = load i5 %buf_V_26_addr"   --->   Operation 95 'load' 'buf_V_26_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_26_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 96 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buf_V_27_addr = getelementptr i3 %buf_V_27, i64 0, i64 %outpix_cast"   --->   Operation 97 'getelementptr' 'buf_V_27_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%buf_V_27_load = load i5 %buf_V_27_addr"   --->   Operation 98 'load' 'buf_V_27_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_27_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 99 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buf_V_28_addr = getelementptr i3 %buf_V_28, i64 0, i64 %outpix_cast"   --->   Operation 100 'getelementptr' 'buf_V_28_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%buf_V_28_load = load i5 %buf_V_28_addr"   --->   Operation 101 'load' 'buf_V_28_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_28_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 102 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buf_V_29_addr = getelementptr i3 %buf_V_29, i64 0, i64 %outpix_cast"   --->   Operation 103 'getelementptr' 'buf_V_29_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%buf_V_29_load = load i5 %buf_V_29_addr"   --->   Operation 104 'load' 'buf_V_29_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_29_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 105 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buf_V_30_addr = getelementptr i3 %buf_V_30, i64 0, i64 %outpix_cast"   --->   Operation 106 'getelementptr' 'buf_V_30_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%buf_V_30_load = load i5 %buf_V_30_addr"   --->   Operation 107 'load' 'buf_V_30_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_30_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 108 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buf_V_31_addr = getelementptr i3 %buf_V_31, i64 0, i64 %outpix_cast"   --->   Operation 109 'getelementptr' 'buf_V_31_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (2.32ns)   --->   "%buf_V_31_load = load i5 %buf_V_31_addr"   --->   Operation 110 'load' 'buf_V_31_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln181 = store i3 0, i5 %buf_V_31_addr" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 111 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln174 = store i5 %add_ln174, i5 %outpix" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 112 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 113 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 114 [1/2] (2.32ns)   --->   "%buf_V_load = load i5 %buf_V_addr"   --->   Operation 114 'load' 'buf_V_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%buf_V_1_load = load i5 %buf_V_1_addr"   --->   Operation 115 'load' 'buf_V_1_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%buf_V_2_load = load i5 %buf_V_2_addr"   --->   Operation 116 'load' 'buf_V_2_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%buf_V_3_load = load i5 %buf_V_3_addr"   --->   Operation 117 'load' 'buf_V_3_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%buf_V_4_load = load i5 %buf_V_4_addr"   --->   Operation 118 'load' 'buf_V_4_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 119 [1/2] (2.32ns)   --->   "%buf_V_5_load = load i5 %buf_V_5_addr"   --->   Operation 119 'load' 'buf_V_5_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%buf_V_6_load = load i5 %buf_V_6_addr"   --->   Operation 120 'load' 'buf_V_6_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%buf_V_7_load = load i5 %buf_V_7_addr"   --->   Operation 121 'load' 'buf_V_7_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%buf_V_8_load = load i5 %buf_V_8_addr"   --->   Operation 122 'load' 'buf_V_8_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 123 [1/2] (2.32ns)   --->   "%buf_V_9_load = load i5 %buf_V_9_addr"   --->   Operation 123 'load' 'buf_V_9_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 124 [1/2] (2.32ns)   --->   "%buf_V_10_load = load i5 %buf_V_10_addr"   --->   Operation 124 'load' 'buf_V_10_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%buf_V_11_load = load i5 %buf_V_11_addr"   --->   Operation 125 'load' 'buf_V_11_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%buf_V_12_load = load i5 %buf_V_12_addr"   --->   Operation 126 'load' 'buf_V_12_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%buf_V_13_load = load i5 %buf_V_13_addr"   --->   Operation 127 'load' 'buf_V_13_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 128 [1/2] (2.32ns)   --->   "%buf_V_14_load = load i5 %buf_V_14_addr"   --->   Operation 128 'load' 'buf_V_14_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%buf_V_15_load = load i5 %buf_V_15_addr"   --->   Operation 129 'load' 'buf_V_15_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%buf_V_16_load = load i5 %buf_V_16_addr"   --->   Operation 130 'load' 'buf_V_16_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%buf_V_17_load = load i5 %buf_V_17_addr"   --->   Operation 131 'load' 'buf_V_17_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%buf_V_18_load = load i5 %buf_V_18_addr"   --->   Operation 132 'load' 'buf_V_18_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 133 [1/2] (2.32ns)   --->   "%buf_V_19_load = load i5 %buf_V_19_addr"   --->   Operation 133 'load' 'buf_V_19_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 134 [1/2] (2.32ns)   --->   "%buf_V_20_load = load i5 %buf_V_20_addr"   --->   Operation 134 'load' 'buf_V_20_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%buf_V_21_load = load i5 %buf_V_21_addr"   --->   Operation 135 'load' 'buf_V_21_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 136 [1/2] (2.32ns)   --->   "%buf_V_22_load = load i5 %buf_V_22_addr"   --->   Operation 136 'load' 'buf_V_22_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%buf_V_23_load = load i5 %buf_V_23_addr"   --->   Operation 137 'load' 'buf_V_23_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 138 [1/2] (2.32ns)   --->   "%buf_V_24_load = load i5 %buf_V_24_addr"   --->   Operation 138 'load' 'buf_V_24_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%buf_V_25_load = load i5 %buf_V_25_addr"   --->   Operation 139 'load' 'buf_V_25_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%buf_V_26_load = load i5 %buf_V_26_addr"   --->   Operation 140 'load' 'buf_V_26_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 141 [1/2] (2.32ns)   --->   "%buf_V_27_load = load i5 %buf_V_27_addr"   --->   Operation 141 'load' 'buf_V_27_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 142 [1/2] (2.32ns)   --->   "%buf_V_28_load = load i5 %buf_V_28_addr"   --->   Operation 142 'load' 'buf_V_28_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 143 [1/2] (2.32ns)   --->   "%buf_V_29_load = load i5 %buf_V_29_addr"   --->   Operation 143 'load' 'buf_V_29_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 144 [1/2] (2.32ns)   --->   "%buf_V_30_load = load i5 %buf_V_30_addr"   --->   Operation 144 'load' 'buf_V_30_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%buf_V_31_load = load i5 %buf_V_31_addr"   --->   Operation 145 'load' 'buf_V_31_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 26> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load"   --->   Operation 146 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_V, i96 %p_Result_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:183]   --->   Operation 147 'write' 'write_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc87" [/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 148 'br' 'br_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outpix             (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
outpix_1           (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln174         (icmp             ) [ 011]
empty              (speclooptripcount) [ 000]
add_ln174          (add              ) [ 000]
br_ln174           (br               ) [ 000]
outpix_cast        (zext             ) [ 000]
buf_V_addr         (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_1_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_2_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_3_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_4_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_5_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_6_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_7_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_8_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_9_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_10_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_11_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_12_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_13_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_14_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_15_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_16_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_17_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_18_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_19_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_20_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_21_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_22_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_23_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_24_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_25_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_26_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_27_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_28_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_29_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_30_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_31_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
store_ln174        (store            ) [ 000]
specloopname_ln174 (specloopname     ) [ 000]
buf_V_load         (load             ) [ 000]
buf_V_1_load       (load             ) [ 000]
buf_V_2_load       (load             ) [ 000]
buf_V_3_load       (load             ) [ 000]
buf_V_4_load       (load             ) [ 000]
buf_V_5_load       (load             ) [ 000]
buf_V_6_load       (load             ) [ 000]
buf_V_7_load       (load             ) [ 000]
buf_V_8_load       (load             ) [ 000]
buf_V_9_load       (load             ) [ 000]
buf_V_10_load      (load             ) [ 000]
buf_V_11_load      (load             ) [ 000]
buf_V_12_load      (load             ) [ 000]
buf_V_13_load      (load             ) [ 000]
buf_V_14_load      (load             ) [ 000]
buf_V_15_load      (load             ) [ 000]
buf_V_16_load      (load             ) [ 000]
buf_V_17_load      (load             ) [ 000]
buf_V_18_load      (load             ) [ 000]
buf_V_19_load      (load             ) [ 000]
buf_V_20_load      (load             ) [ 000]
buf_V_21_load      (load             ) [ 000]
buf_V_22_load      (load             ) [ 000]
buf_V_23_load      (load             ) [ 000]
buf_V_24_load      (load             ) [ 000]
buf_V_25_load      (load             ) [ 000]
buf_V_26_load      (load             ) [ 000]
buf_V_27_load      (load             ) [ 000]
buf_V_28_load      (load             ) [ 000]
buf_V_29_load      (load             ) [ 000]
buf_V_30_load      (load             ) [ 000]
buf_V_31_load      (load             ) [ 000]
p_Result_s         (bitconcatenate   ) [ 000]
write_ln183        (write            ) [ 000]
br_ln174           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buf_V_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buf_V_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buf_V_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buf_V_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buf_V_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buf_V_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buf_V_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_22"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buf_V_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_23"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buf_V_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_24"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buf_V_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_25"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buf_V_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_26"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="buf_V_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_27"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="buf_V_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_28"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="buf_V_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_29"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="buf_V_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_30"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="buf_V_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_31"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="outpix_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln183_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="96" slack="0"/>
<pin id="113" dir="0" index="2" bw="96" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln183/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buf_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_V_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buf_V_2_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_2_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="buf_V_3_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_3_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_3_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="buf_V_4_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_4_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_4_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="buf_V_5_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_5_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_5_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="buf_V_6_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_6_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_6_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="buf_V_7_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_7_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_7_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="buf_V_8_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_8_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_8_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="buf_V_9_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_9_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_9_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="buf_V_10_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_10_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_10_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="buf_V_11_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_11_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_11_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="buf_V_12_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_12_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_12_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="buf_V_13_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_13_addr/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_13_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="buf_V_14_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_14_addr/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_14_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="buf_V_15_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_15_addr/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_15_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="buf_V_16_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_16_addr/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_16_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="buf_V_17_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_17_addr/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_17_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="buf_V_18_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_18_addr/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_18_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="buf_V_19_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_19_addr/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="3" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_19_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="buf_V_20_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_20_addr/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_20_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="buf_V_21_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_21_addr/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_21_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="buf_V_22_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_22_addr/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_22_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="buf_V_23_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_23_addr/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_23_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="buf_V_24_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_24_addr/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_24_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="buf_V_25_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_25_addr/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_25_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="buf_V_26_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_26_addr/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_26_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="buf_V_27_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_27_addr/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_27_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="buf_V_28_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_28_addr/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_28_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="buf_V_29_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_29_addr/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_29_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="buf_V_30_addr_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_30_addr/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_30_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="buf_V_31_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_31_addr/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="3" slack="0"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_31_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln0_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="outpix_1_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_1/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln174_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln174_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="outpix_cast_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outpix_cast/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln174_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="5" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_s_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="96" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="3" slack="0"/>
<pin id="631" dir="0" index="4" bw="3" slack="0"/>
<pin id="632" dir="0" index="5" bw="3" slack="0"/>
<pin id="633" dir="0" index="6" bw="3" slack="0"/>
<pin id="634" dir="0" index="7" bw="3" slack="0"/>
<pin id="635" dir="0" index="8" bw="3" slack="0"/>
<pin id="636" dir="0" index="9" bw="3" slack="0"/>
<pin id="637" dir="0" index="10" bw="3" slack="0"/>
<pin id="638" dir="0" index="11" bw="3" slack="0"/>
<pin id="639" dir="0" index="12" bw="3" slack="0"/>
<pin id="640" dir="0" index="13" bw="3" slack="0"/>
<pin id="641" dir="0" index="14" bw="3" slack="0"/>
<pin id="642" dir="0" index="15" bw="3" slack="0"/>
<pin id="643" dir="0" index="16" bw="3" slack="0"/>
<pin id="644" dir="0" index="17" bw="3" slack="0"/>
<pin id="645" dir="0" index="18" bw="3" slack="0"/>
<pin id="646" dir="0" index="19" bw="3" slack="0"/>
<pin id="647" dir="0" index="20" bw="3" slack="0"/>
<pin id="648" dir="0" index="21" bw="3" slack="0"/>
<pin id="649" dir="0" index="22" bw="3" slack="0"/>
<pin id="650" dir="0" index="23" bw="3" slack="0"/>
<pin id="651" dir="0" index="24" bw="3" slack="0"/>
<pin id="652" dir="0" index="25" bw="3" slack="0"/>
<pin id="653" dir="0" index="26" bw="3" slack="0"/>
<pin id="654" dir="0" index="27" bw="3" slack="0"/>
<pin id="655" dir="0" index="28" bw="3" slack="0"/>
<pin id="656" dir="0" index="29" bw="3" slack="0"/>
<pin id="657" dir="0" index="30" bw="3" slack="0"/>
<pin id="658" dir="0" index="31" bw="3" slack="0"/>
<pin id="659" dir="0" index="32" bw="3" slack="0"/>
<pin id="660" dir="1" index="33" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="outpix_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln174_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="706" class="1005" name="buf_V_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="buf_V_1_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="buf_V_2_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="1"/>
<pin id="718" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="buf_V_3_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_3_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="buf_V_4_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_4_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="buf_V_5_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="1"/>
<pin id="733" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_5_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="buf_V_6_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="1"/>
<pin id="738" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_6_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="buf_V_7_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_7_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="buf_V_8_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="1"/>
<pin id="748" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_8_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="buf_V_9_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="1"/>
<pin id="753" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_9_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="buf_V_10_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="1"/>
<pin id="758" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_10_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="buf_V_11_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="1"/>
<pin id="763" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_11_addr "/>
</bind>
</comp>

<comp id="766" class="1005" name="buf_V_12_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="1"/>
<pin id="768" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_12_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="buf_V_13_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="1"/>
<pin id="773" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_13_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="buf_V_14_addr_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="1"/>
<pin id="778" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_14_addr "/>
</bind>
</comp>

<comp id="781" class="1005" name="buf_V_15_addr_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="1"/>
<pin id="783" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_15_addr "/>
</bind>
</comp>

<comp id="786" class="1005" name="buf_V_16_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="1"/>
<pin id="788" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_16_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="buf_V_17_addr_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="1"/>
<pin id="793" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_17_addr "/>
</bind>
</comp>

<comp id="796" class="1005" name="buf_V_18_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="1"/>
<pin id="798" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_18_addr "/>
</bind>
</comp>

<comp id="801" class="1005" name="buf_V_19_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_19_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="buf_V_20_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="1"/>
<pin id="808" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_20_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="buf_V_21_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_21_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="buf_V_22_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_22_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="buf_V_23_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="1"/>
<pin id="823" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_23_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="buf_V_24_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="1"/>
<pin id="828" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_24_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="buf_V_25_addr_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="1"/>
<pin id="833" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_25_addr "/>
</bind>
</comp>

<comp id="836" class="1005" name="buf_V_26_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="1"/>
<pin id="838" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_26_addr "/>
</bind>
</comp>

<comp id="841" class="1005" name="buf_V_27_addr_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="1"/>
<pin id="843" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_27_addr "/>
</bind>
</comp>

<comp id="846" class="1005" name="buf_V_28_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="1"/>
<pin id="848" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_28_addr "/>
</bind>
</comp>

<comp id="851" class="1005" name="buf_V_29_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="1"/>
<pin id="853" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_29_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="buf_V_30_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="1"/>
<pin id="858" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_30_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="buf_V_31_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="1"/>
<pin id="863" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_31_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="104" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="94" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="96" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="94" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="96" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="94" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="96" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="94" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="96" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="96" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="96" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="96" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="94" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="94" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="94" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="94" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="96" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="94" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="96" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="96" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="94" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="94" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="96" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="96" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="94" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="96" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="94" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="96" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="94" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="96" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="94" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="96" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="96" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="94" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="96" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="94" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="96" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="94" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="467" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="96" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="94" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="96" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="58" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="94" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="94" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="96" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="62" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="94" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="96" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="86" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="570" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="92" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="570" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="595"><net_src comp="585" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="596"><net_src comp="585" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="597"><net_src comp="585" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="598"><net_src comp="585" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="599"><net_src comp="585" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="600"><net_src comp="585" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="601"><net_src comp="585" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="602"><net_src comp="585" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="603"><net_src comp="585" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="604"><net_src comp="585" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="605"><net_src comp="585" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="606"><net_src comp="585" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="607"><net_src comp="585" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="608"><net_src comp="585" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="609"><net_src comp="585" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="610"><net_src comp="585" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="611"><net_src comp="585" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="612"><net_src comp="585" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="613"><net_src comp="585" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="614"><net_src comp="585" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="615"><net_src comp="585" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="616"><net_src comp="585" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="617"><net_src comp="585" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="618"><net_src comp="585" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="619"><net_src comp="585" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="620"><net_src comp="585" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="625"><net_src comp="579" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="661"><net_src comp="102" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="662"><net_src comp="558" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="663"><net_src comp="544" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="664"><net_src comp="530" pin="3"/><net_sink comp="626" pin=3"/></net>

<net id="665"><net_src comp="516" pin="3"/><net_sink comp="626" pin=4"/></net>

<net id="666"><net_src comp="502" pin="3"/><net_sink comp="626" pin=5"/></net>

<net id="667"><net_src comp="488" pin="3"/><net_sink comp="626" pin=6"/></net>

<net id="668"><net_src comp="474" pin="3"/><net_sink comp="626" pin=7"/></net>

<net id="669"><net_src comp="460" pin="3"/><net_sink comp="626" pin=8"/></net>

<net id="670"><net_src comp="446" pin="3"/><net_sink comp="626" pin=9"/></net>

<net id="671"><net_src comp="432" pin="3"/><net_sink comp="626" pin=10"/></net>

<net id="672"><net_src comp="418" pin="3"/><net_sink comp="626" pin=11"/></net>

<net id="673"><net_src comp="404" pin="3"/><net_sink comp="626" pin=12"/></net>

<net id="674"><net_src comp="390" pin="3"/><net_sink comp="626" pin=13"/></net>

<net id="675"><net_src comp="376" pin="3"/><net_sink comp="626" pin=14"/></net>

<net id="676"><net_src comp="362" pin="3"/><net_sink comp="626" pin=15"/></net>

<net id="677"><net_src comp="348" pin="3"/><net_sink comp="626" pin=16"/></net>

<net id="678"><net_src comp="334" pin="3"/><net_sink comp="626" pin=17"/></net>

<net id="679"><net_src comp="320" pin="3"/><net_sink comp="626" pin=18"/></net>

<net id="680"><net_src comp="306" pin="3"/><net_sink comp="626" pin=19"/></net>

<net id="681"><net_src comp="292" pin="3"/><net_sink comp="626" pin=20"/></net>

<net id="682"><net_src comp="278" pin="3"/><net_sink comp="626" pin=21"/></net>

<net id="683"><net_src comp="264" pin="3"/><net_sink comp="626" pin=22"/></net>

<net id="684"><net_src comp="250" pin="3"/><net_sink comp="626" pin=23"/></net>

<net id="685"><net_src comp="236" pin="3"/><net_sink comp="626" pin=24"/></net>

<net id="686"><net_src comp="222" pin="3"/><net_sink comp="626" pin=25"/></net>

<net id="687"><net_src comp="208" pin="3"/><net_sink comp="626" pin=26"/></net>

<net id="688"><net_src comp="194" pin="3"/><net_sink comp="626" pin=27"/></net>

<net id="689"><net_src comp="180" pin="3"/><net_sink comp="626" pin=28"/></net>

<net id="690"><net_src comp="166" pin="3"/><net_sink comp="626" pin=29"/></net>

<net id="691"><net_src comp="152" pin="3"/><net_sink comp="626" pin=30"/></net>

<net id="692"><net_src comp="138" pin="3"/><net_sink comp="626" pin=31"/></net>

<net id="693"><net_src comp="124" pin="3"/><net_sink comp="626" pin=32"/></net>

<net id="694"><net_src comp="626" pin="33"/><net_sink comp="110" pin=2"/></net>

<net id="698"><net_src comp="106" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="705"><net_src comp="573" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="117" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="714"><net_src comp="131" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="719"><net_src comp="145" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="724"><net_src comp="159" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="729"><net_src comp="173" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="734"><net_src comp="187" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="739"><net_src comp="201" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="744"><net_src comp="215" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="749"><net_src comp="229" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="754"><net_src comp="243" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="759"><net_src comp="257" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="764"><net_src comp="271" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="769"><net_src comp="285" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="774"><net_src comp="299" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="779"><net_src comp="313" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="784"><net_src comp="327" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="789"><net_src comp="341" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="794"><net_src comp="355" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="799"><net_src comp="369" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="804"><net_src comp="383" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="809"><net_src comp="397" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="814"><net_src comp="411" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="819"><net_src comp="425" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="824"><net_src comp="439" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="829"><net_src comp="453" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="834"><net_src comp="467" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="839"><net_src comp="481" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="844"><net_src comp="495" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="849"><net_src comp="509" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="854"><net_src comp="523" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="859"><net_src comp="537" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="864"><net_src comp="551" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="558" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_V | {1 }
	Port: buf_V_1 | {1 }
	Port: buf_V_2 | {1 }
	Port: buf_V_3 | {1 }
	Port: buf_V_4 | {1 }
	Port: buf_V_5 | {1 }
	Port: buf_V_6 | {1 }
	Port: buf_V_7 | {1 }
	Port: buf_V_8 | {1 }
	Port: buf_V_9 | {1 }
	Port: buf_V_10 | {1 }
	Port: buf_V_11 | {1 }
	Port: buf_V_12 | {1 }
	Port: buf_V_13 | {1 }
	Port: buf_V_14 | {1 }
	Port: buf_V_15 | {1 }
	Port: buf_V_16 | {1 }
	Port: buf_V_17 | {1 }
	Port: buf_V_18 | {1 }
	Port: buf_V_19 | {1 }
	Port: buf_V_20 | {1 }
	Port: buf_V_21 | {1 }
	Port: buf_V_22 | {1 }
	Port: buf_V_23 | {1 }
	Port: buf_V_24 | {1 }
	Port: buf_V_25 | {1 }
	Port: buf_V_26 | {1 }
	Port: buf_V_27 | {1 }
	Port: buf_V_28 | {1 }
	Port: buf_V_29 | {1 }
	Port: buf_V_30 | {1 }
	Port: buf_V_31 | {1 }
	Port: out_V | {2 }
 - Input state : 
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_1 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_2 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_3 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_4 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_5 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_6 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_7 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_8 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_9 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_10 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_11 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_12 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_13 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_14 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_15 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_16 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_17 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_18 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_19 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_20 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_21 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_22 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_23 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_24 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_25 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_26 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_27 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_28 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_29 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_30 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_31 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		outpix_1 : 1
		icmp_ln174 : 2
		add_ln174 : 2
		br_ln174 : 3
		outpix_cast : 2
		buf_V_addr : 3
		buf_V_load : 4
		store_ln181 : 4
		buf_V_1_addr : 3
		buf_V_1_load : 4
		store_ln181 : 4
		buf_V_2_addr : 3
		buf_V_2_load : 4
		store_ln181 : 4
		buf_V_3_addr : 3
		buf_V_3_load : 4
		store_ln181 : 4
		buf_V_4_addr : 3
		buf_V_4_load : 4
		store_ln181 : 4
		buf_V_5_addr : 3
		buf_V_5_load : 4
		store_ln181 : 4
		buf_V_6_addr : 3
		buf_V_6_load : 4
		store_ln181 : 4
		buf_V_7_addr : 3
		buf_V_7_load : 4
		store_ln181 : 4
		buf_V_8_addr : 3
		buf_V_8_load : 4
		store_ln181 : 4
		buf_V_9_addr : 3
		buf_V_9_load : 4
		store_ln181 : 4
		buf_V_10_addr : 3
		buf_V_10_load : 4
		store_ln181 : 4
		buf_V_11_addr : 3
		buf_V_11_load : 4
		store_ln181 : 4
		buf_V_12_addr : 3
		buf_V_12_load : 4
		store_ln181 : 4
		buf_V_13_addr : 3
		buf_V_13_load : 4
		store_ln181 : 4
		buf_V_14_addr : 3
		buf_V_14_load : 4
		store_ln181 : 4
		buf_V_15_addr : 3
		buf_V_15_load : 4
		store_ln181 : 4
		buf_V_16_addr : 3
		buf_V_16_load : 4
		store_ln181 : 4
		buf_V_17_addr : 3
		buf_V_17_load : 4
		store_ln181 : 4
		buf_V_18_addr : 3
		buf_V_18_load : 4
		store_ln181 : 4
		buf_V_19_addr : 3
		buf_V_19_load : 4
		store_ln181 : 4
		buf_V_20_addr : 3
		buf_V_20_load : 4
		store_ln181 : 4
		buf_V_21_addr : 3
		buf_V_21_load : 4
		store_ln181 : 4
		buf_V_22_addr : 3
		buf_V_22_load : 4
		store_ln181 : 4
		buf_V_23_addr : 3
		buf_V_23_load : 4
		store_ln181 : 4
		buf_V_24_addr : 3
		buf_V_24_load : 4
		store_ln181 : 4
		buf_V_25_addr : 3
		buf_V_25_load : 4
		store_ln181 : 4
		buf_V_26_addr : 3
		buf_V_26_load : 4
		store_ln181 : 4
		buf_V_27_addr : 3
		buf_V_27_load : 4
		store_ln181 : 4
		buf_V_28_addr : 3
		buf_V_28_load : 4
		store_ln181 : 4
		buf_V_29_addr : 3
		buf_V_29_load : 4
		store_ln181 : 4
		buf_V_30_addr : 3
		buf_V_30_load : 4
		store_ln181 : 4
		buf_V_31_addr : 3
		buf_V_31_load : 4
		store_ln181 : 4
		store_ln174 : 3
	State 2
		p_Result_s : 1
		write_ln183 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln174_fu_579     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln174_fu_573    |    0    |    9    |
|----------|--------------------------|---------|---------|
|   write  | write_ln183_write_fu_110 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |    outpix_cast_fu_585    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_s_fu_626    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    22   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|buf_V_10_addr_reg_756|    5   |
|buf_V_11_addr_reg_761|    5   |
|buf_V_12_addr_reg_766|    5   |
|buf_V_13_addr_reg_771|    5   |
|buf_V_14_addr_reg_776|    5   |
|buf_V_15_addr_reg_781|    5   |
|buf_V_16_addr_reg_786|    5   |
|buf_V_17_addr_reg_791|    5   |
|buf_V_18_addr_reg_796|    5   |
|buf_V_19_addr_reg_801|    5   |
| buf_V_1_addr_reg_711|    5   |
|buf_V_20_addr_reg_806|    5   |
|buf_V_21_addr_reg_811|    5   |
|buf_V_22_addr_reg_816|    5   |
|buf_V_23_addr_reg_821|    5   |
|buf_V_24_addr_reg_826|    5   |
|buf_V_25_addr_reg_831|    5   |
|buf_V_26_addr_reg_836|    5   |
|buf_V_27_addr_reg_841|    5   |
|buf_V_28_addr_reg_846|    5   |
|buf_V_29_addr_reg_851|    5   |
| buf_V_2_addr_reg_716|    5   |
|buf_V_30_addr_reg_856|    5   |
|buf_V_31_addr_reg_861|    5   |
| buf_V_3_addr_reg_721|    5   |
| buf_V_4_addr_reg_726|    5   |
| buf_V_5_addr_reg_731|    5   |
| buf_V_6_addr_reg_736|    5   |
| buf_V_7_addr_reg_741|    5   |
| buf_V_8_addr_reg_746|    5   |
| buf_V_9_addr_reg_751|    5   |
|  buf_V_addr_reg_706 |    5   |
|  icmp_ln174_reg_702 |    1   |
|    outpix_reg_695   |    5   |
+---------------------+--------+
|        Total        |   166  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_292 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_362 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_376 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_404 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_418 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_432 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_446 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_460 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_474 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_488 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_502 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_516 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_530 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_544 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_558 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   320  ||  50.816 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   50   |    -   |   288  |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |   50   |   166  |   310  |
+-----------+--------+--------+--------+
