{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714236357965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 11:45:57 2024 " "Processing started: Sat Apr 27 11:45:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714236357965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714236357965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714236357966 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714236358144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714236359741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714236359741 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714236359787 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714236359787 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714236364950 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|datad " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|combout " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|datad " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|combout " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""} { "Warning" "WSTA_SCC_NODE" "JUMP2\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datac " "Node \"JUMP2\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365449 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1714236365449 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365462 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1714236365462 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|dataa " "Node \"INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|ADDI2\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|ADDI2\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|ADDI2\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|ADDI2\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714236365480 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1714236365480 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714236366344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714236366394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.180 " "Worst-case setup slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236368771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236368771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 iCLK  " "    0.180               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236368771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236368771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236369248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236369248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 iCLK  " "    0.403               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236369248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236369248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714236369264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714236369281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.695 " "Worst-case minimum pulse width slack is 9.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236369348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236369348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 iCLK  " "    9.695               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236369348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236369348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372196 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236372196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.180  " "Path #1: Setup slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Execute_Memory_Reg:EX_MEM\|Fivebit_dffg:REG_LOC\|s_Q\[0\] " "From Node    : Execute_Memory_Reg:EX_MEM\|Fivebit_dffg:REG_LOC\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.050      3.050  R        clock network delay " "     3.050      3.050  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.232     uTco  Execute_Memory_Reg:EX_MEM\|Fivebit_dffg:REG_LOC\|s_Q\[0\] " "     3.282      0.232     uTco  Execute_Memory_Reg:EX_MEM\|Fivebit_dffg:REG_LOC\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.000 FF  CELL  EX_MEM\|REG_LOC\|s_Q\[0\]\|q " "     3.282      0.000 FF  CELL  EX_MEM\|REG_LOC\|s_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.007      0.725 FF    IC  G_FORWARD\|Equal2~0\|dataa " "     4.007      0.725 FF    IC  G_FORWARD\|Equal2~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.419      0.412 FR  CELL  G_FORWARD\|Equal2~0\|combout " "     4.419      0.412 FR  CELL  G_FORWARD\|Equal2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.654      0.235 RR    IC  G_FORWARD\|Equal2~2\|dataa " "     4.654      0.235 RR    IC  G_FORWARD\|Equal2~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.011      0.357 RR  CELL  G_FORWARD\|Equal2~2\|combout " "     5.011      0.357 RR  CELL  G_FORWARD\|Equal2~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.664      0.653 RR    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:30:MUXI\|o_O~1\|datad " "     5.664      0.653 RR    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:30:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.139 RF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:30:MUXI\|o_O~1\|combout " "     5.803      0.139 RF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:30:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.516      0.713 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O~0\|dataa " "     6.516      0.713 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.940      0.424 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O~0\|combout " "     6.940      0.424 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.216      0.276 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O\|dataa " "     7.216      0.276 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.645      0.429 FR  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O\|combout " "     7.645      0.429 FR  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:1:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.476      0.831 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|dataa " "     8.476      0.831 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.904      0.428 RF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout " "     8.904      0.428 RF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.152      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad " "     9.152      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.277      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout " "     9.277      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.531      0.254 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac " "     9.531      0.254 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.812      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "     9.812      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.064      0.252 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "    10.064      0.252 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.189      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "    10.189      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.439      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "    10.439      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.564      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "    10.564      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.820      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac " "    10.820      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.101      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "    11.101      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.350      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad " "    11.350      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.475      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "    11.475      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.731      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datac " "    11.731      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.012      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout " "    12.012      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.263      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datad " "    12.263      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.388      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout " "    12.388      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.643      0.255 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datac " "    12.643      0.255 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.924      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout " "    12.924      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.173      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad " "    13.173      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.298      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout " "    13.298      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.548      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad " "    13.548      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.673      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout " "    13.673      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.923      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad " "    13.923      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.048      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout " "    14.048      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.297      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad " "    14.297      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.422      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout " "    14.422      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.679      0.257 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac " "    14.679      0.257 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.960      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout " "    14.960      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.375      0.415 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad " "    15.375      0.415 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.500      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout " "    15.500      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.740      0.240 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad " "    15.740      0.240 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.865      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout " "    15.865      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.115      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad " "    16.115      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.240      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout " "    16.240      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.477      0.237 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad " "    16.477      0.237 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.602      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout " "    16.602      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.019      0.417 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad " "    17.019      0.417 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.144      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout " "    17.144      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.395      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datad " "    17.395      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.520      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout " "    17.520      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.771      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad " "    17.771      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.896      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout " "    17.896      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.147      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datad " "    18.147      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.272      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout " "    18.272      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.523      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad " "    18.523      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout " "    18.648      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.898      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad " "    18.898      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.023      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout " "    19.023      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.273      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad " "    19.273      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.398      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout " "    19.398      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.635      0.237 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datad " "    19.635      0.237 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.760      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout " "    19.760      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.018      0.258 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac " "    20.018      0.258 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.299      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout " "    20.299      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.556      0.257 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac " "    20.556      0.257 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.837      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout " "    20.837      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.092      0.255 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~187\|datac " "    21.092      0.255 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~187\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.373      0.281 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~187\|combout " "    21.373      0.281 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.598      0.225 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~189\|datad " "    21.598      0.225 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~189\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.723      0.125 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~189\|combout " "    21.723      0.125 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~189\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.956      0.233 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~191\|datac " "    21.956      0.233 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~191\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.236      0.280 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~191\|combout " "    22.236      0.280 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.463      0.227 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~192\|datad " "    22.463      0.227 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~192\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.588      0.125 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~192\|combout " "    22.588      0.125 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~192\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.844      0.256 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]~0\|datac " "    22.844      0.256 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      0.280 FF  CELL  EX_MEM\|REG_ALURESULT\|s_Q\[31\]~0\|combout " "    23.124      0.280 FF  CELL  EX_MEM\|REG_ALURESULT\|s_Q\[31\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d " "    23.124      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.228      0.104 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    23.228      0.104 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.378      3.378  R        clock network delay " "    23.378      3.378  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.410      0.032           clock pessimism removed " "    23.410      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.390     -0.020           clock uncertainty " "    23.390     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.408      0.018     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    23.408      0.018     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.228 " "Data Arrival Time  :    23.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.408 " "Data Required Time :    23.408" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372198 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236372198 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236372741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.403  " "Path #1: Hold slack is 0.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      2.945  R        clock network delay " "     2.945      2.945  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.232     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     3.177      0.232     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|q " "     3.177      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.000 FF    IC  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac " "     3.177      0.000 FF    IC  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      0.361 FF  CELL  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     3.538      0.361 FF  CELL  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|d " "     3.538      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.614      0.076 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     3.614      0.076 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      3.057  R        clock network delay " "     3.057      3.057  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025     -0.032           clock pessimism removed " "     3.025     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025      0.000           clock uncertainty " "     3.025      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.186      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     3.211      0.186      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.614 " "Data Arrival Time  :     3.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.211 " "Data Required Time :     3.211" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.403  " "Slack              :     0.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236372741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236372741 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714236372743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714236372908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714236380206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.504 " "Worst-case setup slack is 1.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236384661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236384661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.504               0.000 iCLK  " "    1.504               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236384661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236384661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236385103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236385103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 iCLK  " "    0.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236385103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236385103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714236385108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714236385113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.730 " "Worst-case minimum pulse width slack is 9.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236385177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236385177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 iCLK  " "    9.730               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236385177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236385177 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.504 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.504" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236387914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.504  " "Path #1: Setup slack is 1.504 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSregister:G_REG\|Nbit_reg:\\regi:22:REG\|dffg:\\G_NBit_Reg:3:REG\|s_Q " "From Node    : MIPSregister:G_REG\|Nbit_reg:\\regi:22:REG\|dffg:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\|s_Q\[8\] " "To Node      : Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.876      2.876  F        clock network delay " "    12.876      2.876  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.089      0.213     uTco  MIPSregister:G_REG\|Nbit_reg:\\regi:22:REG\|dffg:\\G_NBit_Reg:3:REG\|s_Q " "    13.089      0.213     uTco  MIPSregister:G_REG\|Nbit_reg:\\regi:22:REG\|dffg:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.089      0.000 FF  CELL  G_REG\|\\regi:22:REG\|\\G_NBit_Reg:3:REG\|s_Q\|q " "    13.089      0.000 FF  CELL  G_REG\|\\regi:22:REG\|\\G_NBit_Reg:3:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.432      0.343 FF    IC  G_REG\|mux1\|mx_out\[3\]~569\|datab " "    13.432      0.343 FF    IC  G_REG\|mux1\|mx_out\[3\]~569\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.810      0.378 FF  CELL  G_REG\|mux1\|mx_out\[3\]~569\|combout " "    13.810      0.378 FF  CELL  G_REG\|mux1\|mx_out\[3\]~569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.411      0.601 FF    IC  G_REG\|mux1\|mx_out\[3\]~570\|datad " "    14.411      0.601 FF    IC  G_REG\|mux1\|mx_out\[3\]~570\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.545      0.134 FR  CELL  G_REG\|mux1\|mx_out\[3\]~570\|combout " "    14.545      0.134 FR  CELL  G_REG\|mux1\|mx_out\[3\]~570\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.429      0.884 RR    IC  G_REG\|mux1\|mx_out\[3\]~573\|datac " "    15.429      0.884 RR    IC  G_REG\|mux1\|mx_out\[3\]~573\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.694      0.265 RR  CELL  G_REG\|mux1\|mx_out\[3\]~573\|combout " "    15.694      0.265 RR  CELL  G_REG\|mux1\|mx_out\[3\]~573\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.881      0.187 RR    IC  G_REG\|mux1\|mx_out\[3\]~576\|datac " "    15.881      0.187 RR    IC  G_REG\|mux1\|mx_out\[3\]~576\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.126      0.245 RF  CELL  G_REG\|mux1\|mx_out\[3\]~576\|combout " "    16.126      0.245 RF  CELL  G_REG\|mux1\|mx_out\[3\]~576\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.340      0.214 FF    IC  G_REG\|mux1\|mx_out\[3\]~581\|datac " "    16.340      0.214 FF    IC  G_REG\|mux1\|mx_out\[3\]~581\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.592      0.252 FF  CELL  G_REG\|mux1\|mx_out\[3\]~581\|combout " "    16.592      0.252 FF  CELL  G_REG\|mux1\|mx_out\[3\]~581\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.799      0.207 FF    IC  G_REG\|mux1\|mx_out\[3\]~584\|datad " "    16.799      0.207 FF    IC  G_REG\|mux1\|mx_out\[3\]~584\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.933      0.134 FR  CELL  G_REG\|mux1\|mx_out\[3\]~584\|combout " "    16.933      0.134 FR  CELL  G_REG\|mux1\|mx_out\[3\]~584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.889      0.956 RR    IC  G_BRANCH\|Equal0~1\|datac " "    17.889      0.956 RR    IC  G_BRANCH\|Equal0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.132      0.243 RF  CELL  G_BRANCH\|Equal0~1\|combout " "    18.132      0.243 RF  CELL  G_BRANCH\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.375      0.243 FF    IC  G_BRANCH\|Equal0~4\|datab " "    18.375      0.243 FF    IC  G_BRANCH\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.684      0.309 FF  CELL  G_BRANCH\|Equal0~4\|combout " "    18.684      0.309 FF  CELL  G_BRANCH\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.934      0.250 FF    IC  G_BRANCH\|Equal0~20\|dataa " "    18.934      0.250 FF    IC  G_BRANCH\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.247      0.313 FF  CELL  G_BRANCH\|Equal0~20\|combout " "    19.247      0.313 FF  CELL  G_BRANCH\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.482      0.235 FF    IC  G_BRANCH\|o_zero~0\|datac " "    19.482      0.235 FF    IC  G_BRANCH\|o_zero~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.719      0.237 FR  CELL  G_BRANCH\|o_zero~0\|combout " "    19.719      0.237 FR  CELL  G_BRANCH\|o_zero~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.279      1.560 RR    IC  IF_D\|REG0\|s_Q\[8\]~3\|datac " "    21.279      1.560 RR    IC  IF_D\|REG0\|s_Q\[8\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.524      0.245 RF  CELL  IF_D\|REG0\|s_Q\[8\]~3\|combout " "    21.524      0.245 RF  CELL  IF_D\|REG0\|s_Q\[8\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.524      0.000 FF    IC  IF_D\|REG0\|s_Q\[8\]\|d " "    21.524      0.000 FF    IC  IF_D\|REG0\|s_Q\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.614      0.090 FF  CELL  Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\|s_Q\[8\] " "    21.614      0.090 FF  CELL  Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.091      3.091  R        clock network delay " "    23.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.119      0.028           clock pessimism removed " "    23.119      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.099     -0.020           clock uncertainty " "    23.099     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.118      0.019     uTsu  Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\|s_Q\[8\] " "    23.118      0.019     uTsu  Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG0\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.614 " "Data Arrival Time  :    21.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.118 " "Data Required Time :    23.118" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.504  " "Slack              :     1.504 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236387915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236387915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236388456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.354  " "Path #1: Hold slack is 0.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.675      2.675  R        clock network delay " "     2.675      2.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.888      0.213     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     2.888      0.213     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.888      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|q " "     2.888      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.888      0.000 FF    IC  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac " "     2.888      0.000 FF    IC  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.319 FF  CELL  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     3.207      0.319 FF  CELL  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|d " "     3.207      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.272      0.065 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     3.272      0.065 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      2.775  R        clock network delay " "     2.775      2.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747     -0.028           clock pessimism removed " "     2.747     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.747      0.000           clock uncertainty " "     2.747      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      0.171      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     2.918      0.171      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.272 " "Data Arrival Time  :     3.272" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.918 " "Data Required Time :     2.918" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.354  " "Slack              :     0.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236388456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236388456 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714236388458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.864 " "Worst-case setup slack is 4.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.864               0.000 iCLK  " "    4.864               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236391117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 iCLK  " "    0.183               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236391564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714236391570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714236391575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.369 " "Worst-case minimum pulse width slack is 9.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.369               0.000 iCLK  " "    9.369               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714236391642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714236391642 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.864 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.864" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394377 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236394377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.864  " "Path #1: Setup slack is 4.864 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPSregister:G_REG\|Nbit_reg:\\regi:25:REG\|dffg:\\G_NBit_Reg:4:REG\|s_Q " "From Node    : MIPSregister:G_REG\|Nbit_reg:\\regi:25:REG\|dffg:\\G_NBit_Reg:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.053      2.053  F        clock network delay " "    12.053      2.053  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.158      0.105     uTco  MIPSregister:G_REG\|Nbit_reg:\\regi:25:REG\|dffg:\\G_NBit_Reg:4:REG\|s_Q " "    12.158      0.105     uTco  MIPSregister:G_REG\|Nbit_reg:\\regi:25:REG\|dffg:\\G_NBit_Reg:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.158      0.000 FF  CELL  G_REG\|\\regi:25:REG\|\\G_NBit_Reg:4:REG\|s_Q\|q " "    12.158      0.000 FF  CELL  G_REG\|\\regi:25:REG\|\\G_NBit_Reg:4:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.312      0.154 FF    IC  G_REG\|mux2\|mx_out\[4\]~547\|datad " "    12.312      0.154 FF    IC  G_REG\|mux2\|mx_out\[4\]~547\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.375      0.063 FF  CELL  G_REG\|mux2\|mx_out\[4\]~547\|combout " "    12.375      0.063 FF  CELL  G_REG\|mux2\|mx_out\[4\]~547\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.592      0.217 FF    IC  G_REG\|mux2\|mx_out\[4\]~548\|dataa " "    12.592      0.217 FF    IC  G_REG\|mux2\|mx_out\[4\]~548\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.785      0.193 FF  CELL  G_REG\|mux2\|mx_out\[4\]~548\|combout " "    12.785      0.193 FF  CELL  G_REG\|mux2\|mx_out\[4\]~548\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.657      0.872 FF    IC  G_REG\|mux2\|mx_out\[4\]~551\|datac " "    13.657      0.872 FF    IC  G_REG\|mux2\|mx_out\[4\]~551\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.790      0.133 FF  CELL  G_REG\|mux2\|mx_out\[4\]~551\|combout " "    13.790      0.133 FF  CELL  G_REG\|mux2\|mx_out\[4\]~551\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.900      0.110 FF    IC  G_REG\|mux2\|mx_out\[4\]~554\|datac " "    13.900      0.110 FF    IC  G_REG\|mux2\|mx_out\[4\]~554\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.033      0.133 FF  CELL  G_REG\|mux2\|mx_out\[4\]~554\|combout " "    14.033      0.133 FF  CELL  G_REG\|mux2\|mx_out\[4\]~554\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.169      0.136 FF    IC  G_REG\|mux2\|mx_out\[4\]~564\|dataa " "    14.169      0.136 FF    IC  G_REG\|mux2\|mx_out\[4\]~564\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.362      0.193 FF  CELL  G_REG\|mux2\|mx_out\[4\]~564\|combout " "    14.362      0.193 FF  CELL  G_REG\|mux2\|mx_out\[4\]~564\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.504      0.142 FF    IC  G_BRANCH\|Equal0~2\|datab " "    14.504      0.142 FF    IC  G_BRANCH\|Equal0~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.711      0.207 FF  CELL  G_BRANCH\|Equal0~2\|combout " "    14.711      0.207 FF  CELL  G_BRANCH\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.105      0.394 FF    IC  G_BRANCH\|Equal0~4\|dataa " "    15.105      0.394 FF    IC  G_BRANCH\|Equal0~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.278      0.173 FF  CELL  G_BRANCH\|Equal0~4\|combout " "    15.278      0.173 FF  CELL  G_BRANCH\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.413      0.135 FF    IC  G_BRANCH\|Equal0~20\|dataa " "    15.413      0.135 FF    IC  G_BRANCH\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.586      0.173 FF  CELL  G_BRANCH\|Equal0~20\|combout " "    15.586      0.173 FF  CELL  G_BRANCH\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.709      0.123 FF    IC  G_BRANCH\|o_zero~0\|datac " "    15.709      0.123 FF    IC  G_BRANCH\|o_zero~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.842      0.133 FF  CELL  G_BRANCH\|o_zero~0\|combout " "    15.842      0.133 FF  CELL  G_BRANCH\|o_zero~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.764      0.922 FF    IC  G_MUX_FIRST\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac " "    16.764      0.922 FF    IC  G_MUX_FIRST\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.897      0.133 FF  CELL  G_MUX_FIRST\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout " "    16.897      0.133 FF  CELL  G_MUX_FIRST\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.897      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:9:REG\|s_Q\|d " "    16.897      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:9:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.947      0.050 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "    16.947      0.050 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.805      1.805  R        clock network delay " "    21.805      1.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.824      0.019           clock pessimism removed " "    21.824      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.804     -0.020           clock uncertainty " "    21.804     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.811      0.007     uTsu  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "    21.811      0.007     uTsu  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.947 " "Data Arrival Time  :    16.947" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.811 " "Data Required Time :    21.811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.864  " "Slack              :     4.864 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394378 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236394378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236394909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.183  " "Path #1: Hold slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      1.563  R        clock network delay " "     1.563      1.563  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      0.105     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     1.668      0.105     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      0.000 RR  CELL  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|q " "     1.668      0.000 RR  CELL  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      0.000 RR    IC  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac " "     1.668      0.000 RR    IC  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      0.171 RR  CELL  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     1.839      0.171 RR  CELL  G_MUX_FIRST\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      0.000 RR    IC  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|d " "     1.839      0.000 RR    IC  PC_REG\|REG\|\\G_NBit_Reg:0:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.870      0.031 RR  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     1.870      0.031 RR  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.623      1.623  R        clock network delay " "     1.623      1.623  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603     -0.020           clock pessimism removed " "     1.603     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603      0.000           clock uncertainty " "     1.603      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.687      0.084      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q " "     1.687      0.084      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.870 " "Data Arrival Time  :     1.870" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.687 " "Data Required Time :     1.687" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714236394909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714236394909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714236398275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714236401084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1807 " "Peak virtual memory: 1807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714236401620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 11:46:41 2024 " "Processing ended: Sat Apr 27 11:46:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714236401620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714236401620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714236401620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714236401620 ""}
