# Circuits

Resulting circuit from RL.

1. Logical State Preparation in [logical-state-preparation](logical-state-preparation)

2. Verification Circuit Synthesis [verification-circuit-synthesis](verification-circuit-synthesis)

3. Fault-tolerant Logical State Preparation [ft-logical-state-preparation](ft-logical-state-preparation)
