Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 458b95beae8e49dca08af74bec2f4b3b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port start_pg [P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cpu_sim_time_synth.sdf", for root module "cpu_sim/CPU".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cpu_sim_time_synth.sdf", for root module "cpu_sim/CPU".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Ifetc32_Uart
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.prgrom__bindec
Compiling module xil_defaultlib.prgrom__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b010101,RDA...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b0100000,I...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b010011,IN...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.prgrom__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.prgrom__blk_mem_gen_top
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.prgrom__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.prgrom
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.ProgramROM_UART
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.clkout_cpu
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.clkout_upg
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.decode32
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.leds
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.show
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_pselect_f_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_address_de...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_slave_atta...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_lite_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_baudrate
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cdc_sync
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_i...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_cntr_incr_...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_dynshreg_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_r...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_srl_fifo_f
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_t...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_uartlite_c...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart_axi_uartli...
Compiling module xil_defaultlib.uart_bmpg_0__axi_uart
Compiling module xil_defaultlib.uart_bmpg_0__uart_bmpg
Compiling module xil_defaultlib.uart_bmpg_0__upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module xil_defaultlib.RAM__bindec
Compiling module xil_defaultlib.RAM__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.RAM__blk_mem_gen_prim_width__par...
Compiling module xil_defaultlib.RAM__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM__blk_mem_gen_top
Compiling module xil_defaultlib.RAM__blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.RAM__blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmem32_uart
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_time_synth
