[![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=25&pause=1000&color=873CF7&center=true&vCenter=true&width=800&height=100&lines=Hi+there!%F0%9F%91%8B+I'm+The+StackedArchitect;RTL+Design+%26+Digital+Verification+Engineer)](https://git.io/typing-svg)

As a final-year Electrical & Electronics Engineering student with a Minor in Computer Science, my primary passion lies in the world of computer architecture and RTL design. I am driven by the challenge of designing digital systems from the ground up‚Äîfrom writing Verilog for custom processors to verifying logic on FPGAs. While I enjoy building full-stack applications, my core focus is on the hardware that makes it all possible

- üî≠ I‚Äôm currently exploring **advanced RTL design for FPGAs** and **digital verification methodologies**.
- üå± My core interests are **CPU Architecture, SoC Design, and High-Performance Computing**.
- ‚ö° I believe in a meticulous approach to design, focusing on **performance, efficiency, and robust verification**.

<br>

---

### üõ†Ô∏è My Technical Toolkit

<div align="center">

**Hardware & Architecture**<br>
<a href="#"><img src="https://img.shields.io/badge/Verilog-8E44AD?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog"/></a>
<a href="#"><img src="https://img.shields.io/badge/Vivado-592782?style=for-the-badge" alt="Vivado"/></a>
<a href="#"><img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python"/></a>
<a href="#"><img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white" alt="C"/></a>
<a href="#"><img src="https://img.shields.io/badge/RISC--V-B71C1C?style=for-the-badge" alt="RISC-V"/></a>

**Software & Full-Stack**<br>
<a href="#"><img src="https://img.shields.io/badge/TypeScript-3178C6?style=for-the-badge&logo=typescript&logoColor=white" alt="TypeScript"/></a>
<a href="#"><img src="https://img.shields.io/badge/Java-007396?style=for-the-badge&logo=java&logoColor=white" alt="Java"/></a>
<a href="#"><img src="https://img.shields.io/badge/React-20232A?style=for-the-badge&logo=react&logoColor=61DAFB" alt="React"/></a>
<a href="#"><img src="https://img.shields.io/badge/Node.js-339933?style=for-the-badge&logo=nodedotjs&logoColor=white" alt="Node.js"/></a>

**Databases, Tools & Platforms**<br>
<a href="#"><img src="https://img.shields.io/badge/MySQL-4479A1?style=for-the-badge&logo=mysql&logoColor=white" alt="MySQL"/></a>
<a href="#"><img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white" alt="Git"/></a>

</div>

<br>

---

### üèóÔ∏è Featured Hardware & Software Projects

A selection of projects showcasing my experience from digital logic to full-stack applications.

<details>
  <summary><strong>Fault-Tolerant RISC-V Processor (Verilog)</strong></summary>
  <br>
  <p>A fault-tolerant, pipelined RISC-V processor featuring Triple Modular Redundancy (TMR) and SECDED memory protection. A deep-dive into reliable computer architecture, designed for synthesis and verification.</p>
  <p>
    <img src="https://img.shields.io/badge/Verilog-8E44AD?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog"/>
    <img src="https://img.shields.io/badge/Vivado-592782?style=for-the-badge" alt="Vivado"/>
    <img src="https://img.shields.io/badge/Architecture-B71C1C?style=for-the-badge" alt="Architecture"/>
    <img src="https://img.shields.io/badge/Fault_Tolerance-D35400?style=for-the-badge" alt="Fault Tolerance"/>
  </p>
  <a href="https://github.com/StackedArchitect/Fault-Tolerant-RISCV"><strong>View Repository &rarr;</strong></a>
</details>

<details>
  <summary><strong>MIPS 32-Bit Pipelined CPU (Verilog)</strong></summary>
  <br>
  <p>A custom 32-bit pipelined RISC processor in Verilog, featuring a 5-stage pipeline, hazard detection, and data forwarding. This project demonstrates core CPU concepts and was verified using Python testbenches.</p>
  <p>
    <img src="https://img.shields.io/badge/Verilog-8E44AD?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog"/>
    <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python"/>
    <img src="https://img.shields.io/badge/MIPS-B71C1C?style=for-the-badge" alt="MIPS"/>
    <img src="https://img.shields.io/badge/CPU_Design-D35400?style=for-the-badge" alt="CPU Design"/>
  </p>
  <a href="https://github.com/StackedArchitect/MIPS32Bit-Pipelined-CPU"><strong>View Repository &rarr;</strong></a>
</details>

<details>
  <summary><strong>Elucidra - AI-Powered Learning SaaS App (TypeScript)</strong></summary>
  <br>
  <p>A modern AI-powered learning platform (SaaS) that lets users interact with intelligent virtual tutors in real time. Demonstrates full-stack development and system integration skills.</p>
  <p>
    <img src="https://img.shields.io/badge/TypeScript-3178C6?style=for-the-badge&logo=typescript&logoColor=white" alt="TypeScript"/>
    <img src="https://img.shields.io/badge/React-20232A?style=for-the-badge&logo=react&logoColor=61DAFB" alt="React"/>
    <img src="https://img.shields.io/badge/AI/ML-4CAF50?style=for-the-badge" alt="AI/ML"/>
    <img src="https://img.shields.io/badge/SaaS-17A2B8?style=for-the-badge" alt="SaaS"/>
  </p>
  <a href="https://github.com/StackedArchitect/SaaS-App"><strong>View Repository &rarr;</strong></a>
</details>

---

#### üìä My GitHub Stats

<p align="center">
  <img align="center" src="https://github-readme-stats.vercel.app/api?username=StackedArchitect&show_icons=true&locale=en&theme=transparent&hide_border=true&rank_icon=github" alt="StackedArchitect's GitHub Stats" />
  <img align="center" src="https://github-readme-stats.vercel.app/api/top-langs?username=StackedArchitect&layout=compact&locale=en&theme=transparent&hide_border=true" alt="StackedArchitect's Top Languages" />
</p>

<br>

---
