

================================================================
== Vivado HLS Report for 'guess_edu'
================================================================
* Date:           Thu Jun 20 17:35:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pred_ctrl_sep_array_sep_burst_V02
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1335|  1335|  1335|  1335|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_u_educated  |    11|    11|         1|          -|          -|    12|    no    |
        |- u_educated_cal_1   |     6|     6|         2|          -|          -|     3|    no    |
        |- u_educated_cal_2   |    18|    18|         2|          -|          -|     9|    no    |
        |- roh_educated_row   |  1296|  1296|       108|          -|          -|    12|    no    |
        | + roh_educated_col  |    96|    96|         8|          -|          -|    12|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     190|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |        0|      -|      64|       6|    -|
|Multiplexer      |        -|      -|       -|     331|    -|
|Register         |        -|      -|     297|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     716|     876|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |predictive_controbkb_U30  |predictive_controbkb  |        0|      2|  227|  214|
    |predictive_controcud_U31  |predictive_controcud  |        0|      3|  128|  135|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  355|  349|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |u_educated_U  |guess_edu_u_educaibs  |        0|  64|   6|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   6|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |col_4_fu_352_p2         |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_266_p2           |     +    |      0|  0|  12|           4|           1|
    |i_4_fu_278_p2           |     +    |      0|  0|  12|           4|           1|
    |indvarinc_fu_238_p2     |     +    |      0|  0|  12|           4|           1|
    |row_14_fu_306_p2        |     +    |      0|  0|  12|           4|           1|
    |tmp_72_fu_284_p2        |     +    |      0|  0|  12|           4|           2|
    |tmp_78_fu_364_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_75_fu_336_p2        |     -    |      0|  0|  16|           9|           9|
    |exitcond1_fu_300_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_272_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_255_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_346_p2      |   icmp   |      0|  0|   9|           4|           4|
    |tmp_77_fu_358_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_s_fu_249_p2         |   icmp   |      0|  0|   9|           4|           4|
    |temp_value_1_fu_388_p3  |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 190|          67|          81|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |U_KK_a_address0       |   15|          3|    4|         12|
    |ap_NS_fsm             |  121|         26|    1|         26|
    |ap_return             |    9|          2|   32|         64|
    |col_reg_210           |    9|          2|    4|          8|
    |educated_rho_reg_174  |    9|          2|   32|         64|
    |grp_fu_221_opcode     |   15|          3|    2|          6|
    |grp_fu_221_p0         |   21|          4|   32|        128|
    |grp_fu_221_p1         |   15|          3|   32|         96|
    |grp_fu_229_p0         |   15|          3|   32|         96|
    |grp_fu_229_p1         |   15|          3|   32|         96|
    |i1_reg_162            |    9|          2|    4|          8|
    |i_reg_151             |    9|          2|    4|          8|
    |invdar_reg_140        |    9|          2|    4|          8|
    |row_reg_186           |    9|          2|    4|          8|
    |temp_value_reg_198    |    9|          2|   32|         64|
    |u_educated_address0   |   27|          5|    4|         20|
    |u_educated_d0         |   15|          3|   32|         96|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  331|         69|  287|        808|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |V_Gen_a_cpy_load_reg_475  |  32|   0|   32|          0|
    |ap_CS_fsm                 |  25|   0|   25|          0|
    |ap_return_preg            |  32|   0|   32|          0|
    |col_4_reg_450             |   4|   0|    4|          0|
    |col_reg_210               |   4|   0|    4|          0|
    |educated_rho_reg_174      |  32|   0|   32|          0|
    |i1_reg_162                |   4|   0|    4|          0|
    |i_3_reg_416               |   4|   0|    4|          0|
    |i_4_reg_424               |   4|   0|    4|          0|
    |i_reg_151                 |   4|   0|    4|          0|
    |invdar_reg_140            |   4|   0|    4|          0|
    |reg_233                   |  32|   0|   32|          0|
    |row_14_reg_437            |   4|   0|    4|          0|
    |row_reg_186               |   4|   0|    4|          0|
    |temp_value_2_reg_495      |  32|   0|   32|          0|
    |temp_value_reg_198        |  32|   0|   32|          0|
    |tmp_71_reg_406            |   4|   0|   64|         60|
    |tmp_75_reg_442            |   7|   0|    9|          2|
    |tmp_77_reg_455            |   1|   0|    1|          0|
    |u_educated_load_reg_480   |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 297|   0|  359|         62|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_return             | out |   32| ap_ctrl_hs |   guess_edu  | return value |
|U_KK_a_address0       | out |    4|  ap_memory |    U_KK_a    |     array    |
|U_KK_a_ce0            | out |    1|  ap_memory |    U_KK_a    |     array    |
|U_KK_a_q0             |  in |   32|  ap_memory |    U_KK_a    |     array    |
|V_Gen_a_cpy_address0  | out |    8|  ap_memory |  V_Gen_a_cpy |     array    |
|V_Gen_a_cpy_ce0       | out |    1|  ap_memory |  V_Gen_a_cpy |     array    |
|V_Gen_a_cpy_q0        |  in |   32|  ap_memory |  V_Gen_a_cpy |     array    |
|U_unc_kk_address0     | out |    4|  ap_memory |   U_unc_kk   |     array    |
|U_unc_kk_ce0          | out |    1|  ap_memory |   U_unc_kk   |     array    |
|U_unc_kk_q0           |  in |   32|  ap_memory |   U_unc_kk   |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond3)
	5  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
	7  / (exitcond2)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond1)
8 --> 
	9  / (!exitcond)
	16  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%u_educated = alloca [12 x float], align 16" [guess_edu.cpp:15]   --->   Operation 26 'alloca' 'u_educated' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "br label %meminst"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]" [guess_edu.cpp:15]   --->   Operation 28 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%indvarinc = add i4 %invdar, 1" [guess_edu.cpp:15]   --->   Operation 29 'add' 'indvarinc' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = zext i4 %invdar to i64" [guess_edu.cpp:15]   --->   Operation 30 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%u_educated_addr = getelementptr [12 x float]* %u_educated, i64 0, i64 %tmp" [guess_edu.cpp:15]   --->   Operation 31 'getelementptr' 'u_educated_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %u_educated_addr, align 4" [guess_edu.cpp:15]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 33 [1/1] (0.72ns)   --->   "%tmp_s = icmp eq i4 %invdar, -5" [guess_edu.cpp:15]   --->   Operation 33 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_u_educated_st)"   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader11.preheader, label %meminst" [guess_edu.cpp:15]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.65ns)   --->   "br label %.preheader11" [guess_edu.cpp:18]   --->   Operation 37 'br' <Predicate = (tmp_s)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_3, %1 ], [ -7, %.preheader11.preheader ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.72ns)   --->   "%exitcond3 = icmp eq i4 %i, -4" [guess_edu.cpp:18]   --->   Operation 39 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 40 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %1" [guess_edu.cpp:18]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_71 = zext i4 %i to i64" [guess_edu.cpp:20]   --->   Operation 42 'zext' 'tmp_71' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%U_KK_a_addr = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_71" [guess_edu.cpp:20]   --->   Operation 43 'getelementptr' 'U_KK_a_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.67ns)   --->   "%U_KK_a_load = load float* %U_KK_a_addr, align 4" [guess_edu.cpp:20]   --->   Operation 44 'load' 'U_KK_a_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 45 [1/1] (0.79ns)   --->   "%i_3 = add i4 %i, 1" [guess_edu.cpp:18]   --->   Operation 45 'add' 'i_3' <Predicate = (!exitcond3)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.65ns)   --->   "br label %.preheader4" [guess_edu.cpp:25]   --->   Operation 46 'br' <Predicate = (exitcond3)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str26) nounwind" [guess_edu.cpp:19]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.67ns)   --->   "%U_KK_a_load = load float* %U_KK_a_addr, align 4" [guess_edu.cpp:20]   --->   Operation 48 'load' 'U_KK_a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%u_educated_addr_1 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_71" [guess_edu.cpp:20]   --->   Operation 49 'getelementptr' 'u_educated_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.67ns)   --->   "store float %U_KK_a_load, float* %u_educated_addr_1, align 4" [guess_edu.cpp:20]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader11" [guess_edu.cpp:18]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.47>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i_4, %2 ], [ 0, %.preheader4.preheader ]"   --->   Operation 52 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %i1, -7" [guess_edu.cpp:25]   --->   Operation 53 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 54 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%i_4 = add i4 %i1, 1" [guess_edu.cpp:25]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [guess_edu.cpp:25]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.79ns)   --->   "%tmp_72 = add i4 %i1, 3" [guess_edu.cpp:28]   --->   Operation 57 'add' 'tmp_72' <Predicate = (!exitcond2)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_73 = zext i4 %tmp_72 to i64" [guess_edu.cpp:28]   --->   Operation 58 'zext' 'tmp_73' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%U_KK_a_addr_1 = getelementptr [12 x float]* %U_KK_a, i64 0, i64 %tmp_73" [guess_edu.cpp:28]   --->   Operation 59 'getelementptr' 'U_KK_a_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.67ns)   --->   "%U_KK_a_load_1 = load float* %U_KK_a_addr_1, align 4" [guess_edu.cpp:28]   --->   Operation 60 'load' 'U_KK_a_load_1' <Predicate = (!exitcond2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 61 [1/1] (0.65ns)   --->   "br label %.preheader" [guess_edu.cpp:40]   --->   Operation 61 'br' <Predicate = (exitcond2)> <Delay = 0.65>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str127) nounwind" [guess_edu.cpp:26]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.67ns)   --->   "%U_KK_a_load_1 = load float* %U_KK_a_addr_1, align 4" [guess_edu.cpp:28]   --->   Operation 63 'load' 'U_KK_a_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_74 = zext i4 %i1 to i64" [guess_edu.cpp:28]   --->   Operation 64 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%u_educated_addr_2 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_74" [guess_edu.cpp:28]   --->   Operation 65 'getelementptr' 'u_educated_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.67ns)   --->   "store float %U_KK_a_load_1, float* %u_educated_addr_2, align 4" [guess_edu.cpp:28]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader4" [guess_edu.cpp:25]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.79>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%educated_rho = phi float [ %educated_rho_1, %5 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 68 'phi' 'educated_rho' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%row = phi i4 [ %row_14, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.72ns)   --->   "%exitcond1 = icmp eq i4 %row, -4" [guess_edu.cpp:40]   --->   Operation 70 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 71 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.79ns)   --->   "%row_14 = add i4 %row, 1" [guess_edu.cpp:40]   --->   Operation 72 'add' 'row_14' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %3" [guess_edu.cpp:40]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str228) nounwind" [guess_edu.cpp:41]   --->   Operation 74 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str228)" [guess_edu.cpp:41]   --->   Operation 75 'specregionbegin' 'tmp_82' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %row, i4 0)" [guess_edu.cpp:48]   --->   Operation 76 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [guess_edu.cpp:48]   --->   Operation 77 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %row, i2 0)" [guess_edu.cpp:48]   --->   Operation 78 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %p_shl5 to i9" [guess_edu.cpp:48]   --->   Operation 79 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.76ns)   --->   "%tmp_75 = sub i9 %p_shl_cast, %p_shl5_cast" [guess_edu.cpp:48]   --->   Operation 80 'sub' 'tmp_75' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.65ns)   --->   "br label %4" [guess_edu.cpp:44]   --->   Operation 81 'br' <Predicate = (!exitcond1)> <Delay = 0.65>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "ret float %educated_rho" [guess_edu.cpp:104]   --->   Operation 82 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.01>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%temp_value = phi float [ 0.000000e+00, %3 ], [ %temp_value_1, %_ifconv ]"   --->   Operation 83 'phi' 'temp_value' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%col = phi i4 [ 0, %3 ], [ %col_4, %_ifconv ]"   --->   Operation 84 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%col_cast2 = zext i4 %col to i9" [guess_edu.cpp:44]   --->   Operation 85 'zext' 'col_cast2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.72ns)   --->   "%exitcond = icmp eq i4 %col, -4" [guess_edu.cpp:44]   --->   Operation 86 'icmp' 'exitcond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 87 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.79ns)   --->   "%col_4 = add i4 %col, 1" [guess_edu.cpp:44]   --->   Operation 88 'add' 'col_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %_ifconv" [guess_edu.cpp:44]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.72ns)   --->   "%tmp_77 = icmp ugt i4 %col, %row" [guess_edu.cpp:46]   --->   Operation 90 'icmp' 'tmp_77' <Predicate = (!exitcond)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.77ns)   --->   "%tmp_78 = add i9 %tmp_75, %col_cast2" [guess_edu.cpp:48]   --->   Operation 91 'add' 'tmp_78' <Predicate = (!exitcond)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i9 %tmp_78 to i32" [guess_edu.cpp:48]   --->   Operation 92 'sext' 'tmp_78_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79 = zext i32 %tmp_78_cast to i64" [guess_edu.cpp:48]   --->   Operation 93 'zext' 'tmp_79' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%V_Gen_a_cpy_addr = getelementptr [144 x float]* %V_Gen_a_cpy, i64 0, i64 %tmp_79" [guess_edu.cpp:48]   --->   Operation 94 'getelementptr' 'V_Gen_a_cpy_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (1.23ns)   --->   "%V_Gen_a_cpy_load = load float* %V_Gen_a_cpy_addr, align 4" [guess_edu.cpp:48]   --->   Operation 95 'load' 'V_Gen_a_cpy_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_80 = zext i4 %col to i64" [guess_edu.cpp:48]   --->   Operation 96 'zext' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%u_educated_addr_3 = getelementptr inbounds [12 x float]* %u_educated, i64 0, i64 %tmp_80" [guess_edu.cpp:48]   --->   Operation 97 'getelementptr' 'u_educated_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (0.67ns)   --->   "%u_educated_load = load float* %u_educated_addr_3, align 4" [guess_edu.cpp:48]   --->   Operation 98 'load' 'u_educated_load' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_76 = zext i4 %row to i64" [guess_edu.cpp:54]   --->   Operation 99 'zext' 'tmp_76' <Predicate = (exitcond)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%U_unc_kk_addr = getelementptr [12 x float]* %U_unc_kk, i64 0, i64 %tmp_76" [guess_edu.cpp:54]   --->   Operation 100 'getelementptr' 'U_unc_kk_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (0.67ns)   --->   "%U_unc_kk_load = load float* %U_unc_kk_addr, align 4" [guess_edu.cpp:54]   --->   Operation 101 'load' 'U_unc_kk_load' <Predicate = (exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 102 [1/2] (1.23ns)   --->   "%V_Gen_a_cpy_load = load float* %V_Gen_a_cpy_addr, align 4" [guess_edu.cpp:48]   --->   Operation 102 'load' 'V_Gen_a_cpy_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 103 [1/2] (0.67ns)   --->   "%u_educated_load = load float* %u_educated_addr_3, align 4" [guess_edu.cpp:48]   --->   Operation 103 'load' 'u_educated_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 7> <Delay = 8.41>
ST_10 : Operation 104 [2/2] (8.41ns)   --->   "%tmp_81 = fmul float %V_Gen_a_cpy_load, %u_educated_load" [guess_edu.cpp:48]   --->   Operation 104 'fmul' 'tmp_81' <Predicate = (!tmp_77)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 8.41>
ST_11 : Operation 105 [1/2] (8.41ns)   --->   "%tmp_81 = fmul float %V_Gen_a_cpy_load, %u_educated_load" [guess_edu.cpp:48]   --->   Operation 105 'fmul' 'tmp_81' <Predicate = (!tmp_77)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 106 [4/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 106 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 107 [3/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 107 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 108 [2/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 108 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.88>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str329) nounwind" [guess_edu.cpp:44]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/4] (6.43ns)   --->   "%temp_value_4 = fadd float %temp_value, %tmp_81" [guess_edu.cpp:48]   --->   Operation 110 'fadd' 'temp_value_4' <Predicate = (!tmp_77)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.44ns)   --->   "%temp_value_1 = select i1 %tmp_77, float %temp_value, float %temp_value_4" [guess_edu.cpp:48]   --->   Operation 111 'select' 'temp_value_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "br label %4" [guess_edu.cpp:44]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 7.11>
ST_16 : Operation 113 [1/2] (0.67ns)   --->   "%U_unc_kk_load = load float* %U_unc_kk_addr, align 4" [guess_edu.cpp:54]   --->   Operation 113 'load' 'U_unc_kk_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 114 [4/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 114 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.43>
ST_17 : Operation 115 [3/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 115 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.43>
ST_18 : Operation 116 [2/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 116 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.43>
ST_19 : Operation 117 [1/4] (6.43ns)   --->   "%temp_value_2 = fsub float %U_unc_kk_load, %temp_value" [guess_edu.cpp:54]   --->   Operation 117 'fsub' 'temp_value_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 8.41>
ST_20 : Operation 118 [2/2] (8.41ns)   --->   "%temp_value_3 = fmul float %temp_value_2, %temp_value_2" [guess_edu.cpp:56]   --->   Operation 118 'fmul' 'temp_value_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 8.41>
ST_21 : Operation 119 [1/2] (8.41ns)   --->   "%temp_value_3 = fmul float %temp_value_2, %temp_value_2" [guess_edu.cpp:56]   --->   Operation 119 'fmul' 'temp_value_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 6.43>
ST_22 : Operation 120 [4/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 120 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 6.43>
ST_23 : Operation 121 [3/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 121 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 6.43>
ST_24 : Operation 122 [2/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 122 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 6.43>
ST_25 : Operation 123 [1/4] (6.43ns)   --->   "%educated_rho_1 = fadd float %educated_rho, %temp_value_3" [guess_edu.cpp:58]   --->   Operation 123 'fadd' 'educated_rho_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str228, i32 %tmp_82)" [guess_edu.cpp:61]   --->   Operation 124 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [guess_edu.cpp:40]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ U_KK_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Gen_a_cpy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ U_unc_kk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_educated        (alloca           ) [ 00111111111111111111111111]
StgValue_27       (br               ) [ 01100000000000000000000000]
invdar            (phi              ) [ 00100000000000000000000000]
indvarinc         (add              ) [ 01100000000000000000000000]
tmp               (zext             ) [ 00000000000000000000000000]
u_educated_addr   (getelementptr    ) [ 00000000000000000000000000]
StgValue_32       (store            ) [ 00000000000000000000000000]
tmp_s             (icmp             ) [ 00100000000000000000000000]
StgValue_34       (specloopname     ) [ 00000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000]
StgValue_36       (br               ) [ 01100000000000000000000000]
StgValue_37       (br               ) [ 00111000000000000000000000]
i                 (phi              ) [ 00010000000000000000000000]
exitcond3         (icmp             ) [ 00011000000000000000000000]
empty_44          (speclooptripcount) [ 00000000000000000000000000]
StgValue_41       (br               ) [ 00000000000000000000000000]
tmp_71            (zext             ) [ 00001000000000000000000000]
U_KK_a_addr       (getelementptr    ) [ 00001000000000000000000000]
i_3               (add              ) [ 00111000000000000000000000]
StgValue_46       (br               ) [ 00011110000000000000000000]
StgValue_47       (specloopname     ) [ 00000000000000000000000000]
U_KK_a_load       (load             ) [ 00000000000000000000000000]
u_educated_addr_1 (getelementptr    ) [ 00000000000000000000000000]
StgValue_50       (store            ) [ 00000000000000000000000000]
StgValue_51       (br               ) [ 00111000000000000000000000]
i1                (phi              ) [ 00000110000000000000000000]
exitcond2         (icmp             ) [ 00000110000000000000000000]
empty_45          (speclooptripcount) [ 00000000000000000000000000]
i_4               (add              ) [ 00010110000000000000000000]
StgValue_56       (br               ) [ 00000000000000000000000000]
tmp_72            (add              ) [ 00000000000000000000000000]
tmp_73            (zext             ) [ 00000000000000000000000000]
U_KK_a_addr_1     (getelementptr    ) [ 00000010000000000000000000]
StgValue_61       (br               ) [ 00000111111111111111111111]
StgValue_62       (specloopname     ) [ 00000000000000000000000000]
U_KK_a_load_1     (load             ) [ 00000000000000000000000000]
tmp_74            (zext             ) [ 00000000000000000000000000]
u_educated_addr_2 (getelementptr    ) [ 00000000000000000000000000]
StgValue_66       (store            ) [ 00000000000000000000000000]
StgValue_67       (br               ) [ 00010110000000000000000000]
educated_rho      (phi              ) [ 00000001111111111111111111]
row               (phi              ) [ 00000001111111110000000000]
exitcond1         (icmp             ) [ 00000001111111111111111111]
empty_46          (speclooptripcount) [ 00000000000000000000000000]
row_14            (add              ) [ 00000101111111111111111111]
StgValue_73       (br               ) [ 00000000000000000000000000]
StgValue_74       (specloopname     ) [ 00000000000000000000000000]
tmp_82            (specregionbegin  ) [ 00000000111111111111111111]
p_shl             (bitconcatenate   ) [ 00000000000000000000000000]
p_shl_cast        (zext             ) [ 00000000000000000000000000]
p_shl5            (bitconcatenate   ) [ 00000000000000000000000000]
p_shl5_cast       (zext             ) [ 00000000000000000000000000]
tmp_75            (sub              ) [ 00000000111111110000000000]
StgValue_81       (br               ) [ 00000001111111111111111111]
StgValue_82       (ret              ) [ 00000000000000000000000000]
temp_value        (phi              ) [ 00000000111111111111000000]
col               (phi              ) [ 00000000100000000000000000]
col_cast2         (zext             ) [ 00000000000000000000000000]
exitcond          (icmp             ) [ 00000001111111111111111111]
empty_47          (speclooptripcount) [ 00000000000000000000000000]
col_4             (add              ) [ 00000001111111111111111111]
StgValue_89       (br               ) [ 00000000000000000000000000]
tmp_77            (icmp             ) [ 00000000011111110000000000]
tmp_78            (add              ) [ 00000000000000000000000000]
tmp_78_cast       (sext             ) [ 00000000000000000000000000]
tmp_79            (zext             ) [ 00000000000000000000000000]
V_Gen_a_cpy_addr  (getelementptr    ) [ 00000000010000000000000000]
tmp_80            (zext             ) [ 00000000000000000000000000]
u_educated_addr_3 (getelementptr    ) [ 00000000010000000000000000]
tmp_76            (zext             ) [ 00000000000000000000000000]
U_unc_kk_addr     (getelementptr    ) [ 00000000000000001000000000]
V_Gen_a_cpy_load  (load             ) [ 00000000001100000000000000]
u_educated_load   (load             ) [ 00000000001100000000000000]
tmp_81            (fmul             ) [ 00000000000011110000000000]
StgValue_109      (specloopname     ) [ 00000000000000000000000000]
temp_value_4      (fadd             ) [ 00000000000000000000000000]
temp_value_1      (select           ) [ 00000001111111111111111111]
StgValue_112      (br               ) [ 00000001111111111111111111]
U_unc_kk_load     (load             ) [ 00000000000000000111000000]
temp_value_2      (fsub             ) [ 00000000000000000000110000]
temp_value_3      (fmul             ) [ 00000000000000000000001111]
educated_rho_1    (fadd             ) [ 00000101111111111111111111]
empty_48          (specregionend    ) [ 00000000000000000000000000]
StgValue_125      (br               ) [ 00000101111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="U_KK_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_KK_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_Gen_a_cpy">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Gen_a_cpy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="U_unc_kk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_unc_kk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_u_educated_st"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="u_educated_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_educated/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="u_educated_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_educated_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_32/2 StgValue_50/4 StgValue_66/6 u_educated_load/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="U_KK_a_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_KK_a_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_KK_a_load/3 U_KK_a_load_1/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="u_educated_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="1"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_educated_addr_1/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="U_KK_a_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_KK_a_addr_1/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="u_educated_addr_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_educated_addr_2/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="V_Gen_a_cpy_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Gen_a_cpy_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_Gen_a_cpy_load/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="u_educated_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_educated_addr_3/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="U_unc_kk_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_unc_kk_addr/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_unc_kk_load/8 "/>
</bind>
</comp>

<comp id="140" class="1005" name="invdar_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="invdar_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="4" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="educated_rho_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="educated_rho (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="educated_rho_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="educated_rho/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="row_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="row_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/7 "/>
</bind>
</comp>

<comp id="198" class="1005" name="temp_value_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_value (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="temp_value_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_value/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="col_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="col_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_value_4/12 temp_value_2/16 educated_rho_1/22 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_81/10 temp_value_3/20 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 temp_value_3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvarinc_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_71_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_72_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_73_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_74_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="row_14_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_14/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_shl_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl5_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_75_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_75/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="col_cast2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast2/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="col_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_4/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_77_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_78_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_78/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_78_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_78_cast/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_79_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_80_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_76_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="temp_value_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="7"/>
<pin id="390" dir="0" index="1" bw="32" slack="7"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_value_1/15 "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvarinc_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_71_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="411" class="1005" name="U_KK_a_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_KK_a_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_4_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="429" class="1005" name="U_KK_a_addr_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_KK_a_addr_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="row_14_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_14 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_75_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="450" class="1005" name="col_4_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_4 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_77_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="460" class="1005" name="V_Gen_a_cpy_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_Gen_a_cpy_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="u_educated_addr_3_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="u_educated_addr_3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="U_unc_kk_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_unc_kk_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="V_Gen_a_cpy_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_Gen_a_cpy_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="u_educated_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_educated_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="temp_value_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_value_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="U_unc_kk_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_unc_kk_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="temp_value_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_value_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="educated_rho_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="educated_rho_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="100" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="198" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="134" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="198" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="174" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="229" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="242"><net_src comp="144" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="144" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="253"><net_src comp="144" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="155" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="155" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="270"><net_src comp="155" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="166" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="166" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="166" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="298"><net_src comp="162" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="304"><net_src comp="190" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="190" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="190" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="190" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="320" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="214" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="214" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="214" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="10" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="214" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="186" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="342" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="381"><net_src comp="214" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="386"><net_src comp="186" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="393"><net_src comp="198" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="221" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="238" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="409"><net_src comp="261" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="414"><net_src comp="71" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="419"><net_src comp="266" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="427"><net_src comp="278" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="432"><net_src comp="92" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="440"><net_src comp="306" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="445"><net_src comp="336" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="453"><net_src comp="352" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="458"><net_src comp="358" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="463"><net_src comp="107" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="468"><net_src comp="120" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="473"><net_src comp="127" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="478"><net_src comp="114" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="483"><net_src comp="64" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="488"><net_src comp="388" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="493"><net_src comp="134" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="498"><net_src comp="221" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="504"><net_src comp="221" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: guess_edu : U_KK_a | {3 4 5 6 }
	Port: guess_edu : V_Gen_a_cpy | {8 9 }
	Port: guess_edu : U_unc_kk | {8 16 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		u_educated_addr : 2
		StgValue_32 : 3
		tmp_s : 1
		StgValue_36 : 2
	State 3
		exitcond3 : 1
		StgValue_41 : 2
		tmp_71 : 1
		U_KK_a_addr : 2
		U_KK_a_load : 3
		i_3 : 1
	State 4
		StgValue_50 : 1
	State 5
		exitcond2 : 1
		i_4 : 1
		StgValue_56 : 2
		tmp_72 : 1
		tmp_73 : 2
		U_KK_a_addr_1 : 3
		U_KK_a_load_1 : 4
	State 6
		u_educated_addr_2 : 1
		StgValue_66 : 2
	State 7
		exitcond1 : 1
		row_14 : 1
		StgValue_73 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl5 : 1
		p_shl5_cast : 2
		tmp_75 : 3
		StgValue_82 : 1
	State 8
		col_cast2 : 1
		exitcond : 1
		col_4 : 1
		StgValue_89 : 2
		tmp_77 : 1
		tmp_78 : 2
		tmp_78_cast : 3
		tmp_79 : 4
		V_Gen_a_cpy_addr : 5
		V_Gen_a_cpy_load : 6
		tmp_80 : 1
		u_educated_addr_3 : 2
		u_educated_load : 3
		U_unc_kk_addr : 1
		U_unc_kk_load : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		temp_value_1 : 1
	State 16
		temp_value_2 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_221     |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_229     |    3    |   128   |   135   |
|----------|---------------------|---------|---------|---------|
|          |   indvarinc_fu_238  |    0    |    0    |    12   |
|          |      i_3_fu_266     |    0    |    0    |    12   |
|          |      i_4_fu_278     |    0    |    0    |    12   |
|    add   |    tmp_72_fu_284    |    0    |    0    |    12   |
|          |    row_14_fu_306    |    0    |    0    |    12   |
|          |     col_4_fu_352    |    0    |    0    |    12   |
|          |    tmp_78_fu_364    |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_249    |    0    |    0    |    9    |
|          |   exitcond3_fu_255  |    0    |    0    |    9    |
|   icmp   |   exitcond2_fu_272  |    0    |    0    |    9    |
|          |   exitcond1_fu_300  |    0    |    0    |    9    |
|          |   exitcond_fu_346   |    0    |    0    |    9    |
|          |    tmp_77_fu_358    |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|  select  | temp_value_1_fu_388 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_75_fu_336    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_244     |    0    |    0    |    0    |
|          |    tmp_71_fu_261    |    0    |    0    |    0    |
|          |    tmp_73_fu_290    |    0    |    0    |    0    |
|          |    tmp_74_fu_295    |    0    |    0    |    0    |
|   zext   |  p_shl_cast_fu_320  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_332 |    0    |    0    |    0    |
|          |   col_cast2_fu_342  |    0    |    0    |    0    |
|          |    tmp_79_fu_373    |    0    |    0    |    0    |
|          |    tmp_80_fu_378    |    0    |    0    |    0    |
|          |    tmp_76_fu_383    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_312    |    0    |    0    |    0    |
|          |    p_shl5_fu_324    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  tmp_78_cast_fu_369 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   355   |   538   |
|----------|---------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|u_educated|    0   |   64   |    6   |
+----------+--------+--------+--------+
|   Total  |    0   |   64   |    6   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  U_KK_a_addr_1_reg_429  |    4   |
|   U_KK_a_addr_reg_411   |    4   |
|  U_unc_kk_addr_reg_470  |    4   |
|  U_unc_kk_load_reg_490  |   32   |
| V_Gen_a_cpy_addr_reg_460|    8   |
| V_Gen_a_cpy_load_reg_475|   32   |
|      col_4_reg_450      |    4   |
|       col_reg_210       |    4   |
|  educated_rho_1_reg_501 |   32   |
|   educated_rho_reg_174  |   32   |
|        i1_reg_162       |    4   |
|       i_3_reg_416       |    4   |
|       i_4_reg_424       |    4   |
|        i_reg_151        |    4   |
|    indvarinc_reg_395    |    4   |
|      invdar_reg_140     |    4   |
|         reg_233         |   32   |
|      row_14_reg_437     |    4   |
|       row_reg_186       |    4   |
|   temp_value_1_reg_485  |   32   |
|   temp_value_2_reg_495  |   32   |
|    temp_value_reg_198   |   32   |
|      tmp_71_reg_406     |   64   |
|      tmp_75_reg_442     |    9   |
|      tmp_77_reg_455     |    1   |
|u_educated_addr_3_reg_465|    4   |
| u_educated_load_reg_480 |   32   |
+-------------------------+--------+
|          Total          |   426  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_64   |  p0  |   5  |   4  |   20   ||    27   |
|   grp_access_fu_64   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_78   |  p0  |   4  |   4  |   16   ||    21   |
|   grp_access_fu_114  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_134  |  p0  |   2  |   4  |    8   ||    9    |
|      i1_reg_162      |  p0  |   2  |   4  |    8   ||    9    |
| educated_rho_reg_174 |  p0  |   2  |  32  |   64   ||    9    |
|      row_reg_186     |  p0  |   2  |   4  |    8   ||    9    |
|  temp_value_reg_198  |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_221      |  p0  |   4  |  32  |   128  ||    21   |
|      grp_fu_221      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_229      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_229      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   588  || 8.65925 ||   159   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   355  |   538  |
|   Memory  |    0   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |    8   |    -   |   159  |
|  Register |    -   |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |    8   |   845  |   703  |
+-----------+--------+--------+--------+--------+--------+
