$date
	Sun Mar 10 17:11:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gatelevel_testbench $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$scope module GLSG $end
$var reg 1 $ x $end
$var reg 1 # y $end
$upscope $end
$scope module HA $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1!
1#
#4
0#
1$
#6
0!
1"
1#
#8
