/*
 * Copyright (c) 2019ï¼ŒWuklab, UCSD.
 */

#ifndef _INCLUDE_FPGA_CONFIG_PROCESS_H_
#define _INCLUDE_FPGA_CONFIG_PROCESS_H_

#define CONFIG_PID_WIDTH	(8)

#endif /* _INCLUDE_FPGA_CONFIG_PROCESS_H_ */
