--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock extClk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
<<<<<<< HEAD:Top.twr
rst         |    4.852(R)|      SLOW  |   -1.595(R)|      FAST  |clk               |   0.000|
=======
rst         |    3.488(R)|      SLOW  |   -1.481(R)|      FAST  |clk_BUFGP         |   0.000|
>>>>>>> origin/master:TextDisplay_Top.twr
------------+------------+------------+------------+------------+------------------+--------+

Clock extClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
<<<<<<< HEAD:Top.twr
ColorOut<0> |         8.674(R)|      SLOW  |         4.673(R)|      FAST  |clk               |   0.000|
ColorOut<1> |         8.879(R)|      SLOW  |         4.781(R)|      FAST  |clk               |   0.000|
ColorOut<2> |         8.425(R)|      SLOW  |         4.521(R)|      FAST  |clk               |   0.000|
ColorOut<3> |         8.310(R)|      SLOW  |         4.458(R)|      FAST  |clk               |   0.000|
ColorOut<4> |         8.425(R)|      SLOW  |         4.509(R)|      FAST  |clk               |   0.000|
ColorOut<5> |         8.863(R)|      SLOW  |         4.759(R)|      FAST  |clk               |   0.000|
ColorOut<6> |         8.496(R)|      SLOW  |         4.565(R)|      FAST  |clk               |   0.000|
ColorOut<7> |         8.727(R)|      SLOW  |         4.702(R)|      FAST  |clk               |   0.000|
Hsync       |         8.601(R)|      SLOW  |         4.570(R)|      FAST  |clk               |   0.000|
Vsync       |         8.327(R)|      SLOW  |         4.418(R)|      FAST  |clk               |   0.000|
=======
Hsync       |         8.683(R)|      SLOW  |         4.653(R)|      FAST  |clk_BUFGP         |   0.000|
Vsync       |         8.696(R)|      SLOW  |         4.661(R)|      FAST  |clk_BUFGP         |   0.000|
>>>>>>> origin/master:TextDisplay_Top.twr
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock extClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
<<<<<<< HEAD:Top.twr
extClk         |    7.392|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 16 23:44:20 2016 
=======
clk            |    3.888|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 14 09:51:16 2016 
>>>>>>> origin/master:TextDisplay_Top.twr
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



