Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 11:10:40 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/vivado_fir/timing_report_period4.5.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (151)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (151)
--------------------------------
 There are 151 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[6]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[1]
rdata[2]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)

rdata_OBUF[9]_inst_i_2/O
rdata_OBUF[9]_inst_i_2/I2
rdata_OBUF[9]_inst_i_2/O


rdata_OBUF[8]_inst_i_2/O
rdata_OBUF[8]_inst_i_2/I2
rdata_OBUF[8]_inst_i_2/O


rdata_OBUF[7]_inst_i_2/O
rdata_OBUF[7]_inst_i_2/I2
rdata_OBUF[7]_inst_i_2/O


rdata_OBUF[6]_inst_i_2/O
rdata_OBUF[6]_inst_i_2/I2
rdata_OBUF[6]_inst_i_2/O


rdata_OBUF[5]_inst_i_2/O
rdata_OBUF[5]_inst_i_2/I2
rdata_OBUF[5]_inst_i_2/O


rdata_OBUF[4]_inst_i_2/O
rdata_OBUF[4]_inst_i_2/I2
rdata_OBUF[4]_inst_i_2/O


rdata_OBUF[3]_inst_i_2/O
rdata_OBUF[3]_inst_i_2/I2
rdata_OBUF[3]_inst_i_2/O


rdata_OBUF[31]_inst_i_3/O
rdata_OBUF[31]_inst_i_3/I2
rdata_OBUF[31]_inst_i_3/O


rdata_OBUF[30]_inst_i_2/O
rdata_OBUF[30]_inst_i_2/I2
rdata_OBUF[30]_inst_i_2/O


rdata_OBUF[2]_inst_i_2/O
rdata_OBUF[2]_inst_i_2/I2
rdata_OBUF[2]_inst_i_2/O


rdata_OBUF[29]_inst_i_2/O
rdata_OBUF[29]_inst_i_2/I2
rdata_OBUF[29]_inst_i_2/O


rdata_OBUF[28]_inst_i_2/O
rdata_OBUF[28]_inst_i_2/I2
rdata_OBUF[28]_inst_i_2/O


rdata_OBUF[27]_inst_i_2/O
rdata_OBUF[27]_inst_i_2/I2
rdata_OBUF[27]_inst_i_2/O




10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.262        0.000                      0                  378        0.142        0.000                      0                  378        1.750        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.250}        4.500           222.222         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.262        0.000                      0                  378        0.142        0.000                      0                  378        1.750        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.145ns (27.913%)  route 2.957ns (72.087%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        1.007     6.434    data_A[11]_i_5_n_0
                                                                      r  data_A[10]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  data_A[10]_i_1/O
                         net (fo=1, unplaced)         0.000     6.558    data_A[10]_i_1_n_0
                         FDCE                                         r  data_A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[10]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[10]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.145ns (27.913%)  route 2.957ns (72.087%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        1.007     6.434    data_A[11]_i_5_n_0
                                                                      r  data_A[11]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  data_A[11]_i_2/O
                         net (fo=1, unplaced)         0.000     6.558    data_A[11]_i_2_n_0
                         FDCE                                         r  data_A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[11]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[11]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.145ns (27.913%)  route 2.957ns (72.087%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        1.007     6.434    data_A[11]_i_5_n_0
                                                                      r  data_A[6]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  data_A[6]_i_1/O
                         net (fo=1, unplaced)         0.000     6.558    data_A[6]_i_1_n_0
                         FDCE                                         r  data_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[6]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[6]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.145ns (27.913%)  route 2.957ns (72.087%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        1.007     6.434    data_A[11]_i_5_n_0
                                                                      r  data_A[7]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  data_A[7]_i_1/O
                         net (fo=1, unplaced)         0.000     6.558    data_A[7]_i_1_n_0
                         FDCE                                         r  data_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[7]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[7]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.145ns (27.913%)  route 2.957ns (72.087%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        1.007     6.434    data_A[11]_i_5_n_0
                                                                      r  data_A[8]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  data_A[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.558    data_A[8]_i_1_n_0
                         FDCE                                         r  data_A_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[8]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[8]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.145ns (27.913%)  route 2.957ns (72.087%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        1.007     6.434    data_A[11]_i_5_n_0
                                                                      r  data_A[9]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.558 r  data_A[9]_i_1/O
                         net (fo=1, unplaced)         0.000     6.558    data_A[9]_i_1_n_0
                         FDCE                                         r  data_A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[9]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[9]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.145ns (28.342%)  route 2.895ns (71.658%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        0.945     6.372    data_A[11]_i_5_n_0
                                                                      r  data_A[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.496 r  data_A[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.496    data_A[2]_i_1_n_0
                         FDCE                                         r  data_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[2]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[2]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.145ns (28.342%)  route 2.895ns (71.658%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        0.945     6.372    data_A[11]_i_5_n_0
                                                                      r  data_A[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.496 r  data_A[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.496    data_A[3]_i_1_n_0
                         FDCE                                         r  data_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[3]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[3]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.145ns (28.342%)  route 2.895ns (71.658%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        0.945     6.372    data_A[11]_i_5_n_0
                                                                      r  data_A[4]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.496 r  data_A[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.496    data_A[4]_i_1_n_0
                         FDCE                                         r  data_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[4]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[4]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 head_cnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 1.145ns (30.108%)  route 2.658ns (69.892%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  head_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  head_cnt_reg[6]/Q
                         net (fo=9, unplaced)         1.006     3.940    head_cnt_reg_n_0_[6]
                                                                      r  head_cnt[11]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  head_cnt[11]_i_5/O
                         net (fo=1, unplaced)         0.449     4.684    head_cnt[11]_i_5_n_0
                                                                      r  head_cnt[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.808 r  head_cnt[11]_i_3/O
                         net (fo=11, unplaced)        0.495     5.303    head_cnt[11]_i_3_n_0
                                                                      r  data_A[11]_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.427 r  data_A[11]_i_5/O
                         net (fo=10, unplaced)        0.708     6.135    data_A[11]_i_5_n_0
                                                                      r  data_A[5]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.259 r  data_A[5]_i_1/O
                         net (fo=1, unplaced)         0.000     6.259    data_A[5]_i_1_n_0
                         FDCE                                         r  data_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[5]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    data_A_reg[5]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  arready_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    arready_OBUF
                                                                      f  rvalid_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.064 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    rvalid_i_1_n_0
                         FDCE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tap_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  tap_cnt_reg[0]/Q
                         net (fo=4, unplaced)         0.141     0.966    tap_cnt_reg_n_0_[0]
                                                                      f  tap_cnt[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.064 r  tap_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[0]
                         FDCE                                         r  tap_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tap_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_cnt_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.966    tap_cnt_reg[2]
                                                                      r  tap_cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.064 r  tap_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[2]
                         FDCE                                         r  tap_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tap_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_cnt_reg[1]/Q
                         net (fo=3, unplaced)         0.139     0.963    tap_cnt_reg_n_0_[1]
                                                                      r  tap_cnt[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.064 r  tap_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[1]
                         FDCE                                         r  tap_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tap_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.139     0.963    tap_cnt_reg[3]
                                                                      r  tap_cnt[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.064 r  tap_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[3]
                         FDCE                                         r  tap_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 conv_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            conv_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  conv_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  conv_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    conv_cnt[0]
                                                                      f  conv_cnt[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.065 r  conv_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    conv_cnt[0]_i_1_n_0
                         FDCE                                         r  conv_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  conv_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    conv_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  temp_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.970    temp[0]
                         FDCE                                         r  sm_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    sm_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 temp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  temp_reg[10]/Q
                         net (fo=2, unplaced)         0.145     0.970    temp[10]
                         FDCE                                         r  sm_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    sm_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 temp_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  temp_reg[11]/Q
                         net (fo=2, unplaced)         0.145     0.970    temp[11]
                         FDCE                                         r  sm_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    sm_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  temp_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.970    temp[12]
                         FDCE                                         r  sm_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tdata_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    sm_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.250 }
Period(ns):         4.500
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.500       2.345                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         4.500       3.500                arready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                awready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                conv_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                conv_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.250       1.750                arready_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.250       1.750                arready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                awready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                awready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.250       1.750                arready_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.250       1.750                arready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                awready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                awready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                cnt_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[19]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[21]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[21]
                                                                      r  rdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[21]
                                                                      r  rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[23]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[23]
                                                                      r  rdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[23]
                                                                      r  rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[25]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[25]
                                                                      r  rdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[25]
                                                                      r  rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.575ns  (logic 4.004ns (60.904%)  route 2.570ns (39.096%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     3.016    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[27]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.140 r  rdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.940    rdata_OBUF[27]
                                                                      r  rdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.575 r  rdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.575    rdata[27]
                                                                      r  rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[10]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[10]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[10]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[11]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[13]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[13]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[13]_inst_i_2_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[15]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[15]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[15]_inst_i_2_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[17]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[17]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[17]_inst_i_2_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[19]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[19]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[19]_inst_i_2_n_0
                                                                      r  rdata_OBUF[19]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[21]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[21]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[21]_inst_i_2_n_0
                                                                      r  rdata_OBUF[21]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[21]
                                                                      r  rdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[21]
                                                                      r  rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[23]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[23]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[23]_inst_i_2_n_0
                                                                      r  rdata_OBUF[23]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[23]
                                                                      r  rdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[23]
                                                                      r  rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[25]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[25]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[25]_inst_i_2_n_0
                                                                      r  rdata_OBUF[25]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[25]
                                                                      r  rdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[25]
                                                                      r  rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.442ns (62.761%)  route 0.855ns (37.239%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata_OBUF[27]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.583 r  rdata_OBUF[27]_inst_i_2/O
                         net (fo=2, unplaced)         0.181     0.764    rdata_OBUF[27]_inst_i_2_n_0
                                                                      r  rdata_OBUF[27]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  rdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.146    rdata_OBUF[27]
                                                                      r  rdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.297 r  rdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.297    rdata[27]
                                                                      r  rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.136ns  (logic 3.433ns (66.849%)  route 1.703ns (33.151%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cur_state_reg[0]/Q
                         net (fo=92, unplaced)        0.903     3.837    cur_state_reg_n_0_[0]
                                                                      f  rdata_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.321     4.158 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.958    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.593 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.593    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.106ns  (logic 3.433ns (67.241%)  route 1.673ns (32.759%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cur_state_reg[2]/Q
                         net (fo=27, unplaced)        0.873     3.807    cur_state_reg_n_0_[2]
                                                                      r  rdata_OBUF[1]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.321     4.128 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.928    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.563 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.563    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  arready_reg/Q
                         net (fo=4, unplaced)         0.800     3.734    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  awready_reg/Q
                         net (fo=5, unplaced)         0.800     3.734    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_reg[10]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_reg[11]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_reg[2]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_reg[3]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_reg[4]/Q
                         net (fo=5, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_reg[5]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_reg/Q
                         net (fo=5, unplaced)         0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[2]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[3]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[4]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[5]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[6]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_reg[7]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           365 Endpoints
Min Delay           365 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.854ns  (logic 8.944ns (75.448%)  route 2.910ns (24.552%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  temp_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    temp_reg[23]_i_3_n_0
                                                                      r  temp_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  temp_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.923    temp_reg[27]_i_3_n_4
                                                                      r  temp[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  temp[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.230    temp[27]_i_4_n_0
                                                                      r  temp_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  temp_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    temp_reg[27]_i_2_n_0
                                                                      r  temp_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.937 r  temp_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.555    temp0[31]
                                                                      r  temp[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.854 r  temp[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.854    temp[31]_i_1_n_0
                         FDCE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 8.827ns (75.203%)  route 2.910ns (24.797%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  temp_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.806    temp_reg[23]_i_3_n_4
                                                                      r  temp[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  temp[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.113    temp[23]_i_4_n_0
                                                                      r  temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    temp_reg[23]_i_2_n_0
                                                                      r  temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.820 r  temp_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.438    temp0[27]
                                                                      r  temp[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.737 r  temp[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.737    temp[27]_i_1_n_0
                         FDCE                                         r  temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.607ns  (logic 8.863ns (76.356%)  route 2.744ns (23.644%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  temp_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    temp_reg[23]_i_3_n_0
                                                                      r  temp_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  temp_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.923    temp_reg[27]_i_3_n_4
                                                                      r  temp[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  temp[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.230    temp[27]_i_4_n_0
                                                                      r  temp_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  temp_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    temp_reg[27]_i_2_n_0
                                                                      r  temp_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.862 r  temp_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.314    temp0[30]
                                                                      r  temp[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.607 r  temp[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.607    temp[30]_i_1_n_0
                         FDCE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.561ns  (logic 8.957ns (77.472%)  route 2.604ns (22.528%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  temp_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    temp_reg[23]_i_3_n_0
                                                                      r  temp_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  temp_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.923    temp_reg[27]_i_3_n_4
                                                                      r  temp[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  temp[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.230    temp[27]_i_4_n_0
                                                                      r  temp_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  temp_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    temp_reg[27]_i_2_n_0
                                                                      r  temp_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.943 r  temp_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.255    temp0[29]
                                                                      r  temp[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.561 r  temp[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.561    temp[29]_i_1_n_0
                         FDCE                                         r  temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.507ns  (logic 8.606ns (74.786%)  route 2.901ns (25.214%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  temp_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.576    temp_reg[19]_i_3_n_4
                                                                      r  temp[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  temp[19]_i_4/O
                         net (fo=1, unplaced)         0.000     9.883    temp[19]_i_4_n_0
                                                                      r  temp_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  temp_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    temp_reg[19]_i_2_n_0
                                                                      r  temp_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.590 r  temp_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.208    temp0[23]
                                                                      r  temp[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.507 r  temp[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.507    temp[23]_i_1_n_0
                         FDCE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 8.746ns (76.115%)  route 2.744ns (23.885%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  temp_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.806    temp_reg[23]_i_3_n_4
                                                                      r  temp[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  temp[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.113    temp[23]_i_4_n_0
                                                                      r  temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    temp_reg[23]_i_2_n_0
                                                                      r  temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.745 r  temp_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.197    temp0[26]
                                                                      r  temp[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.490 r  temp[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.490    temp[26]_i_1_n_0
                         FDCE                                         r  temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.841ns (77.251%)  route 2.603ns (22.749%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  temp_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    temp_reg[23]_i_3_n_0
                                                                      r  temp_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  temp_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.923    temp_reg[27]_i_3_n_4
                                                                      r  temp[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  temp[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.230    temp[27]_i_4_n_0
                                                                      r  temp_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  temp_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    temp_reg[27]_i_2_n_0
                                                                      r  temp_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.838 r  temp_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.149    temp0[28]
                                                                      r  temp[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.444 r  temp[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    temp[28]_i_1_n_0
                         FDCE                                         r  temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.840ns (77.242%)  route 2.604ns (22.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  temp_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.806    temp_reg[23]_i_3_n_4
                                                                      r  temp[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  temp[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.113    temp[23]_i_4_n_0
                                                                      r  temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    temp_reg[23]_i_2_n_0
                                                                      r  temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.826 r  temp_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.138    temp0[25]
                                                                      r  temp[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.444 r  temp[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    temp[25]_i_1_n_0
                         FDCE                                         r  temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.327ns  (logic 8.724ns (77.016%)  route 2.603ns (22.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  temp_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    temp_reg[19]_i_3_n_0
                                                                      r  temp_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  temp_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.806    temp_reg[23]_i_3_n_4
                                                                      r  temp[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  temp[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.113    temp[23]_i_4_n_0
                                                                      r  temp_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  temp_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    temp_reg[23]_i_2_n_0
                                                                      r  temp_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.721 r  temp_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.032    temp0[24]
                                                                      r  temp[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.327 r  temp[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.327    temp[24]_i_1_n_0
                         FDCE                                         r  temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 8.525ns (75.707%)  route 2.735ns (24.293%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    temp1__0_n_106
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    temp1__1_n_105
                                                                      r  temp[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  temp[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    temp[19]_i_10_n_0
                                                                      r  temp_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  temp_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629     9.576    temp_reg[19]_i_3_n_4
                                                                      r  temp[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  temp[19]_i_4/O
                         net (fo=1, unplaced)         0.000     9.883    temp[19]_i_4_n_0
                                                                      r  temp_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  temp_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    temp_reg[19]_i_2_n_0
                                                                      r  temp_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.515 r  temp_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.967    temp0[22]
                                                                      r  temp[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.260 r  temp[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.260    temp[22]_i_1_n_0
                         FDCE                                         r  temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awvalid_IBUF
                         FDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[0]
                         FDCE                                         r  tap_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[10]
                         FDCE                                         r  tap_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                         FDCE                                         r  tap_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[12]
                         FDCE                                         r  tap_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[13]
                         FDCE                                         r  tap_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[14]
                         FDCE                                         r  tap_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[15]
                         FDCE                                         r  tap_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[16]
                         FDCE                                         r  tap_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[17]
                         FDCE                                         r  tap_Di_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=212, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Di_reg[17]/C





