<?xml version="1.0" encoding="UTF-8"?>
<module id="CANFD0" HW_revision="1.0">
    <register id="CANFD0_PWREN" width="32" offset="0x6800" description="Power enable">
        <bitfield id="ENABLE" description="Enable the power" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Disable Power"/>
            <bitenum id="ENABLE" value="0x1" description="Enable Power"/>
        </bitfield>
    </register>
    <register id="CANFD0_RSTCTL" width="32" offset="0x6804" description="Reset Control">
        <bitfield id="RESETSTKYCLR" description="Clear the RESETSTKY bit in the STAT register" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="NOP" value="0x0" description="Writing 0 has no effect"/>
            <bitenum id="CLR" value="0x1" description="Clear reset sticky bit"/>
        </bitfield>
        <bitfield id="RESETASSERT" description="Assert reset to the peripheral" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="NOP" value="0x0" description="Writing 0 has no effect"/>
            <bitenum id="ASSERT" value="0x1" description="Assert reset"/>
        </bitfield>
    </register>
    <register id="CANFD0_STAT" width="32" offset="0x6814" description="Status Register">
        <bitfield id="RESETSTKY" description="This bit indicates, if the peripheral was reset, since this bit was cleared by RESETSTKYCLR in the RSTCTL register" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="NORES" value="0x0" description="The peripheral has not been reset since this bit was last cleared by RESETSTKYCLR in the RSTCTL register"/>
            <bitenum id="RESET" value="0x1" description="The peripheral was reset since the last bit clear"/>
        </bitfield>
    </register>
    <group id="CANFD0_MCAN" name="CANFD0_MCAN" instances="1" offset="0x7000" instaddr="0x100" description="">
        <register id="CANFD0_MCAN_CREL" width="32" offset="0x0" description="MCAN Core Release Register">
            <bitfield id="DAY" description="Time Stamp Day. Two digits, BCD-coded." begin="7" end="0" width="8" rwaccess="R">
            </bitfield>
            <bitfield id="MON" description="Time Stamp Month. Two digits, BCD-coded." begin="15" end="8" width="8" rwaccess="R">
            </bitfield>
            <bitfield id="YEAR" description="Time Stamp Year. One digit, BCD-coded." begin="19" end="16" width="4" rwaccess="R">
            </bitfield>
            <bitfield id="SUBSTEP" description="Sub-Step of Core Release. One digit, BCD-coded." begin="23" end="20" width="4" rwaccess="R">
            </bitfield>
            <bitfield id="STEP" description="Step of Core Release. One digit, BCD-coded." begin="27" end="24" width="4" rwaccess="R">
            </bitfield>
            <bitfield id="REL" description="Core Release. One digit, BCD-coded." begin="31" end="28" width="4" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_ENDN" width="32" offset="0x4" description="MCAN Endian Register">
        </register>
        <register id="CANFD0_MCAN_DBTP" width="32" offset="0xC" description="MCAN Data Bit Timing and Prescaler Register">
            <bitfield id="DSJW" description="Data Resynchronization Jump Width. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="3" end="0" width="4" rwaccess="R/W">
            </bitfield>
            <bitfield id="DTSEG2" description="Data Time Segment After Sample Point. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="7" end="4" width="4" rwaccess="R/W">
            </bitfield>
            <bitfield id="DTSEG1" description="Data Time Segment Before Sample Point. Valid values are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="12" end="8" width="5" rwaccess="R/W">
            </bitfield>
            <bitfield id="DBRP" description="Data Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="20" end="16" width="5" rwaccess="R/W">
            </bitfield>
            <bitfield id="TDC" description="Transmitter Delay Compensation
  0  Transmitter Delay Compensation disabled
  1  Transmitter Delay Compensation enabled
 
+I107" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TEST" width="32" offset="0x10" description="MCAN Test Register">
            <bitfield id="LBCK" description="Loop Back Mode
  0  Reset value, Loop Back Mode is disabled
  1  Loop Back Mode is enabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TX" description="Control of Transmit Pin
  00  CAN TX pin controlled by the CAN Core, updated at the end of the CAN bit time
  01  Sample Point can be monitored at CAN TX pin
  10  Dominant ('0') level at CAN TX pin
  11  Recessive ('1') at CAN TX pin
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="6" end="5" width="2" rwaccess="R/W">
            </bitfield>
            <bitfield id="RX" description="Receive Pin. Monitors the actual value of the CAN receive pin.
  0  The CAN bus is dominant (CAN RX pin = '0')
  1  The CAN bus is recessive (CAN RX pin = '1')" begin="7" end="7" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RWD" width="32" offset="0x14" description="MCAN RAM Watchdog">
            <bitfield id="WDC" description="Watchdog Configuration. Start value of the Message RAM Watchdog Counter. With the reset value of &amp;quot;00&amp;quot; the counter is disabled.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="7" end="0" width="8" rwaccess="R/W">
            </bitfield>
            <bitfield id="WDV" description="Watchdog Value. Acutal Message RAM Watchdog Counter Value.
 
The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access via the MCAN's Generic Master Interface starts the Message RAM Watchdog Counter with the value configured by the WDC field. The counter is reloaded with WDC when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag MCAN_IR.WDI is set. The RAM Watchdog Counter is clocked by the host (system) clock." begin="15" end="8" width="8" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_CCCR" width="32" offset="0x18" description="MCAN CC Control Register">
            <bitfield id="INIT" description="Initialization
  0  Normal Operation
  1  Initialization is started
Note: Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to INIT can be read back. Therefore the programmer has to assure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value." begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CCE" description="Configuration Change Enable
  0  The CPU has no write access to the protected configuration registers
  1  The CPU has write access to the protected configuration registers (while CCCR.INIT = '1')
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ASM" description="Restricted Operation Mode. Bit ASM can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time.
  0  Normal CAN operation
  1  Restricted Operation Mode active
 
Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CSA" description="Clock Stop Acknowledge
  0  No clock stop acknowledged
  1  MCAN may be set in power down by stopping the Host and CAN clocks" begin="3" end="3" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CSR" description="Clock Stop Request
  0  No clock stop is requested
  1  Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle." begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="MON" description="Bus Monitoring Mode. Bit MON can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time.
  0  Bus Monitoring Mode is disabled
  1  Bus Monitoring Mode is enabled
 
Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="DAR" description="Disable Automatic Retransmission
  0  Automatic retransmission of messages not transmitted successfully enabled
  1  Automatic retransmission disabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEST" description="Test Mode Enable
  0  Normal operation, register TEST holds reset values
  1  Test Mode, write access to register TEST enabled
 
Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="FDOE" description="Flexible Datarate Operation Enable
  0  FD operation disabled
  1  FD operation enabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BRSE" description="Bit Rate Switch Enable
  0  Bit rate switching for transmissions disabled
  1  Bit rate switching for transmissions enabled
Note: When CAN FD operation is disabled FDOE = '0', BRSE is not evaluated.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PXHD" description="Protocol Exception Handling Disable
  0  Protocol exception handling enabled
  1  Protocol exception handling disabled
Note: When protocol exception handling is disabled, the MCAN will transmit an error frame when it detects a protocol exception condition.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EFBI" description="Edge Filtering during Bus Integration
  0  Edge filtering disabled
  1  Two consecutive dominant tq required to detect an edge for hard synchronization
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TXP" description="Transmit Pause. If this bit is set, the MCAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame.
  0  Transmit pause disabled
  1  Transmit pause enabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="NISO" description="Non ISO Operation. If this bit is set, the MCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0.
  0  CAN FD frame format according to ISO 11898-1:2015
  1  CAN FD frame format according to Bosch CAN FD Specification V1.0" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_NBTP" width="32" offset="0x1C" description="MCAN Nominal Bit Timing and Prescaler Register">
            <bitfield id="NTSEG2" description="Nominal Time Segment After Sample Point. Valid values are 1 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="6" end="0" width="7" rwaccess="R/W">
            </bitfield>
            <bitfield id="NTSEG1" description="Nominal Time Segment Before Sample Point. Valid values are 1 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="15" end="8" width="8" rwaccess="R/W">
            </bitfield>
            <bitfield id="NBRP" description="Nominal Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="24" end="16" width="9" rwaccess="R/W">
            </bitfield>
            <bitfield id="NSJW" description="Nominal (Re)Synchronization Jump Width. Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="31" end="25" width="7" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TSCC" width="32" offset="0x20" description="MCAN Timestamp Counter Configuration">
            <bitfield id="TSS" description="Timestamp Select
  00  Timestamp counter value always 0x0000
  01  Timestamp counter value incremented according to TCP
  10  External timestamp counter value used
  11  Same as &amp;quot;00&amp;quot;
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="1" end="0" width="2" rwaccess="R/W">
            </bitfield>
            <bitfield id="TCP" description="Timestamp Counter Prescaler. Configures the timestamp and timeout counters time unit in multiples of CAN bit times. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
 
Note: With CAN FD an external counter is required for timestamp generation (TSS = &amp;quot;10&amp;quot;).
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="19" end="16" width="4" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TSCV" width="32" offset="0x24" description="MCAN Timestamp Counter Value">
            <bitfield id="TSC" description="Timestamp Counter. The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When TSCC.TSS = &amp;quot;01&amp;quot;, the Timestamp Counter is incremented in multiples of CAN bit times, (1...16), depending on the configuration of TSCC.TCP. A wrap around sets interrupt flag IR.TSW. Write access resets the counter to zero. When TSCC.TSS = &amp;quot;10&amp;quot;, TSC reflects the External Timestamp Counter value, and a write access has no impact.
 
Note: A &amp;quot;wrap around&amp;quot; is a change of the Timestamp Counter value from non-zero to zero not
caused by write access to MCAN_TSCV." begin="15" end="0" width="16" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TOCC" width="32" offset="0x28" description="MCAN Timeout Counter Configuration">
            <bitfield id="ETOC" description="Enable Timeout Counter
  0  Timeout Counter disabled
  1  Timeout Counter enabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TOS" description="Timeout Select. When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC.TOP. Down-counting is started when the first FIFO element is stored.
  00  Continuous operation
  01  Timeout controlled by Tx Event FIFO
  10  Timeout controlled by Rx FIFO 0
  11  Timeout controlled by Rx FIFO 1
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="2" end="1" width="2" rwaccess="R/W">
            </bitfield>
            <bitfield id="TOP" description="Timeout Period. Start value of the Timeout Counter (down-counter). Configures the Timeout Period.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="31" end="16" width="16" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TOCV" width="32" offset="0x2C" description="MCAN Timeout Counter Value">
            <bitfield id="TOC" description="Timeout Counter. The Timeout Counter is decremented in multiples of CAN bit times, (1...16), depending on the configuration of TSCC.TCP. When decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS." begin="15" end="0" width="16" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_ECR" width="32" offset="0x40" description="MCAN Error Counter Register">
            <bitfield id="TEC" description="Transmit Error Counter. Actual state of the Transmit Error Counter, values between 0 and 255.
 
Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented." begin="7" end="0" width="8" rwaccess="R">
            </bitfield>
            <bitfield id="REC" description="Receive Error Counter. Actual state of the Receive Error Counter, values between 0 and 127.
 
Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented." begin="14" end="8" width="7" rwaccess="R">
            </bitfield>
            <bitfield id="RP" description="Receive Error Passive
  0  The Receive Error Counter is below the error passive level of 128
  1  The Receive Error Counter has reached the error passive level of 128" begin="15" end="15" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CEL" description="CAN Error Logging. The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag IR.ELO.
 
Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented." begin="23" end="16" width="8" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_PSR" width="32" offset="0x44" description="MCAN Protocol Status Register">
            <bitfield id="LEC" description="Last Error Code. The LEC indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error.
  0  No Error: No error occurred since LEC has been reset by successful reception or transmission.
  1  Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
  2  Form Error: A fixed format part of a received frame has the wrong format.
  3  AckError: The message transmitted by the MCAN was not acknowledged by another node.
  4  Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.
  5  Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).
  6  CRCError: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.
  7  NoChange: Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last CPU read access to the Protocol Status Register.
 
Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in DLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error. Note: The Bus_Off recovery sequence (see ISO 11898-1:2015) cannot be shortened by setting or resetting CCCR.INIT. If the device goes Bus_Off, it will set CCCR.INIT of its own accord, stopping all bus activities. Once CCCR.INIT has been cleared by the CPU, the device will then wait for 129 occurrences of Bus Idle (129 * 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of CCCR.INIT, each time a sequence of 11 recessive bits has been monitored, a Bit0Error code is written to PSR.LEC, enabling the CPU to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus_Off recovery sequence. ECR.REC is used to count these sequences." begin="2" end="0" width="3" rwaccess="R">
            </bitfield>
            <bitfield id="ACT" description="Node Activity.  Monitors the module's CAN communication state.
  00  Synchronizing - node is synchronizing on CAN communication
  01  Idle - node is neither receiver nor transmitter
  10  Receiver - node is operating as receiver
  11  Transmitter - node is operating as transmitter
 
Note: ACT is set to &amp;quot;00&amp;quot; by a Protocol Exception Event." begin="4" end="3" width="2" rwaccess="R">
            </bitfield>
            <bitfield id="EP" description="Error Passive
  0  The M_CAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected
  1  The M_CAN is in the Error_Passive state" begin="5" end="5" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="EW" description="Warning Status
  0  Both error counters are below the Error_Warning limit of 96
  1  At least one of error counter has reached the Error_Warning limit of 96" begin="6" end="6" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="BO" description="Bus_Off Status
  0  The M_CAN is not Bus_Off
  1  The M_CAN is in Bus_Off state" begin="7" end="7" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="DLEC" description="Data Phase Last Error Code. Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error." begin="10" end="8" width="3" rwaccess="R">
            </bitfield>
            <bitfield id="RESI" description="ESI Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering.
  0  Last received CAN FD message did not have its ESI flag set
  1  Last received CAN FD message had its ESI flag set" begin="11" end="11" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="RBRS" description="BRS Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering.
  0  Last received CAN FD message did not have its BRS flag set
  1  Last received CAN FD message had its BRS flag set" begin="12" end="12" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="RFDF" description="Received a CAN FD Message.  This bit is set independent of acceptance filtering.
  0  Since this bit was reset by the CPU, no CAN FD message has been received
  1  Message in CAN FD format with FDF flag set has been received" begin="13" end="13" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="PXE" description="Protocol Exception Event
  0  No protocol exception event occurred since last read access
  1  Protocol exception event occurred" begin="14" end="14" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TDCV" description="Transmitter Delay Compensation Value. Position of the secondary sample point, defined by the sum of the measured delay from the internal CAN TX signal to the internal CAN RX signal and TDCR.TDCO. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq." begin="22" end="16" width="7" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TDCR" width="32" offset="0x48" description="MCAN Transmitter Delay Compensation Register">
            <bitfield id="TDCF" description="Transmitter Delay Compensation Filter Window Length. Defines the minimum value for the SSP position, dominant edges on the internal CAN RX signal that would result in an earlier SSP position are ignored for transmitter delay measurement. The feature is enabled when TDCF is configured to a value greater than TDCO. Valid values are 0 to 127 mtq.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="6" end="0" width="7" rwaccess="R/W">
            </bitfield>
            <bitfield id="TDCO" description="Transmitter Delay Compensation Offset. Offset value defining the distance between the measured delay from the internal CAN TX signal to the internal CAN RX signal and the secondary sample point. Valid values are 0 to 127 mtq.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="14" end="8" width="7" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_IR" width="32" offset="0x50" description="MCAN Interrupt Register">
            <bitfield id="RF0N" description="Rx FIFO 0 New Message
  0  No new message written to Rx FIFO 0
  1  New message written to Rx FIFO 0" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0W" description="Rx FIFO 0 Watermark Reached
  0  Rx FIFO 0 fill level below watermark
  1  Rx FIFO 0 fill level reached watermark" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0F" description="Rx FIFO 0 Full
  0  Rx FIFO 0 not full
  1  Rx FIFO 0 full" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0L" description="Rx FIFO 0 Message Lost
  0  No Rx FIFO 0 message lost
  1  Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1N" description="Rx FIFO 1 New Message
  0  No new message written to Rx FIFO 1
  1  New message written to Rx FIFO 1" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1W" description="Rx FIFO 1 Watermark Reached
  0  Rx FIFO 1 fill level below watermark
  1  Rx FIFO 1 fill level reached watermark" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1F" description="Rx FIFO 1 Full
  0  Rx FIFO 1 not full
  1  Rx FIFO 1 full" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1L" description="Rx FIFO 1 Message Lost
  0  No Rx FIFO 1 message lost
  1  Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="HPM" description="High Priority Message
  0  No high priority message received
  1  High priority message received" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TC" description="Transmission Completed
  0  No transmission completed
  1  Transmission completed" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TCF" description="Transmission Cancellation Finished
  0  No transmission cancellation finished
  1  Transmission cancellation finished" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TFE" description="Tx FIFO Empty
  0  Tx FIFO non-empty
  1  Tx FIFO empty" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFN" description="Tx Event FIFO New Entry
  0  Tx Event FIFO unchanged
  1  Tx Handler wrote Tx Event FIFO element" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFW" description="Tx Event FIFO Watermark Reached
  0  Tx Event FIFO fill level below watermark
  1  Tx Event FIFO fill level reached watermark" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFF" description="Tx Event FIFO Full
  0  Tx Event FIFO not full
  1  Tx Event FIFO full" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFL" description="Tx Event FIFO Element Lost
  0  No Tx Event FIFO element lost
  1  Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TSW" description="Timestamp Wraparound
  0  No timestamp counter wrap-around
  1  Timestamp counter wrapped around" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="MRAF" description="Message RAM Access Failure.  The flag is set, when the Rx Handler:
  - has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message.
  - was not able to write a message to the Message RAM. In this case message storage is aborted.
 
In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location.
 
The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN is switched into Restricted Operation Mode. To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM.
  0  No Message RAM access failure occurred
  1  Message RAM access failure occurred" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TOO" description="Timeout Occurred
  0  No timeout
  1  Timeout reached" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="DRX" description="Message Stored to Dedicated Rx Buffer. The flag is set whenever a received message has been stored into a dedicated Rx Buffer.
  0  No Rx Buffer updated
  1  At least one received message stored into an Rx Buffer" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BEU" description="Bit Error Uncorrected. Message RAM bit error detected, uncorrected. This bit is set when a double bit error is detected by the ECC aggregator attached to the Message RAM. An uncorrected Message RAM bit error sets CCCR.INIT to '1'. This is done to avoid transmission of corrupted data.
  0  No bit error detected when reading from Message RAM
  1  Bit error detected, uncorrected (e.g. parity logic)" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ELO" description="Error Logging Overflow
  0  CAN Error Logging Counter did not overflow
  1  Overflow of CAN Error Logging Counter occurred" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EP" description="Error Passive
  0  Error_Passive status unchanged
  1  Error_Passive status changed" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EW" description="Warning Status
  0  Error_Warning status unchanged
  1  Error_Warning status changed" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BO" description="Bus_Off Status
  0  Bus_Off status unchanged
  1  Bus_Off status changed" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="WDI" description="Watchdog Interrupt
  0  No Message RAM Watchdog event occurred
  1  Message RAM Watchdog event due to missing READY" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)
  0  No protocol error in arbitration phase
  1  Protocol error in arbitration phase detected (PSR.LEC ? 0,7)" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PED" description="Protocol Error in Data Phase (Data Bit Time is used)
  0  No protocol error in data phase
  1  Protocol error in data phase detected (PSR.DLEC ? 0,7)" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ARA" description="Access to Reserved Address
  0  No access to reserved address occurred
  1  Access to reserved address occurred" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_IE" width="32" offset="0x54" description="MCAN Interrupt Enable">
            <bitfield id="RF0NE" description="Rx FIFO 0 New Message Enable" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0WE" description="Rx FIFO 0 Watermark Reached Enable" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0FE" description="Rx FIFO 0 Full Enable" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0LE" description="Rx FIFO 0 Message Lost Enable" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1NE" description="Rx FIFO 1 New Message Enable" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1FE" description="Rx FIFO 1 Full Enable" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1LE" description="Rx FIFO 1 Message Lost Enable" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="HPME" description="High Priority Message Enable" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TCE" description="Transmission Completed Enable" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TCFE" description="Transmission Cancellation Finished Enable" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TFEE" description="Tx FIFO Empty Enable" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFNE" description="Tx Event FIFO New Entry Enable" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFWE" description="Tx Event FIFO Watermark Reached Enable" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFFE" description="Tx Event FIFO Full Enable" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFLE" description="Tx Event FIFO Element Lost Enable" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TSWE" description="Timestamp Wraparound Enable" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="MRAFE" description="Message RAM Access Failure Enable" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TOOE" description="Timeout Occurred Enable" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="DRXE" description="Message Stored to Dedicated Rx Buffer Enable" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BECE" description="Bit Error Corrected Enable
 
A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It advised for the user to use these registers and leave this bit cleared to '0'." begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BEUE" description="Bit Error Uncorrected Enable" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ELOE" description="Error Logging Overflow Enable" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EPE" description="Error Passive Enable" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EWE" description="Warning Status Enable" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BOE" description="Bus_Off Status Enable" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="WDIE" description="Watchdog Interrupt Enable" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PEAE" description="Protocol Error in Arbitration Phase Enable" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PEDE" description="Protocol Error in Data Phase Enable" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ARAE" description="Access to Reserved Address Enable" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_ILS" width="32" offset="0x58" description="MCAN Interrupt Line Select">
            <bitfield id="RF0NL" description="Rx FIFO 0 New Message Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0WL" description="Rx FIFO 0 Watermark Reached Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0FL" description="Rx FIFO 0 Full Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF0LL" description="Rx FIFO 0 Message Lost Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1NL" description="Rx FIFO 1 New Message Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1WL" description="Rx FIFO 1 Watermark Reached Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1FL" description="Rx FIFO 1 Full Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RF1LL" description="Rx FIFO 1 Message Lost Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="HPML" description="High Priority Message Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TCL" description="Transmission Completed Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TCFL" description="Transmission Cancellation Finished Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TFEL" description="Tx FIFO Empty Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFNL" description="Tx Event FIFO New Entry Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFWL" description="Tx Event FIFO Watermark Reached Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFFL" description="Tx Event FIFO Full Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TEFLL" description="Tx Event FIFO Element Lost Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TSWL" description="Timestamp Wraparound Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="MRAFL" description="Message RAM Access Failure Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TOOL" description="Timeout Occurred Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="DRXL" description="Message Stored to Dedicated Rx Buffer Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BECL" description="Bit Error Corrected Line
 
A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It advised for the user to use these registers and leave the MCAN_IE.BECE bit cleared to '0' (disabled), thereby relegating this bit to not applicable." begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BEUL" description="Bit Error Uncorrected Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ELOL" description="Error Logging Overflow Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EPL" description="Error Passive Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EWL" description="Warning Status Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="BOL" description="Bus_Off Status Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="WDIL" description="Watchdog Interrupt Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PEAL" description="Protocol Error in Arbitration Phase Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="PEDL" description="Protocol Error in Data Phase Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ARAL" description="Access to Reserved Address Line
  0  Interrupt source is assigned to Interrupt Line 0
  1  Interrupt source is assigned to Interrupt Line 1" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_ILE" width="32" offset="0x5C" description="MCAN Interrupt Line Enable">
            <bitfield id="EINT0" description="Enable Interrupt Line 0
  0  Interrupt Line 0 is disabled
  1  Interrupt Line 0 is enabled" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="EINT1" description="Enable Interrupt Line 1
  0  Interrupt Line 1 is disabled
  1  Interrupt Line 1 is enabled" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_GFC" width="32" offset="0x80" description="MCAN Global Filter Configuration">
            <bitfield id="RRFE" description="Reject Remote Frames Extended
  0  Filter remote frames with 29-bit extended IDs
  1  Reject all remote frames with 29-bit extended IDs
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="RRFS" description="Reject Remote Frames Standard
  0  Filter remote frames with 11-bit standard IDs
  1  Reject all remote frames with 11-bit standard IDs
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ANFE" description="Accept Non-matching Frames Extended. Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated.
  00  Accept in Rx FIFO 0
  01  Accept in Rx FIFO 1
  10  Reject
  11  Reject
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="3" end="2" width="2" rwaccess="R/W">
            </bitfield>
            <bitfield id="ANFS" description="Accept Non-matching Frames Standard. Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated.
  00  Accept in Rx FIFO 0
  01  Accept in Rx FIFO 1
  10  Reject
  11  Reject
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="5" end="4" width="2" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_SIDFC" width="32" offset="0x84" description="MCAN Standard ID Filter Configuration">
            <bitfield id="FLSSA" description="Filter List Standard Start Address. Start address of standard Message ID filter list (32-bit word address)." begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
            <bitfield id="LSS" description="List Size Standard
  0        No standard Message ID filter
  1-128  Number of standard Message ID filter elements
  &gt;128   Values greater than 128 are interpreted as 128" begin="23" end="16" width="8" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_XIDFC" width="32" offset="0x88" description="MCAN Extended ID Filter Configuration">
            <bitfield id="FLESA" description="List Size Extended
  0     No extended Message ID filter
  1-64 Number of extended Message ID filter elements
  &gt;64  Values greater than 64 are interpreted as 64
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
            <bitfield id="LSE" description="Filter List Extended Start Address. Start address of extended Message ID filter list (32-bit word address).
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="22" end="16" width="7" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_XIDAM" width="32" offset="0x90" description="MCAN Extended ID and Mask">
            <bitfield id="EIDM" description="Extended ID Mask. For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="28" end="0" width="29" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_HPMS" width="32" offset="0x94" description="MCAN High Priority Message Status">
            <bitfield id="BIDX" description="Buffer Index. Index of Rx FIFO element to which the message was stored. Only valid when MSI(1) = '1'." begin="5" end="0" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="MSI" description="Message Storage Indicator
  00  No FIFO selected
  01  FIFO message lost
  10  Message stored in FIFO 0
  11  Message stored in FIFO 1" begin="7" end="6" width="2" rwaccess="R">
            </bitfield>
            <bitfield id="FIDX" description="Filter Index. Index of matching filter element. Range is 0 to SIDFC.LSS - 1 resp. XIDFC.LSE - 1." begin="14" end="8" width="7" rwaccess="R">
            </bitfield>
            <bitfield id="FLST" description="Filter List. Indicates the filter list of the matching filter element.
  0  Standard Filter List
  1  Extended Filter List" begin="15" end="15" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_NDAT1" width="32" offset="0x98" description="MCAN New Data 1">
            <bitfield id="ND0" description="New Data RX Buffer 0
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND1" description="New Data RX Buffer 1
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND2" description="New Data RX Buffer 2
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND3" description="New Data RX Buffer 3
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND4" description="New Data RX Buffer 4
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND5" description="New Data RX Buffer 5
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND6" description="New Data RX Buffer 6
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND7" description="New Data RX Buffer 7
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND8" description="New Data RX Buffer 8
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND9" description="New Data RX Buffer 9
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND10" description="New Data RX Buffer 10
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND11" description="New Data RX Buffer 11
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND12" description="New Data RX Buffer 12
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND13" description="New Data RX Buffer 13
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND14" description="New Data RX Buffer 14
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND15" description="New Data RX Buffer 15
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND16" description="New Data RX Buffer 16
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND17" description="New Data RX Buffer 17
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND18" description="New Data RX Buffer 18
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND19" description="New Data RX Buffer 19
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND20" description="New Data RX Buffer 20
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND21" description="New Data RX Buffer 21
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND22" description="New Data RX Buffer 22
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND23" description="New Data RX Buffer 23
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND24" description="New Data RX Buffer 24
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND25" description="New Data RX Buffer 25
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND26" description="New Data RX Buffer 26
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND27" description="New Data RX Buffer 27
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND28" description="New Data RX Buffer 28
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND29" description="New Data RX Buffer 29
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND30" description="New Data RX Buffer 30
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND31" description="New Data RX Buffer 31
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_NDAT2" width="32" offset="0x9C" description="MCAN New Data 2">
            <bitfield id="ND32" description="New Data RX Buffer 32
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND33" description="New Data RX Buffer 33
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND34" description="New Data RX Buffer 34
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND35" description="New Data RX Buffer 35
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND36" description="New Data RX Buffer 36
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND37" description="New Data RX Buffer 37
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND38" description="New Data RX Buffer 38
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND39" description="New Data RX Buffer 39
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND40" description="New Data RX Buffer 40
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND41" description="New Data RX Buffer 41
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND42" description="New Data RX Buffer 42
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND43" description="New Data RX Buffer 43
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND44" description="New Data RX Buffer 44
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND45" description="New Data RX Buffer 45
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND46" description="New Data RX Buffer 46
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND47" description="New Data RX Buffer 47
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND48" description="New Data RX Buffer 48
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND49" description="New Data RX Buffer 49
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND50" description="New Data RX Buffer 50
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND51" description="New Data RX Buffer 51
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND52" description="New Data RX Buffer 52
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND53" description="New Data RX Buffer 53
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND54" description="New Data RX Buffer 54
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND55" description="New Data RX Buffer 55
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND56" description="New Data RX Buffer 56
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND57" description="New Data RX Buffer 57
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND58" description="New Data RX Buffer 58
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND59" description="New Data RX Buffer 59
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND60" description="New Data RX Buffer 60
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND61" description="New Data RX Buffer 61
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND62" description="New Data RX Buffer 62
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="ND63" description="New Data RX Buffer 63
  0  Rx Buffer not updated
  1  Rx Buffer updated from new message" begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXF0C" width="32" offset="0xA0" description="MCAN Rx FIFO 0 Configuration">
            <bitfield id="F0SA" description="Rx FIFO 0 Start Address. Start address of Rx FIFO 0 in Message RAM (32-bit word address).
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
            <bitfield id="F0S" description="Rx FIFO 0 Size. The Rx FIFO 0 elements are indexed from 0 to F0S-1.
  0      No Rx FIFO 0
  1-64  Number of Rx FIFO 0 elements
  &gt;64   Values greater than 64 are interpreted as 64
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="22" end="16" width="7" rwaccess="R/W">
            </bitfield>
            <bitfield id="F0WM" description="Rx FIFO 0 Watermark
  0      Watermark interrupt disabled
  1-64  Level for Rx FIFO 0 watermark interrupt (IR.RF0W)
  &gt;64   Watermark interrupt disabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="30" end="24" width="7" rwaccess="R/W">
            </bitfield>
            <bitfield id="F0OM" description="FIFO 0 Operation Mode. FIFO 0 can be operated in blocking or in overwrite mode.
  0  FIFO 0 blocking mode
  1  FIFO 0 overwrite mode
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXF0S" width="32" offset="0xA4" description="MCAN Rx FIFO 0 Status">
            <bitfield id="F0FL" description="Rx FIFO 0 Fill Level. Number of elements stored in Rx FIFO 0, range 0 to 64." begin="6" end="0" width="7" rwaccess="R">
            </bitfield>
            <bitfield id="F0GI" description="Rx FIFO 0 Get Index. Rx FIFO 0 read index pointer, range 0 to 63." begin="13" end="8" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="F0PI" description="Rx FIFO 0 Put Index. Rx FIFO 0 write index pointer, range 0 to 63." begin="21" end="16" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="F0F" description="Rx FIFO 0 Full
  0  Rx FIFO 0 not full
  1  Rx FIFO 0 full" begin="24" end="24" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="RF0L" description="Rx FIFO 0 Message Lost. This bit is a copy of interrupt flag IR.RF0L. When IR.RF0L is reset, this bit is also reset.
  0  No Rx FIFO 0 message lost
  1  Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero
 
Note: Overwriting the oldest message when RXF0C.F0OM = '1' will not set this flag." begin="25" end="25" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXF0A" width="32" offset="0xA8" description="MCAN Rx FIFO 0 Acknowledge">
            <bitfield id="F0AI" description="Rx FIFO 0 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL." begin="5" end="0" width="6" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXBC" width="32" offset="0xAC" description="MCAN Rx Buffer Configuration">
            <bitfield id="RBSA" description="Rx Buffer Start Address. Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address).
 
+I466" begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXF1C" width="32" offset="0xB0" description="MCAN Rx FIFO 1 Configuration">
            <bitfield id="F1SA" description="Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address)." begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
            <bitfield id="F1S" description="Rx FIFO 1 Size. The Rx FIFO 1 elements are indexed from 0 to F1S - 1.
  0      No Rx FIFO 1
  1-64  Number of Rx FIFO 1 elements
  &gt;64   Values greater than 64 are interpreted as 64
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="22" end="16" width="7" rwaccess="R/W">
            </bitfield>
            <bitfield id="F1WM" description="Rx FIFO 1 Watermark
  0      Watermark interrupt disabled
  1-64  Level for Rx FIFO 1 watermark interrupt (IR.RF1W)
  &gt;64   Watermark interrupt disabled
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="30" end="24" width="7" rwaccess="R/W">
            </bitfield>
            <bitfield id="F1OM" description="FIFO 1 Operation Mode. FIFO 1 can be operated in blocking or in overwrite mode.
  0  FIFO 1 blocking mode
  1  FIFO 1 overwrite mode
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXF1S" width="32" offset="0xB4" description="MCAN Rx FIFO 1 Status">
            <bitfield id="F1FL" description="Rx FIFO 1 Fill Level. Number of elements stored in Rx FIFO 1, range 0 to 64." begin="6" end="0" width="7" rwaccess="R">
            </bitfield>
            <bitfield id="F1GI" description="Rx FIFO 1 Get Index. Rx FIFO 1 read index pointer, range 0 to 63." begin="13" end="8" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="F1PI" description="Rx FIFO 1 Put Index. Rx FIFO 1 write index pointer, range 0 to 63." begin="21" end="16" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="F1F" description="Rx FIFO 1 Full
  0  Rx FIFO 1 not full
  1  Rx FIFO 1 full" begin="24" end="24" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="RF1L" description="Rx FIFO 1 Message Lost. This bit is a copy of interrupt flag IR.RF1L. When IR.RF1L is reset, this bit is also reset.
  0  No Rx FIFO 1 message lost
  1  Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero
 
Note: Overwriting the oldest message when RXF1C.F1OM = '1' will not set this flag." begin="25" end="25" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="DMS" description="Debug Message Status
  00  Idle state, wait for reception of debug messages
  01  Debug message A received
  10  Debug messages A, B received
  11  Debug messages A, B, C received" begin="31" end="30" width="2" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXF1A" width="32" offset="0xB8" description="MCAN Rx FIFO 1 Acknowledge">
            <bitfield id="F1AI" description="Rx FIFO 1 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This will set the Rx FIFO 1 Get Index RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level RXF1S.F1FL." begin="5" end="0" width="6" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_RXESC" width="32" offset="0xBC" description="MCAN Rx Buffer / FIFO Element Size Configuration">
            <bitfield id="F0DS" description="Rx FIFO 0 Data Field Size
  000  8 byte data field
  001  12 byte data field
  010  16 byte data field
  011  20 byte data field
  100  24 byte data field
  101  32 byte data field
  110  48 byte data field
  111  64 byte data field
 
Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="2" end="0" width="3" rwaccess="R/W">
            </bitfield>
            <bitfield id="F1DS" description="Rx FIFO 1 Data Field Size
  000  8 byte data field
  001  12 byte data field
  010  16 byte data field
  011  20 byte data field
  100  24 byte data field
  101  32 byte data field
  110  48 byte data field
  111  64 byte data field
 
Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="6" end="4" width="3" rwaccess="R/W">
            </bitfield>
            <bitfield id="RBDS" description="Rx Buffer Data Field Size
  000  8 byte data field
  001  12 byte data field
  010  16 byte data field
  011  20 byte data field
  100  24 byte data field
  101  32 byte data field
  110  48 byte data field
  111  64 byte data field
 
Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="10" end="8" width="3" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBC" width="32" offset="0xC0" description="MCAN Tx Buffer Configuration">
            <bitfield id="TBSA" description="Tx Buffers Start Address. Start address of Tx Buffers section in Message RAM (32-bit word address).
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
            <bitfield id="NDTB" description="Number of Dedicated Transmit Buffers
  0      No Dedicated Tx Buffers
  1-32  Number of Dedicated Tx Buffers
  &gt;32   Values greater than 32 are interpreted as 32
 
Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check
for erroneous configurations. The Tx Buffers section in the Message RAM starts with the
dedicated Tx Buffers.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="21" end="16" width="6" rwaccess="R/W">
            </bitfield>
            <bitfield id="TFQS" description="Transmit FIFO/Queue Size
  0      No Tx FIFO/Queue
  1-32  Number of Tx Buffers used for Tx FIFO/Queue
  &gt;32   Values greater than 32 are interpreted as 32
 
Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check
for erroneous configurations. The Tx Buffers section in the Message RAM starts with the
dedicated Tx Buffers.
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="29" end="24" width="6" rwaccess="R/W">
            </bitfield>
            <bitfield id="TFQM" description="Tx FIFO/Queue Mode
  0  Tx FIFO operation
  1  Tx Queue operation
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXFQS" width="32" offset="0xC4" description="MCAN Tx FIFO / Queue Status">
            <bitfield id="TFFL" description="Tx FIFO Free Level.  Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1')." begin="5" end="0" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="TFGI" description="Tx FIFO Get Index. Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1').
 
Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO." begin="12" end="8" width="5" rwaccess="R">
            </bitfield>
            <bitfield id="TFQP" description="Tx FIFO/Queue Put Index. Tx FIFO/Queue write index pointer, range 0 to 31.
 
Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO." begin="20" end="16" width="5" rwaccess="R">
            </bitfield>
            <bitfield id="TFQF" description="Tx FIFO/Queue Full
  0  Tx FIFO/Queue not full
  1  Tx FIFO/Queue full" begin="21" end="21" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXESC" width="32" offset="0xC8" description="MCAN Tx Buffer Element Size Configuration">
            <bitfield id="TBDS" description="Tx Buffer Data Field Size
  000  8 byte data field
  001  12 byte data field
  010  16 byte data field
  011  20 byte data field
  100  24 byte data field
  101  32 byte data field
  110  48 byte data field
  111  64 byte data field
 
Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as &amp;quot;0xCC&amp;quot; (padding bytes).
 
Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'." begin="2" end="0" width="3" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBRP" width="32" offset="0xCC" description="MCAN Tx Buffer Request Pending">
            <bitfield id="TRP0" description="Transmission Request Pending 0.
 
Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been cancelled via register TXBCR.
 
TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).
 
A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.
 
After a cancellation has been requested, a finished cancellation is signalled via TXBCF
- after successful transmission together with the corresponding TXBTO bit
- when the transmission has not yet been started at the point of cancellation
- when the transmission has been aborted due to lost arbitration
- when an error occurred during frame transmission
 
In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.
  0  No transmission request pending
  1  Transmission request pending
 
Note: TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding TXBRP bit is reset." begin="0" end="0" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP1" description="Transmission Request Pending 1. See description for bit 0." begin="1" end="1" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP2" description="Transmission Request Pending 2. See description for bit 0." begin="2" end="2" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP3" description="Transmission Request Pending 3. See description for bit 0." begin="3" end="3" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP4" description="Transmission Request Pending 4. See description for bit 0." begin="4" end="4" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP5" description="Transmission Request Pending 5. See description for bit 0." begin="5" end="5" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP6" description="Transmission Request Pending 6. See description for bit 0." begin="6" end="6" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP7" description="Transmission Request Pending 7. See description for bit 0." begin="7" end="7" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP8" description="Transmission Request Pending 8. See description for bit 0." begin="8" end="8" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP9" description="Transmission Request Pending 9. See description for bit 0." begin="9" end="9" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP10" description="Transmission Request Pending 10. See description for bit 0." begin="10" end="10" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP11" description="Transmission Request Pending 11. See description for bit 0." begin="11" end="11" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP12" description="Transmission Request Pending 12. See description for bit 0." begin="12" end="12" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP13" description="Transmission Request Pending 13. See description for bit 0." begin="13" end="13" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP14" description="Transmission Request Pending 14. See description for bit 0." begin="14" end="14" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP15" description="Transmission Request Pending 15. See description for bit 0." begin="15" end="15" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP16" description="Transmission Request Pending 16. See description for bit 0." begin="16" end="16" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP17" description="Transmission Request Pending 17. See description for bit 0." begin="17" end="17" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP18" description="Transmission Request Pending 18. See description for bit 0." begin="18" end="18" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP19" description="Transmission Request Pending 19. See description for bit 0." begin="19" end="19" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP20" description="Transmission Request Pending 20. See description for bit 0." begin="20" end="20" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP21" description="Transmission Request Pending 21. See description for bit 0." begin="21" end="21" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP22" description="Transmission Request Pending 22. See description for bit 0." begin="22" end="22" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP23" description="Transmission Request Pending 23. See description for bit 0." begin="23" end="23" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP24" description="Transmission Request Pending 24. See description for bit 0." begin="24" end="24" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP25" description="Transmission Request Pending 25. See description for bit 0." begin="25" end="25" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP26" description="Transmission Request Pending 26. See description for bit 0." begin="26" end="26" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP27" description="Transmission Request Pending 27. See description for bit 0." begin="27" end="27" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP28" description="Transmission Request Pending 28. See description for bit 0." begin="28" end="28" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP29" description="Transmission Request Pending 29. See description for bit 0." begin="29" end="29" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP30" description="Transmission Request Pending 30. See description for bit 0." begin="30" end="30" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TRP31" description="Transmission Request Pending 31. See description for bit 0." begin="31" end="31" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBAR" width="32" offset="0xD0" description="MCAN Tx Buffer Add Request">
            <bitfield id="AR0" description="Add Request 0.
 
Each Tx Buffer has its own Add Request bit. Writing a '1' will set the corresponding Add Request bit; writing a '0' has no impact. This enables the Host to set transmission requests for multiple Tx Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.
  0  No transmission request added
  1  Transmission requested added
 
Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit already set), this add request is ignored.
 
Qualified Write is possible only with CCCR.CCE='0'" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR1" description="Add Request 1. See description for bit 0." begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR2" description="Add Request 2. See description for bit 0." begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR3" description="Add Request 3. See description for bit 0." begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR4" description="Add Request 4. See description for bit 0." begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR5" description="Add Request 5. See description for bit 0." begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR6" description="Add Request 6. See description for bit 0." begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR7" description="Add Request 7. See description for bit 0." begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR8" description="Add Request 8. See description for bit 0." begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR9" description="Add Request 9. See description for bit 0." begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR10" description="Add Request 10. See description for bit 0." begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR11" description="Add Request 11. See description for bit 0." begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR12" description="Add Request 12. See description for bit 0." begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR13" description="Add Request 13. See description for bit 0." begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR14" description="Add Request 14. See description for bit 0." begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR15" description="Add Request 15. See description for bit 0." begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR16" description="Add Request 16. See description for bit 0." begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR17" description="Add Request 17. See description for bit 0." begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR18" description="Add Request 18. See description for bit 0." begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR19" description="Add Request 19. See description for bit 0." begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR20" description="Add Request 20. See description for bit 0." begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR21" description="Add Request 21. See description for bit 0." begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR22" description="Add Request 22. See description for bit 0." begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR23" description="Add Request 23. See description for bit 0." begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR24" description="Add Request 24. See description for bit 0." begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR25" description="Add Request 25. See description for bit 0." begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR26" description="Add Request 26. See description for bit 0." begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR27" description="Add Request 27. See description for bit 0." begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR28" description="Add Request 28. See description for bit 0." begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR29" description="Add Request 29. See description for bit 0." begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR30" description="Add Request 30. See description for bit 0." begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="AR31" description="Add Request 31. See description for bit 0." begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBCR" width="32" offset="0xD4" description="MCAN Tx Buffer Cancellation Request">
            <bitfield id="CR0" description="Cancellation Request 0.
 
Each Tx Buffer has its own Cancellation Request bit. Writing a '1' will set the corresponding Cancellation Request bit; writing a '0' has no impact. This enables the Host to set cancellation requests for multiple Tx Buffers with one write to TXBCR. TXBCR bits are set only for those Tx Buffers configured via TXBC. The bits remain set until the corresponding bit of TXBRP is reset.
  0  No cancellation pending
  1  Cancellation pending
 
Qualified Write is possible only with CCCR.CCE='0'" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR1" description="Cancellation Request 1. See description for bit 0." begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR2" description="Cancellation Request 2. See description for bit 0." begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR3" description="Cancellation Request 3. See description for bit 0." begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR4" description="Cancellation Request 4. See description for bit 0." begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR5" description="Cancellation Request 5. See description for bit 0." begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR6" description="Cancellation Request 6. See description for bit 0." begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR7" description="Cancellation Request 7. See description for bit 0." begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR8" description="Cancellation Request 8. See description for bit 0." begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR9" description="Cancellation Request 9. See description for bit 0." begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR10" description="Cancellation Request 10. See description for bit 0." begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR11" description="Cancellation Request 11. See description for bit 0." begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR12" description="Cancellation Request 12. See description for bit 0." begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR13" description="Cancellation Request 13. See description for bit 0." begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR14" description="Cancellation Request 14. See description for bit 0." begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR15" description="Cancellation Request 15. See description for bit 0." begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR16" description="Cancellation Request 16. See description for bit 0." begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR17" description="Cancellation Request 17. See description for bit 0." begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR18" description="Cancellation Request 18. See description for bit 0." begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR19" description="Cancellation Request 19. See description for bit 0." begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR20" description="Cancellation Request 20. See description for bit 0." begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR21" description="Cancellation Request 21. See description for bit 0." begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR22" description="Cancellation Request 22. See description for bit 0." begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR23" description="Cancellation Request 23. See description for bit 0." begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR24" description="Cancellation Request 24. See description for bit 0." begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR25" description="Cancellation Request 25. See description for bit 0." begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR26" description="Cancellation Request 26. See description for bit 0." begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR27" description="Cancellation Request 27. See description for bit 0." begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR28" description="Cancellation Request 28. See description for bit 0." begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR29" description="Cancellation Request 29. See description for bit 0." begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR30" description="Cancellation Request 30. See description for bit 0." begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CR31" description="Cancellation Request 31. See description for bit 0." begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBTO" width="32" offset="0xD8" description="MCAN Tx Buffer Transmission Occurred">
            <bitfield id="TO0" description="Transmission Occurred 0.
 
Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR.
  0  No transmission occurred
  1  Transmission occurred" begin="0" end="0" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO1" description="Transmission Occurred 1. See description for bit 0." begin="1" end="1" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO2" description="Transmission Occurred 2. See description for bit 0." begin="2" end="2" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO3" description="Transmission Occurred 3. See description for bit 0." begin="3" end="3" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO4" description="Transmission Occurred 4. See description for bit 0." begin="4" end="4" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO5" description="Transmission Occurred 5. See description for bit 0." begin="5" end="5" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO6" description="Transmission Occurred 6. See description for bit 0." begin="6" end="6" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO7" description="Transmission Occurred 7. See description for bit 0." begin="7" end="7" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO8" description="Transmission Occurred 8. See description for bit 0." begin="8" end="8" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO9" description="Transmission Occurred 9. See description for bit 0." begin="9" end="9" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO10" description="Transmission Occurred 10. See description for bit 0." begin="10" end="10" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO11" description="Transmission Occurred 11. See description for bit 0." begin="11" end="11" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO12" description="Transmission Occurred 12. See description for bit 0." begin="12" end="12" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO13" description="Transmission Occurred 13. See description for bit 0." begin="13" end="13" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO14" description="Transmission Occurred 14. See description for bit 0." begin="14" end="14" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO15" description="Transmission Occurred 15. See description for bit 0." begin="15" end="15" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO16" description="Transmission Occurred 16. See description for bit 0." begin="16" end="16" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO17" description="Transmission Occurred 17. See description for bit 0." begin="17" end="17" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO18" description="Transmission Occurred 18. See description for bit 0." begin="18" end="18" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO19" description="Transmission Occurred 19. See description for bit 0." begin="19" end="19" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO20" description="Transmission Occurred 20. See description for bit 0." begin="20" end="20" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO21" description="Transmission Occurred 21. See description for bit 0." begin="21" end="21" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO22" description="Transmission Occurred 22. See description for bit 0." begin="22" end="22" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO23" description="Transmission Occurred 23. See description for bit 0." begin="23" end="23" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO24" description="Transmission Occurred 24. See description for bit 0." begin="24" end="24" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO25" description="Transmission Occurred 25. See description for bit 0." begin="25" end="25" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO26" description="Transmission Occurred 26. See description for bit 0." begin="26" end="26" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO27" description="Transmission Occurred 27. See description for bit 0." begin="27" end="27" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO28" description="Transmission Occurred 28. See description for bit 0." begin="28" end="28" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO29" description="Transmission Occurred 29. See description for bit 0." begin="29" end="29" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO30" description="Transmission Occurred 30. See description for bit 0." begin="30" end="30" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TO31" description="Transmission Occurred 31. See description for bit 0." begin="31" end="31" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBCF" width="32" offset="0xDC" description="MCAN Tx Buffer Cancellation Finished">
            <bitfield id="CF0" description="Cancellation Finished 0.
 
Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR.
  0  No transmit buffer cancellation
  1  Transmit buffer cancellation finished" begin="0" end="0" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF1" description="Cancellation Finished 1. See description for bit 0." begin="1" end="1" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF2" description="Cancellation Finished 2. See description for bit 0." begin="2" end="2" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF3" description="Cancellation Finished 3. See description for bit 0." begin="3" end="3" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF4" description="Cancellation Finished 4. See description for bit 0." begin="4" end="4" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF5" description="Cancellation Finished 5. See description for bit 0." begin="5" end="5" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF6" description="Cancellation Finished 6. See description for bit 0." begin="6" end="6" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF7" description="Cancellation Finished 7. See description for bit 0." begin="7" end="7" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF8" description="Cancellation Finished 8. See description for bit 0." begin="8" end="8" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF9" description="Cancellation Finished 9. See description for bit 0." begin="9" end="9" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF10" description="Cancellation Finished 10. See description for bit 0." begin="10" end="10" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF11" description="Cancellation Finished 11. See description for bit 0." begin="11" end="11" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF12" description="Cancellation Finished 12. See description for bit 0." begin="12" end="12" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF13" description="Cancellation Finished 13. See description for bit 0." begin="13" end="13" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF14" description="Cancellation Finished 14. See description for bit 0." begin="14" end="14" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF15" description="Cancellation Finished 15. See description for bit 0." begin="15" end="15" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF16" description="Cancellation Finished 16. See description for bit 0." begin="16" end="16" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF17" description="Cancellation Finished 17. See description for bit 0." begin="17" end="17" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF18" description="Cancellation Finished 18. See description for bit 0." begin="18" end="18" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF19" description="Cancellation Finished 19. See description for bit 0." begin="19" end="19" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF20" description="Cancellation Finished 20. See description for bit 0." begin="20" end="20" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF21" description="Cancellation Finished 21. See description for bit 0." begin="21" end="21" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF22" description="Cancellation Finished 22. See description for bit 0." begin="22" end="22" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF23" description="Cancellation Finished 23. See description for bit 0." begin="23" end="23" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF24" description="Cancellation Finished 24. See description for bit 0." begin="24" end="24" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF25" description="Cancellation Finished 25. See description for bit 0." begin="25" end="25" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF26" description="Cancellation Finished 26. See description for bit 0." begin="26" end="26" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF27" description="Cancellation Finished 27. See description for bit 0." begin="27" end="27" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF28" description="Cancellation Finished 28. See description for bit 0." begin="28" end="28" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF29" description="Cancellation Finished 29. See description for bit 0." begin="29" end="29" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF30" description="Cancellation Finished 30. See description for bit 0." begin="30" end="30" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="CF31" description="Cancellation Finished 31. See description for bit 0." begin="31" end="31" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBTIE" width="32" offset="0xE0" description="MCAN Tx Buffer Transmission Interrupt Enable">
            <bitfield id="TIE0" description="Transmission Interrupt Enable 0. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE1" description="Transmission Interrupt Enable 1. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE2" description="Transmission Interrupt Enable 2. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE3" description="Transmission Interrupt Enable 3. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE4" description="Transmission Interrupt Enable 4. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE5" description="Transmission Interrupt Enable 5. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE6" description="Transmission Interrupt Enable 6. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE7" description="Transmission Interrupt Enable 7. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE8" description="Transmission Interrupt Enable 8. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE9" description="Transmission Interrupt Enable 9. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE10" description="Transmission Interrupt Enable 10. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE11" description="Transmission Interrupt Enable 11. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE12" description="Transmission Interrupt Enable 12. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE13" description="Transmission Interrupt Enable 13. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE14" description="Transmission Interrupt Enable 14. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE15" description="Transmission Interrupt Enable 15. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE16" description="Transmission Interrupt Enable 16. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE17" description="Transmission Interrupt Enable 17. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE18" description="Transmission Interrupt Enable 18. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE19" description="Transmission Interrupt Enable 19. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE20" description="Transmission Interrupt Enable 20. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE21" description="Transmission Interrupt Enable 21. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE22" description="Transmission Interrupt Enable 22. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE23" description="Transmission Interrupt Enable 23. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE24" description="Transmission Interrupt Enable 24. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE25" description="Transmission Interrupt Enable 25. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE26" description="Transmission Interrupt Enable 26. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE27" description="Transmission Interrupt Enable 27. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE28" description="Transmission Interrupt Enable 28. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE29" description="Transmission Interrupt Enable 29. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE30" description="Transmission Interrupt Enable 30. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="TIE31" description="Transmission Interrupt Enable 31. Each Tx Buffer has its own Transmission Interrupt Enable bit.
  0  Transmission interrupt disabled
  1  Transmission interrupt enable" begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXBCIE" width="32" offset="0xE4" description="MCAN Tx Buffer Cancellation Finished Interrupt Enable">
            <bitfield id="CFIE0" description="Cancellation Finished Interrupt Enable 0. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="0" end="0" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE1" description="Cancellation Finished Interrupt Enable 1. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="1" end="1" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE2" description="Cancellation Finished Interrupt Enable 2. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="2" end="2" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE3" description="Cancellation Finished Interrupt Enable 3. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="3" end="3" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE4" description="Cancellation Finished Interrupt Enable 4. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="4" end="4" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE5" description="Cancellation Finished Interrupt Enable 5. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="5" end="5" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE6" description="Cancellation Finished Interrupt Enable 6. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="6" end="6" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE7" description="Cancellation Finished Interrupt Enable 7. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="7" end="7" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE8" description="Cancellation Finished Interrupt Enable 8. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="8" end="8" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE9" description="Cancellation Finished Interrupt Enable 9. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="9" end="9" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE10" description="Cancellation Finished Interrupt Enable 10. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="10" end="10" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE11" description="Cancellation Finished Interrupt Enable 11. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="11" end="11" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE12" description="Cancellation Finished Interrupt Enable 12. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="12" end="12" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE13" description="Cancellation Finished Interrupt Enable 13. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="13" end="13" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE14" description="Cancellation Finished Interrupt Enable 14. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="14" end="14" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE15" description="Cancellation Finished Interrupt Enable 15. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="15" end="15" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE16" description="Cancellation Finished Interrupt Enable 16. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="16" end="16" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE17" description="Cancellation Finished Interrupt Enable 17. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="17" end="17" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE18" description="Cancellation Finished Interrupt Enable 18. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="18" end="18" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE19" description="Cancellation Finished Interrupt Enable 19. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="19" end="19" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE20" description="Cancellation Finished Interrupt Enable 20. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="20" end="20" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE21" description="Cancellation Finished Interrupt Enable 21. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="21" end="21" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE22" description="Cancellation Finished Interrupt Enable 22. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="22" end="22" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE23" description="Cancellation Finished Interrupt Enable 23. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="23" end="23" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE24" description="Cancellation Finished Interrupt Enable 24. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="24" end="24" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE25" description="Cancellation Finished Interrupt Enable 25. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="25" end="25" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE26" description="Cancellation Finished Interrupt Enable 26. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="26" end="26" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE27" description="Cancellation Finished Interrupt Enable 27. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="27" end="27" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE28" description="Cancellation Finished Interrupt Enable 28. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="28" end="28" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE29" description="Cancellation Finished Interrupt Enable 29. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="29" end="29" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE30" description="Cancellation Finished Interrupt Enable 30. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="30" end="30" width="1" rwaccess="R/W">
            </bitfield>
            <bitfield id="CFIE31" description="Cancellation Finished Interrupt Enable 31. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit.
  0  Cancellation finished interrupt disabled
  1  Cancellation finished interrupt enabled" begin="31" end="31" width="1" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXEFC" width="32" offset="0xF0" description="MCAN Tx Event FIFO Configuration">
            <bitfield id="EFSA" description="Event FIFO Start Address. Start address of Tx Event FIFO in Message RAM (32-bit word address)." begin="15" end="2" width="14" rwaccess="R/W">
            </bitfield>
            <bitfield id="EFS" description="Event FIFO Size. The Tx Event FIFO elements are indexed from 0 to EFS - 1.
  0      Tx Event FIFO disabled
  1-32  Number of Tx Event FIFO elements
  &gt;32   Values greater than 32 are interpreted as 32" begin="21" end="16" width="6" rwaccess="R/W">
            </bitfield>
            <bitfield id="EFWM" description="Event FIFO Watermark
  0      Watermark interrupt disabled
  1-32  Level for Tx Event FIFO watermark interrupt (IR.TEFW)
  &gt;32   Watermark interrupt disabled" begin="29" end="24" width="6" rwaccess="R/W">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXEFS" width="32" offset="0xF4" description="MCAN Tx Event FIFO Status">
            <bitfield id="EFFL" description="Event FIFO Fill Level. Number of elements stored in Tx Event FIFO, range 0 to 32." begin="5" end="0" width="6" rwaccess="R">
            </bitfield>
            <bitfield id="EFGI" description="Event FIFO Get Index. Tx Event FIFO read index pointer, range 0 to 31." begin="12" end="8" width="5" rwaccess="R">
            </bitfield>
            <bitfield id="EFPI" description="Event FIFO Put Index.Tx Event FIFO write index pointer, range 0 to 31." begin="20" end="16" width="5" rwaccess="R">
            </bitfield>
            <bitfield id="EFF" description="Event FIFO Full
  0  Tx Event FIFO not full
  1  Tx Event FIFO full" begin="24" end="24" width="1" rwaccess="R">
            </bitfield>
            <bitfield id="TEFL" description="Tx Event FIFO Element Lost. This bit is a copy of interrupt flag IR.TEFL. When IR.TEFL is reset, this bit is also reset.
  0  No Tx Event FIFO element lost
  1  Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero." begin="25" end="25" width="1" rwaccess="R">
            </bitfield>
        </register>
        <register id="CANFD0_MCAN_TXEFA" width="32" offset="0xF8" description="MCAN Tx Event FIFO Acknowledge">
            <bitfield id="EFAI" description="Event FIFO Acknowledge Index. After the Host has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get Index TXEFS.EFGI to EFAI + 1 and update the Event FIFO Fill Level TXEFS.EFFL." begin="4" end="0" width="5" rwaccess="R/W">
            </bitfield>
        </register>
    </group>
    <group id="CANFD0_TI_WRAPPER" name="CANFD0_TI_WRAPPER" instances="1" offset="0x7200" instaddr="0xA00" description="">
        <group id="CANFD0_PROCESSORS" name="CANFD0_PROCESSORS" instances="1" offset="0x0" instaddr="0x600" description="">
            <group id="CANFD0_MCANSS_REGS" name="CANFD0_MCANSS_REGS" instances="1" offset="0x0" instaddr="0x2C" description="">
                <register id="CANFD0_MCANSS_PID" width="32" offset="0x0" description="MCAN Subsystem Revision Register">
                    <bitfield id="MINOR" description="Minor Revision of the MCAN Subsystem" begin="5" end="0" width="6" rwaccess="R">
                    </bitfield>
                    <bitfield id="MAJOR" description="Major Revision of the MCAN Subsystem" begin="10" end="8" width="3" rwaccess="R">
                    </bitfield>
                    <bitfield id="MODULE_ID" description="Module Identification Number" begin="27" end="16" width="12" rwaccess="R">
                    </bitfield>
                    <bitfield id="SCHEME" description="PID Register Scheme" begin="31" end="30" width="2" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_CTRL" width="32" offset="0x4" description="MCAN Subsystem Control Register">
                    <bitfield id="DBGSUSP_FREE" description="Debug Suspend Free Bit. Enables debug suspend.
  0  Disable debug suspend
  1  Enable debug suspend" begin="3" end="3" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="WAKEUPREQEN" description="Wakeup Request Enable. Enables the MCANSS to wakeup on CAN RXD activity.
  0  Disable wakeup request
  1  Enables wakeup request" begin="4" end="4" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="AUTOWAKEUP" description="Automatic Wakeup Enable. Enables the MCANSS to automatically clear the MCAN CCCR.INIT bit, fully waking the MCAN up, on an enabled wakeup request.
  0  Disable the automatic write to CCCR.INIT
  1  Enable the automatic write to CCCR.INIT" begin="5" end="5" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="EXT_TS_CNTR_EN" description="External Timestamp Counter Enable.
  0  External timestamp counter disabled
  1  External timestamp counter enabled" begin="6" end="6" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_STAT" width="32" offset="0x8" description="MCAN Subsystem Status Register">
                    <bitfield id="RESET" description="Soft Reset Status.
  0  Not in reset
  1  Reset is in progress" begin="0" end="0" width="1" rwaccess="R">
                    </bitfield>
                    <bitfield id="MEM_INIT_DONE" description="Memory Initialization Done.
  0  Message RAM initialization is in progress
  1  Message RAM is initialized for use" begin="1" end="1" width="1" rwaccess="R">
                    </bitfield>
                    <bitfield id="ENABLE_FDOE" description="Flexible Datarate Operation Enable. Determines whether CAN FD operation may be enabled via the MCAN core CCCR.FDOE bit (bit 8) or if only standard CAN operation is possible with this instance of the MCAN.
  0  MCAN is only capable of standard CAN communication
  1  MCAN may be configured to perform CAN FD communication" begin="2" end="2" width="1" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_ICS" width="32" offset="0xC" description="MCAN Subsystem Interrupt Clear Shadow Register">
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow Interrupt Status Clear. Reads always return a 0.
  0  Write of '0' has no effect
  1  Write of '1' clears the MCANSS_IRS.EXT_TS_CNTR_OVFL bit" begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_IRS" width="32" offset="0x10" description="MCAN Subsystem Interrupt Raw Satus Register">
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow Interrupt Status. This bit is set by HW or by a SW write of '1'. To clear, use the MCANSS_ICS.EXT_TS_CNTR_OVFL bit.
  0  External timestamp counter has not overflowed
  1  External timestamp counter has overflowed
 
When this bit is set to '1' by HW or SW, the MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.EXT_TS_INTR_CNTR bit field will increment by 1." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_IECS" width="32" offset="0x14" description="MCAN Subsystem Interrupt Enable Clear Shadow Register">
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow Interrupt Enable Clear. Reads always return a 0.
  0  Write of '0' has no effect
  1  Write of '1' clears the MCANSS_IES.EXT_TS_CNTR_OVFL bit" begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_IE" width="32" offset="0x18" description="MCAN Subsystem Interrupt Enable Register">
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow Interrupt Enable. A write of '0' has no effect. A write of '1' sets the MCANSS_IES.EXT_TS_CNTR_OVFL bit." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_IES" width="32" offset="0x1C" description="MCAN Subsystem Interrupt Enable Status">
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow Interrupt Enable Status. To set, use the CANSS_IE.EXT_TS_CNTR_OVFL bit. To clear, use the MCANSS_IECS.EXT_TS_CNTR_OVFL bit.
  0  External timestamp counter overflow interrupt is not enabled
  1  External timestamp counter overflow interrupt is enabled" begin="0" end="0" width="1" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_EOI" width="32" offset="0x20" description="MCAN Subsystem End of Interrupt">
                    <bitfield id="EOI" description="End of Interrupt. A write to this register will clear the associated interrupt. If the unserviced interrupt counter is &gt; 1, another interrupt is generated.
  0x00  External TS Interrupt is cleared
  0x01  MCAN(0) interrupt is cleared
  0x02  MCAN(1) interrupt is cleared
  Other writes are ignored." begin="7" end="0" width="8" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_EXT_TS_PRESCALER" width="32" offset="0x24" description="MCAN Subsystem External Timestamp Prescaler 0">
                    <bitfield id="PRESCALER" description="External Timestamp Prescaler Reload Value. The external timestamp count rate is the host (system) clock rate divided by this value, except in the case of 0. A zero value in this bit field will act identically to a value of 0x000001." begin="23" end="0" width="24" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANSS_EXT_TS_UNSERVICED_INTR_CNTR" width="32" offset="0x28" description="MCAN Subsystem External Timestamp Unserviced Interrupts Counter">
                    <bitfield id="EXT_TS_INTR_CNTR" description="External Timestamp Counter Unserviced Rollover Interrupts. If this value is &gt; 1, an MCANSS_EOI write of '1' to bit 0 will issue another interrupt.
 
The status of this bit field is affected by the MCANSS_IRS.EXT_TS_CNTR_OVFL bit field." begin="4" end="0" width="5" rwaccess="R">
                    </bitfield>
                </register>
            </group>
            <group id="CANFD0_MCAN_ECC_REGS" name="CANFD0_MCAN_ECC_REGS" instances="1" offset="0x200" instaddr="0x210" description="">
                <register id="CANFD0_MCANERR_REV" width="32" offset="0x0" description="MCAN Error Aggregator Revision Register">
                    <bitfield id="REVMIN" description="Minor Revision of the Error Aggregator" begin="5" end="0" width="6" rwaccess="R">
                    </bitfield>
                    <bitfield id="REVMAJ" description="Major Revision of the Error Aggregator" begin="10" end="8" width="3" rwaccess="R">
                    </bitfield>
                    <bitfield id="MODULE_ID" description="Module Identification Number" begin="27" end="16" width="12" rwaccess="R">
                    </bitfield>
                    <bitfield id="SCHEME" description="PID Register Scheme" begin="31" end="30" width="2" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_VECTOR" width="32" offset="0x8" description="MCAN ECC Vector Register">
                    <bitfield id="ECC_VECTOR" description="ECC RAM ID. Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC_VECTOR field, together with the RD_SVBUS trigger and RD_SVBUS_ADDRESS bit field. This initiates the serial read which consummates by setting the RD_SVBUS_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address.
  0x000  Message RAM ECC controller is selected
  Others  Reserved (do not use)
 
Subsequent writes through the SVBUS (offsets 0x10 - 0x3B) have a delayed completion. To avoid conflicts, perform a read back of a register within this range after writing." begin="10" end="0" width="11" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="RD_SVBUS" description="Read Trigger" begin="15" end="15" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="RD_SVBUS_ADDRESS" description="Read Address Offset" begin="23" end="16" width="8" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="RD_SVBUS_DONE" description="Read Completion Flag" begin="24" end="24" width="1" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_STAT" width="32" offset="0xC" description="MCAN Error Misc Status">
                    <bitfield id="NUM_RAMS" description="Number of RAMs. Number of ECC RAMs serviced by the aggregator." begin="10" end="0" width="11" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_WRAP_REV" width="32" offset="0x10" description="MCAN ECC Wrapper Revision Register">
                    <bitfield id="REVMIN" description="Minor Revision of the Error Aggregator" begin="5" end="0" width="6" rwaccess="R">
                    </bitfield>
                    <bitfield id="REVMAJ" description="Major Revision of the Error Aggregator" begin="10" end="8" width="3" rwaccess="R">
                    </bitfield>
                    <bitfield id="MODULE_ID" description="Module Identification Number" begin="27" end="16" width="12" rwaccess="R">
                    </bitfield>
                    <bitfield id="SCHEME" description="PID Register Scheme" begin="31" end="30" width="2" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_CTRL" width="32" offset="0x14" description="MCAN ECC Control">
                    <bitfield id="ECC_ENABLE" description="Enable ECC Generation" begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ECC_CHECK" description="Enable ECC Check. ECC is completely bypassed if both ECC_ENABLE and ECC_CHECK are '0'." begin="1" end="1" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ENABLE_RMW" description="Enable read-modify-write on partial word writes" begin="2" end="2" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="FORCE_SEC" description="Force single-bit error. Cleared on a writeback or the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit." begin="3" end="3" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="FORCE_DED" description="Force double-bit error. Cleared the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit." begin="4" end="4" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="FORCE_N_ROW" description="Enable single/double-bit error on the next RAM read, regardless of the MCANERR_ERR_CTRL1.ECC_ROW setting. For write through mode, this applies to writes as well as reads." begin="5" end="5" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ERROR_ONCE" description="If this bit is set, the FORCE_SEC/FORCE_DED will inject an error to the specified row only once. The FORCE_SEC bit will be cleared once a writeback happens. If writeback is not enabled, this error will be cleared the cycle following the read when the data is corrected. For double-bit errors, the FORCE_DED bit will be cleared the cycle following the double-bit error. Any subsequent reads will not force an error." begin="6" end="6" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CHECK_SVBUS_TIMEOUT" description="Enables Serial VBUS timeout mechanism" begin="8" end="8" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_ERR_CTRL1" width="32" offset="0x18" description="MCAN ECC Error Control 1 Register">
                </register>
                <register id="CANFD0_MCANERR_ERR_CTRL2" width="32" offset="0x1C" description="MCAN ECC Error Control 2 Register">
                    <bitfield id="ECC_BIT1" description="Column/Data bit that needs to be flipped when FORCE_SEC or FORCE_DED is set" begin="15" end="0" width="16" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ECC_BIT2" description="Second column/data bit that needs to be flipped when FORCE_DED is set" begin="31" end="16" width="16" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_ERR_STAT1" width="32" offset="0x20" description="MCAN ECC Error Status 1 Register">
                    <bitfield id="ECC_SEC" description="Single Bit Error Corrected Status. A 2-bit saturating counter of the number of SEC errors that have occurred since last cleared.
 
  0  No single-bit error detected
  1  One single-bit error was detected and corrected
  2  Two single-bit errors were detected and corrected
  3  Three single-bit errors were detected and corrected
 
A write of a non-zero value to this bit field increments it by the value provided." begin="1" end="0" width="2" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ECC_DED" description="Double Bit Error Detected Status. A 2-bit saturating counter of the number of DED errors that have occurred since last cleared.
 
  0  No double-bit error detected
  1  One double-bit error was detected
  2  Two double-bit errors were detected
  3  Three double-bit errors were detected
 
A write of a non-zero value to this bit field increments it by the value provided." begin="3" end="2" width="2" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ECC_OTHER" description="SEC While Writeback Error Status
  0  No SEC error while writeback pending
  1  Indicates that successive single-bit errors have occurred while a writeback is still pending" begin="4" end="4" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CTRL_REG_ERROR" description="Control Register Error. A bit field in the control register is in an ambiguous state. This means that the redundancy registers have detected a state where not all values are the same and has defaulted to the reset state. S/W needs to re-write these registers to a known state. A write of 1 will set this interrupt flag." begin="7" end="7" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CLR_ECC_SEC" description="Clear ECC_SEC. A write of a non-zero value to this bit field decrements the ECC_SEC bit field by the value provided." begin="9" end="8" width="2" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CLR_ECC_DED" description="Clear ECC_DED. A write of a non-zero value to this bit field decrements the ECC_DED bit field by the value provided." begin="11" end="10" width="2" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CLR_ECC_OTHER" description="Writing a '1' clears the ECC_OTHER bit." begin="12" end="12" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CLR_CTRL_REG_ERROR" description="Writing a '1' clears the CTRL_REG_ERROR bit" begin="15" end="15" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ECC_BIT1" description="ECC Error Bit Position. Indicates the bit position in the RAM data that is in error on an SEC error. Only valid on an SEC error.
  0  Bit 0 is in error
  1  Bit 1 is in error
  2  Bit 2 is in error
  3  Bit 3 is in error
  ...
  31 Bit 31 is in error
  &gt;32 Invalid" begin="31" end="16" width="16" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_ERR_STAT2" width="32" offset="0x24" description="MCAN ECC Error Status 2 Register">
                </register>
                <register id="CANFD0_MCANERR_ERR_STAT3" width="32" offset="0x28" description="MCAN ECC Error Status 3 Register">
                    <bitfield id="WB_PEND" description="Delayed Write Back Pending Status
  0  No write back pending
  1  An ECC data correction write back is pending" begin="0" end="0" width="1" rwaccess="R">
                    </bitfield>
                    <bitfield id="SVBUS_TIMEOUT" description="Serial VBUS Timeout Flag. Write 1 to set." begin="1" end="1" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="CLR_SVBUS_TIMEOUT" description="Write 1 to clear the Serial VBUS Timeout Flag" begin="9" end="9" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_SEC_EOI" width="32" offset="0x3C" description="MCAN Single Error Corrected End of Interrupt Register">
                    <bitfield id="EOI_WR" description="Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host.
 
Note that a write to the  MCANERR_ERR_STAT1.CLR_ECC_SEC goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_SEC_STATUS" width="32" offset="0x40" description="MCAN Single Error Corrected Interrupt Status Register">
                    <bitfield id="MSGMEM_PEND" description="Message RAM SEC Interrupt Pending
  0  No SEC interrupt is pending
  1  SEC interrupt is pending" begin="0" end="0" width="1" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_SEC_ENABLE_SET" width="32" offset="0x80" description="MCAN Single Error Corrected Interrupt Enable Set Register">
                    <bitfield id="MSGMEM_ENABLE_SET" description="Message RAM SEC Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_SEC_ENABLE_CLR" width="32" offset="0xC0" description="MCAN Single Error Corrected Interrupt Enable Clear Register">
                    <bitfield id="MSGMEM_ENABLE_CLR" description="Message RAM SEC Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_DED_EOI" width="32" offset="0x13C" description="MCAN Double Error Detected End of Interrupt Register">
                    <bitfield id="EOI_WR" description="Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host.
 
Note that a write to the  MCANERR_ERR_STAT1.CLR_ECC_DED goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_DED_STATUS" width="32" offset="0x140" description="MCAN Double Error Detected Interrupt Status Register">
                    <bitfield id="MSGMEM_PEND" description="Message RAM DED Interrupt Pending
  0  No DED interrupt is pending
  1  DED interrupt is pending" begin="0" end="0" width="1" rwaccess="R">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_DED_ENABLE_SET" width="32" offset="0x180" description="MCAN Double Error Detected Interrupt Enable Set Register">
                    <bitfield id="MSGMEM_ENABLE_SET" description="Message RAM DED Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_DED_ENABLE_CLR" width="32" offset="0x1C0" description="MCAN Double Error Detected Interrupt Enable Clear Register">
                    <bitfield id="MSGMEM_ENABLE_CLR" description="Message RAM DED Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_AGGR_ENABLE_SET" width="32" offset="0x200" description="MCAN Error Aggregator Enable Set Register">
                    <bitfield id="ENABLE_PARITY_SET" description="Write 1 to enable parity errors. Reads return the corresponding enable bit's current value." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ENABLE_TIMEOUT_SET" description="Write 1 to enable timeout errors. Reads return the corresponding enable bit's current value." begin="1" end="1" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_AGGR_ENABLE_CLR" width="32" offset="0x204" description="MCAN Error Aggregator Enable Clear Register">
                    <bitfield id="ENABLE_PARITY_CLR" description="Write 1 to disable parity errors. Reads return the corresponding enable bit's current value." begin="0" end="0" width="1" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="ENABLE_TIMEOUT_CLR" description="Write 1 to disable timeout errors. Reads return the corresponding enable bit's current value." begin="1" end="1" width="1" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_AGGR_STATUS_SET" width="32" offset="0x208" description="MCAN Error Aggregator Status Set Register">
                    <bitfield id="AGGR_PARITY_ERR" description="Aggregator Parity Error Status
 
2-bit saturating counter of the number of parity errors that have occurred since last cleared.
  0  No parity errors have occurred
  1  One parity error has occurred
  2  Two parity errors have occurred
  3  Three parity errors have occurred
 
A write of a non-zero value to this bit field increments it by the value provided." begin="1" end="0" width="2" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="SVBUS_TIMEOUT" description="Aggregator Serial VBUS Timeout Error Status
 
2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared.
  0  No timeout errors have occurred
  1  One timeout error has occurred
  2  Two timeout errors have occurred
  3  Three timeout errors have occurred
 
A write of a non-zero value to this bit field increments it by the value provided." begin="3" end="2" width="2" rwaccess="R/W">
                    </bitfield>
                </register>
                <register id="CANFD0_MCANERR_AGGR_STATUS_CLR" width="32" offset="0x20C" description="MCAN Error Aggregator Status Clear Register">
                    <bitfield id="AGGR_PARITY_ERR" description="Aggregator Parity Error Status
 
2-bit saturating counter of the number of parity errors that have occurred since last cleared.
  0  No parity errors have occurred
  1  One parity error has occurred
  2  Two parity errors have occurred
  3  Three parity errors have occurred
 
A write of a non-zero value to this bit field decrements it by the value provided." begin="1" end="0" width="2" rwaccess="R/W">
                    </bitfield>
                    <bitfield id="SVBUS_TIMEOUT" description="Aggregator Serial VBUS Timeout Error Status
 
2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared.
  0  No timeout errors have occurred
  1  One timeout error has occurred
  2  Two timeout errors have occurred
  3  Three timeout errors have occurred
 
A write of a non-zero value to this bit field decrements it by the value provided." begin="3" end="2" width="2" rwaccess="R/W">
                    </bitfield>
                </register>
            </group>
        </group>
        <group id="CANFD0_MSP" name="CANFD0_MSP" instances="1" offset="0x600" instaddr="0x400" description="">
            <group id="CANFD0_INT_EVENT0" name="CANFD0_INT_EVENT0" instances="1" offset="0x20" instaddr="0x30" description="">
                <register id="CANFD0_IIDX" width="32" offset="0x0" description="Interrupt Index Register">
                    <bitfield id="STAT" description="Interrupt index status" begin="7" end="0" width="8" rwaccess="R">
                        <bitenum id="NO_INTR" value="0x0" description="No interrupt pending."/>
                        <bitenum id="INTL0" value="0x1" description="MCAN Interrupt Line 0 interrupt pending."/>
                        <bitenum id="INTL1" value="0x2" description="MCAN Interrupt Line 1 interrupt pending."/>
                        <bitenum id="SEC" value="0x3" description="Message RAM SEC (Single Error Correction) interrupt pending."/>
                        <bitenum id="DED" value="0x4" description="Message RAM DED (Double Error Detection)  interrupt pending."/>
                        <bitenum id="EXT_TS_CNTR_OVFL" value="0x5" description="External Timestamp Counter Overflow interrupt pending."/>
                        <bitenum id="WAKEUP" value="0x6" description="Clock Stop Wake Up interrupt pending."/>
                    </bitfield>
                </register>
                <register id="CANFD0_IMASK" width="32" offset="0x8" description="Interrupt mask">
                    <bitfield id="INTL0" description="MCAN Interrupt Line 0 mask." begin="0" end="0" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                        <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
                    </bitfield>
                    <bitfield id="INTL1" description="MCAN Interrupt Line 1 mask." begin="1" end="1" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                        <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
                    </bitfield>
                    <bitfield id="SEC" description="Message RAM SEC interrupt mask." begin="2" end="2" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                        <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
                    </bitfield>
                    <bitfield id="DED" description="Massage RAM DED interrupt mask." begin="3" end="3" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                        <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
                    </bitfield>
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow interrupt mask." begin="4" end="4" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                        <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
                    </bitfield>
                    <bitfield id="WAKEUP" description="Clock Stop Wake Up interrupt mask." begin="5" end="5" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Clear Interrupt Mask"/>
                        <bitenum id="SET" value="0x1" description="Set Interrrupt Mask"/>
                    </bitfield>
                </register>
                <register id="CANFD0_RIS" width="32" offset="0x10" description="Raw interrupt status">
                    <bitfield id="INTL0" description="MCAN Interrupt Line 0." begin="0" end="0" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="INTL1" description="MCAN Interrupt Line 1." begin="1" end="1" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="SEC" description="Message RAM SEC interrupt." begin="2" end="2" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="DED" description="Message RAM DED interrupt." begin="3" end="3" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="EXT_TS_CNTR_OVFL" description="External Timestamp Counter Overflow interrupt." begin="4" end="4" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="WAKEUP" description="Clock Stop Wake Up interrupt." begin="5" end="5" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                </register>
                <register id="CANFD0_MIS" width="32" offset="0x18" description="Masked interrupt status">
                    <bitfield id="INTL0" description="Masked MCAN Interrupt Line 0." begin="0" end="0" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="INTL1" description="Masked MCAN Interrupt Line 1." begin="1" end="1" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="SEC" description="Masked Message RAM SEC interrupt." begin="2" end="2" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="DED" description="Masked Message RAM DED interrupt." begin="3" end="3" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="EXT_TS_CNTR_OVFL" description="Masked External Timestamp Counter Overflow interrupt." begin="4" end="4" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                    <bitfield id="WAKEUP" description="Masked Clock Stop Wake Up interrupt." begin="5" end="5" width="1" rwaccess="R/W">
                        <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                        <bitenum id="SET" value="0x1" description="Interrupt occured"/>
                    </bitfield>
                </register>
                <register id="CANFD0_ISET" width="32" offset="0x20" description="Interrupt set">
                    <bitfield id="INTL0" description="Set MCAN Interrupt Line 0." begin="0" end="0" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="SET" value="0x1" description="Set Interrupt"/>
                    </bitfield>
                    <bitfield id="INTL1" description="Set MCAN Interrupt Line 1." begin="1" end="1" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="SET" value="0x1" description="Set Interrupt"/>
                    </bitfield>
                    <bitfield id="SEC" description="Set Message RAM SEC interrupt." begin="2" end="2" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="SET" value="0x1" description="Set Interrupt"/>
                    </bitfield>
                    <bitfield id="DED" description="Set Message RAM DED interrupt." begin="3" end="3" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="SET" value="0x1" description="Set Interrupt"/>
                    </bitfield>
                    <bitfield id="EXT_TS_CNTR_OVFL" description="Set External Timestamp Counter Overflow interrupt." begin="4" end="4" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="SET" value="0x1" description="Set Interrupt"/>
                    </bitfield>
                    <bitfield id="WAKEUP" description="Set Clock Stop Wake Up interrupt." begin="5" end="5" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="SET" value="0x1" description="Set Interrupt"/>
                    </bitfield>
                </register>
                <register id="CANFD0_ICLR" width="32" offset="0x28" description="Interrupt clear">
                    <bitfield id="INTL0" description="Clear MCAN Interrupt Line 0." begin="0" end="0" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
                    </bitfield>
                    <bitfield id="INTL1" description="Clear MCAN Interrupt Line 1." begin="1" end="1" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
                    </bitfield>
                    <bitfield id="SEC" description="Clear Message RAM SEC interrupt." begin="2" end="2" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
                    </bitfield>
                    <bitfield id="DED" description="Clear Message RAM DED interrupt." begin="3" end="3" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
                    </bitfield>
                    <bitfield id="EXT_TS_CNTR_OVFL" description="Clear External Timestamp Counter Overflow interrupt." begin="4" end="4" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
                    </bitfield>
                    <bitfield id="WAKEUP" description="Clear Clock Stop Wake Up interrupt." begin="5" end="5" width="1" rwaccess="R/W">
                        <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                        <bitenum id="CLR" value="0x1" description="Clear Interrupt"/>
                    </bitfield>
                </register>
            </group>
            <register id="CANFD0_EVT_MODE" width="32" offset="0xE0" description="Event Mode">
                <bitfield id="INT0_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT0]" begin="1" end="0" width="2" rwaccess="R">
                    <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
                    <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
                    <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
                </bitfield>
            </register>
            <register id="CANFD0_DESC" width="32" offset="0xFC" description="Module Description">
                <bitfield id="MINREV" description="Minor rev of the IP" begin="3" end="0" width="4" rwaccess="R/W">
                    <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                    <bitenum id="MAXIMUM" value="0xF" description="Highest possible value"/>
                </bitfield>
                <bitfield id="MAJREV" description="Major rev of the IP" begin="7" end="4" width="4" rwaccess="R/W">
                    <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                    <bitenum id="MAXIMUM" value="0xF" description="Highest possible value"/>
                </bitfield>
                <bitfield id="FEATUREVER" description="Feature Set for the module *instance*" begin="15" end="12" width="4" rwaccess="R/W">
                    <bitenum id="VERSION_0" value="0x0" description="MCAN module with CAN-FD mode enabled  &lt;&lt;Internal Note: This is an in-IP paper spin variant. How does this map to the SYS_MCAN_ENABLE_FD choice value?&gt;&gt;"/>
                    <bitenum id="VERSION_1" value="0x1" description="MCAN module with CAN-FD mode disabled  &lt;&lt;Internal Note: This is an in-IP paper spin variant. How does this map to the SYS_MCAN_ENABLE_FD choice value?&gt;&gt;"/>
                </bitfield>
                <bitfield id="MODULEID" description="Module identification contains a unique peripheral identification number. The assignments are maintained in a central database for all of the platform modules to ensure uniqueness." begin="31" end="16" width="16" rwaccess="R/W">
                    <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                    <bitenum id="MAXIMUM" value="0xFFFF" description="Highest possible value"/>
                </bitfield>
            </register>
            <register id="CANFD0_MCANSS_CLKEN" width="32" offset="0x100" description="MCAN module clock enable">
                <bitfield id="CLK_REQEN" description="MCAN functional and MCAN/MCANSS MMR clock request enable bit" begin="0" end="0" width="1" rwaccess="R/W">
                    <bitenum id="CLR" value="0x0" description="MCAN module functional clock and Vbusp is not requested.  These clocks are gated to the MCAN module."/>
                    <bitenum id="SET" value="0x1" description="Setting this bit requests MCAN module functional clock and Vbusp. These clocks are not gated to MCAN module."/>
                </bitfield>
            </register>
            <register id="CANFD0_MCANSS_CLKDIV" width="32" offset="0x104" description="Clock divider">
                <bitfield id="RATIO" description="Clock divide ratio specification. Enables configuring clock divide settings for the MCAN functional clock input to the MCAN-SS." begin="1" end="0" width="2" rwaccess="R/W">
                    <bitenum id="DIV_BY_1_" value="0x0" description="Divides input clock by 1"/>
                    <bitenum id="DIV_BY_2_" value="0x1" description="Divides input clock by 2"/>
                    <bitenum id="DIV_BY_4_" value="0x2" description="Divides input clock by 4"/>
                </bitfield>
            </register>
            <register id="CANFD0_MCANSS_CLKCTL" width="32" offset="0x108" description="MCAN-SS clock stop control register">
                <bitfield id="STOPREQ" description="This bit is used to enable/disable MCAN clock (both host clock and functional clock) gating request.

Note: This bit can be reset by HW by Clock-Stop Wake-up via CAN RX Activity. See spec for more details." begin="0" end="0" width="1" rwaccess="R/W">
                    <bitenum id="DISABLE" value="0x0" description="Disable MCAN-SS clock stop request"/>
                    <bitenum id="ENABLE" value="0x1" description="Enable MCAN-SS clock stop request"/>
                </bitfield>
                <bitfield id="WAKEUP_INT_EN" description="This bit contols enabling or disabling the MCAN IP clock stop wakeup interrupt (when MCANSS_CTRL.WAKEUPREQEN wakeup request is enabled to wakeup MCAN IP upon CAN RXD activity)" begin="4" end="4" width="1" rwaccess="R/W">
                    <bitenum id="DISABLE" value="0x0" description="Disable MCAN IP clock stop wakeup interrupt"/>
                    <bitenum id="ENABLE" value="0x1" description="Enable MCAN IP clock stop wakeup interrupt"/>
                </bitfield>
                <bitfield id="WKUP_GLTFLT_EN" description="Setting this bit enables the glitch filter on MCAN RXD input, which wakes up the MCAN controller to exit clock gating." begin="8" end="8" width="1" rwaccess="R/W">
                    <bitenum id="DISABLE" value="0x0" description="Disable glitch filter enable on RXD input when MCAN is in clock stop mode (waiting for event on RXD input for clock stop wakeup)."/>
                    <bitenum id="ENABLE" value="0x1" description="Enable glitch filter enable on RXD input when MCAN is in clock stop mode (waiting for event on RXD input for clock stop wakeup)."/>
                </bitfield>
            </register>
            <register id="CANFD0_MCANSS_CLKSTS" width="32" offset="0x10C" description="MCANSS clock stop status register">
                <bitfield id="CLKSTOP_ACKSTS" description="Clock stop acknowledge status from MCAN IP" begin="0" end="0" width="1" rwaccess="R">
                    <bitenum id="RESET" value="0x0" description="No clock stop acknowledged."/>
                    <bitenum id="SET" value="0x1" description="MCAN-SS may be clock gated by stopping both the CAN host and functional clocks."/>
                </bitfield>
                <bitfield id="STOPREQ_HW_OVR" description="MCANSS clock stop HW override status bit. 

This bit indicates when the MCANSS_CLKCTL.STOPREQ bit has been cleared by HW when a clock-stop wake-up event via CAN RX activity is trigged." begin="4" end="4" width="1" rwaccess="R">
                    <bitenum id="RESET" value="0x0" description="MCANSS_CLKCTL.STOPREQ bit has not been cleared by HW."/>
                    <bitenum id="SET" value="0x1" description="MCANSS_CLKCTL.STOPREQ bit has been cleared by HW."/>
                </bitfield>
                <bitfield id="CCLKDONE" description="This bit indicates the status of MCAN contoller clock request from GPRCM." begin="8" end="8" width="1" rwaccess="R">
                    <bitenum id="RESET" value="0x0" description="MCAN controller clock is not available to the MCAN IP."/>
                    <bitenum id="SET" value="0x1" description="MCAN controller clock is enabled and available to the MCAN IP."/>
                </bitfield>
            </register>
        </group>
    </group>
</module>
