Port
cmos1_scl;3
cmos1_sda;3
cmos2_scl;3
cmos2_sda;3
ddr_mem_dq[0];3
ddr_mem_dq[1];3
ddr_mem_dq[2];3
ddr_mem_dq[3];3
ddr_mem_dq[4];3
ddr_mem_dq[5];3
ddr_mem_dq[6];3
ddr_mem_dq[7];3
ddr_mem_dq[8];3
ddr_mem_dq[9];3
ddr_mem_dq[10];3
ddr_mem_dq[11];3
ddr_mem_dq[12];3
ddr_mem_dq[13];3
ddr_mem_dq[14];3
ddr_mem_dq[15];3
ddr_mem_dqs[0];3
ddr_mem_dqs[1];3
ddr_mem_dqs_n[0];3
ddr_mem_dqs_n[1];3
i2c_sda;3
cmos1_reset;2
cmos2_reset;2
ddr_mem_a[0];2
ddr_mem_a[1];2
ddr_mem_a[2];2
ddr_mem_a[3];2
ddr_mem_a[4];2
ddr_mem_a[5];2
ddr_mem_a[6];2
ddr_mem_a[7];2
ddr_mem_a[8];2
ddr_mem_a[9];2
ddr_mem_a[10];2
ddr_mem_a[11];2
ddr_mem_a[12];2
ddr_mem_a[13];2
ddr_mem_a[14];2
ddr_mem_ba[0];2
ddr_mem_ba[1];2
ddr_mem_ba[2];2
ddr_mem_cas_n;2
ddr_mem_ck;2
ddr_mem_ck_n;2
ddr_mem_cke;2
ddr_mem_cs_n;2
ddr_mem_dm[0];2
ddr_mem_dm[1];2
ddr_mem_odt;2
ddr_mem_ras_n;2
ddr_mem_rst_n;2
ddr_mem_we_n;2
pclk_led;2
ref_led;2
txn[0];2
txn[1];2
txp[0];2
txp[1];2
button_rst_n;1
cmos1_data[0];1
cmos1_data[1];1
cmos1_data[2];1
cmos1_data[3];1
cmos1_data[4];1
cmos1_data[5];1
cmos1_data[6];1
cmos1_data[7];1
cmos1_href;1
cmos1_pclk;1
cmos1_vsync;1
cmos2_data[0];1
cmos2_data[1];1
cmos2_data[2];1
cmos2_data[3];1
cmos2_data[4];1
cmos2_data[5];1
cmos2_data[6];1
cmos2_data[7];1
cmos2_href;1
cmos2_pclk;1
cmos2_vsync;1
i2c_scl;1
perst_n;1
ref_clk_n;1
ref_clk_p;1
rxn[0];1
rxn[1];1
rxp[0];1
rxp[1];1
sys_clk;1

Inst
BKCL_auto_0;gopBKCL
Pin

Inst
BKCL_auto_1;gopBKCL
Pin

Inst
BKCL_auto_2;gopBKCL
Pin

Inst
BKCL_auto_3;gopBKCL
Pin

Inst
GTP_GRS_INST/grs_ccs;gopCCS
Pin
DRCFG_ERR;2
DRCFG_OVER;2
FUSE[0];2
FUSE[1];2
FUSE[2];2
FUSE[3];2
FUSE[4];2
FUSE[5];2
FUSE[6];2
FUSE[7];2
FUSE[8];2
FUSE[9];2
FUSE[10];2
FUSE[11];2
FUSE[12];2
FUSE[13];2
FUSE[14];2
FUSE[15];2
FUSE[16];2
FUSE[17];2
FUSE[18];2
FUSE[19];2
FUSE[20];2
FUSE[21];2
FUSE[22];2
FUSE[23];2
FUSE[24];2
FUSE[25];2
FUSE[26];2
FUSE[27];2
FUSE[28];2
FUSE[29];2
FUSE[30];2
FUSE[31];2
GOUTEN;2
GRS_N;2
GWEN;2
ISPAL_DOUT[0];2
ISPAL_DOUT[1];2
ISPAL_DOUT[2];2
ISPAL_DOUT[3];2
ISPAL_DOUT[4];2
ISPAL_DOUT[5];2
ISPAL_DOUT[6];2
ISPAL_DOUT[7];2
ISPAL_DOUT[8];2
ISPAL_DOUT[9];2
ISPAL_DOUT[10];2
ISPAL_DOUT[11];2
ISPAL_DOUT[12];2
ISPAL_DOUT[13];2
ISPAL_DOUT[14];2
ISPAL_DOUT[15];2
ISPAL_DOUT[16];2
ISPAL_DOUT[17];2
ISPAL_DOUT[18];2
ISPAL_DOUT[19];2
ISPAL_DOUT[20];2
ISPAL_DOUT[21];2
ISPAL_DOUT[22];2
ISPAL_DOUT[23];2
ISPAL_DOUT[24];2
ISPAL_DOUT[25];2
ISPAL_DOUT[26];2
ISPAL_DOUT[27];2
ISPAL_DOUT[28];2
ISPAL_DOUT[29];2
ISPAL_DOUT[30];2
ISPAL_DOUT[31];2
OSC_EN;2
PRCFG_ERR;2
PRCFG_OVER;2
RBCRC_ERR;2
RBCRC_VALID;2
SEU_COLUMN_ADDR[0];2
SEU_COLUMN_ADDR[1];2
SEU_COLUMN_ADDR[2];2
SEU_COLUMN_ADDR[3];2
SEU_COLUMN_ADDR[4];2
SEU_COLUMN_ADDR[5];2
SEU_COLUMN_ADDR[6];2
SEU_COLUMN_ADDR[7];2
SEU_COLUMN_NADDR[0];2
SEU_COLUMN_NADDR[1];2
SEU_COLUMN_NADDR[2];2
SEU_COLUMN_NADDR[3];2
SEU_COLUMN_NADDR[4];2
SEU_COLUMN_NADDR[5];2
SEU_COLUMN_NADDR[6];2
SEU_COLUMN_NADDR[7];2
SEU_DED;2
SEU_FRAME_ADDR[0];2
SEU_FRAME_ADDR[1];2
SEU_FRAME_ADDR[2];2
SEU_FRAME_ADDR[3];2
SEU_FRAME_ADDR[4];2
SEU_FRAME_ADDR[5];2
SEU_FRAME_ADDR[6];2
SEU_FRAME_ADDR[7];2
SEU_FRAME_NADDR[0];2
SEU_FRAME_NADDR[1];2
SEU_FRAME_NADDR[2];2
SEU_FRAME_NADDR[3];2
SEU_FRAME_NADDR[4];2
SEU_FRAME_NADDR[5];2
SEU_FRAME_NADDR[6];2
SEU_FRAME_NADDR[7];2
SEU_INDEX[0];2
SEU_INDEX[1];2
SEU_INDEX[2];2
SEU_INDEX[3];2
SEU_INDEX[4];2
SEU_INDEX[5];2
SEU_INDEX[6];2
SEU_INDEX[7];2
SEU_INDEX[8];2
SEU_INDEX[9];2
SEU_INDEX[10];2
SEU_INDEX[11];2
SEU_REGION_ADDR[0];2
SEU_REGION_ADDR[1];2
SEU_REGION_ADDR[2];2
SEU_REGION_ADDR[3];2
SEU_REGION_ADDR[4];2
SEU_REGION_NADDR[0];2
SEU_REGION_NADDR[1];2
SEU_REGION_NADDR[2];2
SEU_REGION_NADDR[3];2
SEU_REGION_NADDR[4];2
SEU_SEC;2
SEU_VALID;2
UID_DOUT;2
UTDO;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
ISPAL_CLK;1
ISPAL_CS_N;1
ISPAL_DIN[0];1
ISPAL_DIN[1];1
ISPAL_DIN[2];1
ISPAL_DIN[3];1
ISPAL_DIN[4];1
ISPAL_DIN[5];1
ISPAL_DIN[6];1
ISPAL_DIN[7];1
ISPAL_DIN[8];1
ISPAL_DIN[9];1
ISPAL_DIN[10];1
ISPAL_DIN[11];1
ISPAL_DIN[12];1
ISPAL_DIN[13];1
ISPAL_DIN[14];1
ISPAL_DIN[15];1
ISPAL_DIN[16];1
ISPAL_DIN[17];1
ISPAL_DIN[18];1
ISPAL_DIN[19];1
ISPAL_DIN[20];1
ISPAL_DIN[21];1
ISPAL_DIN[22];1
ISPAL_DIN[23];1
ISPAL_DIN[24];1
ISPAL_DIN[25];1
ISPAL_DIN[26];1
ISPAL_DIN[27];1
ISPAL_DIN[28];1
ISPAL_DIN[29];1
ISPAL_DIN[30];1
ISPAL_DIN[31];1
ISPAL_RDWR_N;1
OSC_OFF;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1
UMCLK;1
UMCLK_EN_N;1
UTCK;1
UTDI;1
UTMS;1

Inst
N70/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N109_inv_1_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N113_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N113_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N135_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N135_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N255_mux3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N255_mux10_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N262_1_or[0]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N262_1_or[0]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N271_mux25_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N271_mux25_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N271_mux25_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N271_mux25_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N300_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N341/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N362_1_or[0]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N362_1_or[0]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N364/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N391_mux6_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N396_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N445/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N512/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N552_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N552_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N559_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N559_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N696_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N696_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N696_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N736_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N736_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N736_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N764_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N764_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N764_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N799_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N850/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1028_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1028_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1028_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1028_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1028_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1033_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1033_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1033_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1033_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1033_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1071_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1077_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1122/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1177/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1287_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1287_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1287_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1287_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N1287_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
Reg0_wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
Reg1_wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
Reg_wr_state/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
_N11300_inv_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
_N16187_inv_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
bar0_wr_addr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_addr[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_addr[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_addr[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_addr[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_byte_en[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
bar0_wr_data[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[66]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[67]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[68]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[69]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[70]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[71]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[72]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[73]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[74]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[75]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[76]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[77]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[78]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[79]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[80]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[81]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[82]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[83]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[84]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[85]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[86]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[87]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[88]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[89]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[90]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[91]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[92]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[93]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[94]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[95]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[96]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[97]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[98]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[99]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[100]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[101]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[102]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[103]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[104]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[105]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[106]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[107]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[108]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[109]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[110]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[111]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[112]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[113]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[114]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[115]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[116]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[117]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[118]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[119]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[120]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[121]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[122]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[123]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[124]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[125]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[126]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_data[127]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
bar0_wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
blk_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
blk_state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
blk_state_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
blk_state_reg[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
buf_cnt[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
buf_cnt[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
button_rst_n_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
button_rst_n_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
clkbufg_3/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_4/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_5/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_6/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_7/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_8/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
cmos1_8_16bit/N6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
cmos1_8_16bit/N8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
cmos1_8_16bit/N14_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
cmos1_8_16bit/N14_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
cmos1_8_16bit/cnt[1]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_8_16bit/de_i_r1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/de_o/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/de_out1/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_8_16bit/de_out2/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/enble/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_8_16bit/pclk_div2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_o[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out1[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[11]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[12]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_8_16bit/pdata_out2[15]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_d_d0[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_data_ibuf[0]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[1]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[2]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[3]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[4]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[5]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[6]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_data_ibuf[7]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_data_ibuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_href_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_href_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_href_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_pclk_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_pclk_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_reset_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
cmos1_reset_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_scl_iobuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
cmos1_scl_iobuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_vsync_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_vsync_d1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_vsync_empty_en/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_vsync_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
cmos1_vsync_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos1_vsync_pos/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_vsync_pos_1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_vsync_pos_1_dly/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos1_vsync_pos_cnt[2]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_vsync_pos_cnt[3]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos1_vsync_start_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
cmos2_reset_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
cmos2_reset_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
cmos2_scl_iobuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
cmos2_scl_iobuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
coms1_reg_config.u1.i2c_sdat_tri/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
coms1_reg_config.u1.i2c_sdat_tri/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
coms1_reg_config/N8_mux4_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/N8_mux10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/N23_mux6_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/N36_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/N1131/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/N1190_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/clock_20k_cnt[0]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/clock_20k_cnt[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/config_step_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
coms1_reg_config/config_step_reg[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
coms1_reg_config/reg_conf_done_reg/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/reg_data/gopdrm_18k;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
coms1_reg_config/reg_index[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/reg_index[4]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/reg_index[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/reg_index[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/reg_index[8]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/start/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/N23[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/N37_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/N257_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/N263_46_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/N268_18_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
coms1_reg_config/u1/N268_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/N268_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/N268_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms1_reg_config/u1/cyc_count[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/cyc_count[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/cyc_count[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/cyc_count[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/cyc_count[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/reg_sdat/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/sclk/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms1_reg_config/u1/tr_end/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config.u1.i2c_sdat_tri/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
coms2_reg_config.u1.i2c_sdat_tri/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
coms2_reg_config/N23_mux6_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/N36_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/N1131/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/N1190_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/config_step_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
coms2_reg_config/config_step_reg[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
coms2_reg_config/reg_conf_done_reg/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/reg_data/gopdrm_18k;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
coms2_reg_config/reg_index[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/reg_index[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/reg_index[4]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/reg_index[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/reg_index[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/reg_index[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/start/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/N23[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N257_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N257_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N263_46_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N268_18_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
coms2_reg_config/u1/N268_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N268_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N268_35/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/N268_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
coms2_reg_config/u1/cyc_count[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/cyc_count[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/cyc_count[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/cyc_count[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/cyc_count[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/reg_sdat/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/sclk/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
coms2_reg_config/u1/tr_end/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
counter_24bit_end/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
curr_rd_reg_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
curr_rd_reg_reg[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
curr_rd_reg_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
curr_wr_reg_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
curr_wr_reg_reg[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
curr_wr_reg_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[51]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[52]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[53]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[54]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[55]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[58]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[59]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[60]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[61]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[62]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[63]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[67]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[68]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[69]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[70]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[71]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[74]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[75]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[76]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[77]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[78]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[79]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[83]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[84]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[85]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[86]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[87]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[88]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[89]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[90]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[91]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[92]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[93]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[94]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[95]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[99]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[100]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[101]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[102]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[103]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[106]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[107]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[108]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[109]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[110]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[111]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[115]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[116]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[117]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[118]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[119]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[120]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[121]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[122]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[123]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[124]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[125]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[126]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
data_buf_128[127]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_axi_arvalid_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_axi_awvalid_en_d1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_axi_awvalid_en_end/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_axi_awvalid_en_neg/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_fifo_rd_en_early_reg/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_mem_rst_n_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_mem_rst_n_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rd_cnt_26[6]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[16]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[17]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[18]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[19]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[20]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[21]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[22]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[23]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[24]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rd_cnt_26[25]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[7]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_trans_cnt[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[16]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[17]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[18]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[19]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[20]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[21]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[22]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[23]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[24]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_wr_cnt_26[25]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_fill_byte[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_fill_byte[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_fill_byte[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_fill_byte[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_fill_byte[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_fill_byte[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_rd_en_early/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
fifo_rd_en_early_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
free_region_cnt_ddr[2]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
free_region_cnt_sync1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
free_region_cnt_sync1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u.sda_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
i2cSlave_u.sda_tri/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
i2cSlave_u/N14_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/N14_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/N22_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/N22_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/N96/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/rstPipe[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/rstPipe[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclDeb/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/sclDelayed[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclDelayed[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclDelayed[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclDelayed[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclDelayed[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclPipe[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclPipe[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclPipe[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclPipe[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sclPipe[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaDeb/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/sdaDelayed[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaDelayed[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaPipe[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaPipe[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaPipe[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaPipe[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/sdaPipe[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/startEdgeDet/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/startStopDetState[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/startStopDetState[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/N37_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_registerInterface/N37_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_registerInterface/N39_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_registerInterface/N58/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_registerInterface/dataOut[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/dataOut[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/dataOut[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/dataOut[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg0[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_registerInterface/myReg1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[6]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[8]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[10]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[14]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/CurrState_SISt_reg[15]/opit_0_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/N12_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N12_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N129_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N147_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N157_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N319_12_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N323/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N336_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N400_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N407_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N443_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N469_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/N475_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/bitCnt[1]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/bitCnt[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/clearStartStopDet/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/dataOut[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/dataOut[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/dataOut[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/dataOut[6]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/dataOut[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/next_regAddr_18_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/next_regAddr_22_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/regAddr[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/regAddr[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/regAddr[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/regAddr[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/regAddr[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/regAddr[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/regAddr[7:0]_and_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
i2cSlave_u/u_serialInterface/regAddr[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/rxData[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/rxData[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/rxData[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/rxData[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/sdaOut/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/streamSt_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/streamSt_reg[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/streamSt_reg[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/txData[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2cSlave_u/u_serialInterface/writeEn/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
i2c_scl_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
i2c_scl_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
iolotcmp_4;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
iolotcmp_5;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
next_wr_addr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
next_wr_addr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[25]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_cnt[26]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
pclk_led_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
pclk_led_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
perst_n_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
perst_n_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
power_on_delay_inst/N15_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
power_on_delay_inst/N15_mux15_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
power_on_delay_inst/N15_mux15_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
power_on_delay_inst/camera_pwnd_reg/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/camera_rstn_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt1[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
power_on_delay_inst/cnt2[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_clk_n_ibuf_hsst;gopSPAD
Pin
PAD;3
SPAD;2

Inst
ref_clk_p_ibuf_hsst;gopSPAD
Pin
PAD;3
SPAD;2

Inst
ref_led/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_cnt[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ref_led_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ref_led_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
rstn_1ms[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sync_cmos1_vsync_pos_1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sys_clk_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
sys_clk_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_CORES/u_GTP_SCANCHAIN_PG/scanchain;gopSCANCHAIN
Pin
CAPTUREDR;2
CLOCKDR;2
FLG_USER;2
JRST;2
JRTI;2
SHIFTDR;2
TCK1;2
TDI1;2
TMS1;2
UPDATEDR;2
TDO_USER;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][50]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][51]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][52]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][53]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][54]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][55]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][58]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][59]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][60]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][61]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][62]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][63]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][64]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][65]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][66]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][67]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][68]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][69]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][70]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][71]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][72]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][73]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][74]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][75]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][76]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][77]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][78]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][79]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][80]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][81]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][82]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][83]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][84]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][85]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][86]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][87]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][88]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][89]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][90]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][91]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][92]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][93]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][94]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][95]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][96]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][97]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][98]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][99]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][100]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][101]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][102]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][103]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][104]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][105]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][106]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][107]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][108]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][109]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][110]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][111]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][112]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][113]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][114]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][115]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][116]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][117]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][118]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][119]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][120]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][121]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][122]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][123]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][124]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][125]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][126]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][127]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][128]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][129]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][130]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][131]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][132]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][133]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][134]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][135]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][136]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][137]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][138]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][139]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][140]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][141]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][142]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][143]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][144]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][145]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][146]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][147]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][148]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][149]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][150]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][151]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][152]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][153]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][154]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][155]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][156]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][157]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][158]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][159]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][160]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][161]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][162]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][163]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][164]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][165]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][166]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][167]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][168]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][169]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][170]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][171]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][172]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][173]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][174]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][175]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][176]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][177]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][178]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][179]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][180]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][181]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][182]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][183]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][184]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][185]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][186]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][187]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][188]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][189]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][190]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][191]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][192]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][193]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][194]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][195]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][196]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][197]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][198]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][199]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][200]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][201]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][202]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][30]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][35]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][39]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][43]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][45]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][47]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][52]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][54]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][56]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][57]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][59]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][61]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][63]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][67]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][68]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][69]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][70]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][71]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][72]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][74]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][75]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][76]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][77]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][78]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][79]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][80]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][81]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][82]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][83]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][84]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][86]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][87]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][88]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][89]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][90]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][91]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][92]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][93]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][94]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][95]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][96]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][97]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][98]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][99]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][100]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][101]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][102]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][103]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][104]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][105]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][106]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][107]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][108]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][109]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][110]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][111]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][112]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][113]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][114]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][115]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][117]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][118]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][119]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][120]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][121]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][122]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][123]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][124]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][125]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][126]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][127]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][128]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][130]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][131]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][134]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][135]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][136]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][137]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][138]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][139]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][140]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][141]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][142]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][143]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][144]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][145]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][146]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][147]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][148]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][149]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][150]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][151]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][152]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][153]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][154]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][155]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][156]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][157]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][158]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][159]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][160]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][161]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][163]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][164]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][165]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][172]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][173]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][174]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][175]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][176]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][177]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][179]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][182]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][183]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][184]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][186]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][187]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][188]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][189]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][190]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][191]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][192]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][193]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][194]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][195]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][196]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][198]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][199]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][200]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][201]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][202]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][68]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][70]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][74]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][76]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][78]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][83]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][85]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][87]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][90]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][92]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][94]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][99]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][101]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][103]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][107]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][109]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][111]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][116]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][118]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][120]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][121]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][123]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][125]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][127]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][129]/opit_0_inv_AQQ_perm;gopAL6QQ
Pin
CECO;2
COUT;2
L6Q;2
L6QQ;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][137]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][139]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][141]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][145]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][147]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][149]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][154]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][156]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][162]/opit_0_inv_AQQ_perm;gopAL6QQ
Pin
CECO;2
COUT;2
L6Q;2
L6QQ;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][166]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][167]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][168]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][169]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][170]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][171]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][175]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][178]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][181]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][63]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][85]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][87]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][89]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][91]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][93]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][95]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][97]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][127]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][129]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][131]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][133]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][135]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][137]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][139]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][141]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][143]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][145]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][147]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][149]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][151]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][153]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][155]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][157]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][159]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][161]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][163]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][165]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][167]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][169]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][171]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][173]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][175]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][177]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][179]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][181]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][183]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][185]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][187]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][189]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][191]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][193]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][195]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][197]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][199]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][201]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][202]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][36]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][40]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][42]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][44]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][48]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][50]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][54]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][56]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][58]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][60]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][62]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][66]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][68]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][70]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][72]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][74]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][76]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][78]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][80]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][82]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][84]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][86]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][88]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][90]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][92]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][94]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][96]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][98]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][100]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][102]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][104]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][106]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][108]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][110]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][112]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][114]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][118]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][120]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][122]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][124]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][126]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][128]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][130]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][132]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][134]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][138]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][140]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][142]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][144]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][146]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][148]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][150]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][152]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][154]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][156]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][158]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][162]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][164]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][166]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][168]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][170]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][172]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][174]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][176]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][178]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][180]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][182]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][184]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][186]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][188]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][190]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][192]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][194]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][196]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][198]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][200]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][202]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][85]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][87]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][89]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][91]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][93]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][95]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][97]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][127]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][129]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][131]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][133]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][135]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][137]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][139]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][141]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][143]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][145]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][147]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][149]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][151]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][153]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][155]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][157]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][159]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][161]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][163]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][165]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][167]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][169]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][171]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][173]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][175]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][177]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][179]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][181]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][183]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][185]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][187]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][189]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][191]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][193]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][195]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][197]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][199]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][201]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][202]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][36]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][38]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][44]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][46]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][48]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][52]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][54]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][56]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][58]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][60]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][62]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][64]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][66]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][68]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][70]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][72]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][74]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][76]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][78]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][80]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][82]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][84]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][86]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][88]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][90]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][92]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][94]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][96]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][98]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][100]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][102]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][104]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][106]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][108]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][110]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][112]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][114]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][116]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][118]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][120]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][122]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][124]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][126]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][128]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][130]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][132]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][134]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][136]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][138]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][140]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][142]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][144]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][146]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][148]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][150]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][152]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][154]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][156]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][158]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][160]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][162]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][164]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][166]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][168]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][170]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][172]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][174]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][176]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][178]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][180]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][182]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][184]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][186]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][188]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][190]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][192]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][194]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][196]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][198]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][200]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][202]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][63]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][87]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][91]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][95]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][97]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][127]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][129]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][131]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][133]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][137]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][139]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][141]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][143]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][145]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][147]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][149]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][151]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][153]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][155]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][157]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][159]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][161]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][163]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][165]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][167]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][169]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][171]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][173]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][175]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][177]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][179]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][181]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][183]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][185]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][187]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][189]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][191]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][193]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][195]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][197]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][199]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][201]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][202]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[11]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[12]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[15]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[16]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[17]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[18]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[19]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[22]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[23]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[24]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[25]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[26]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[27]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[28]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[29]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[30]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[31]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[33]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[34]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[35]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[36]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[37]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[38]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[39]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[40]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[41]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[42]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[43]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[44]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[45]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[46]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[47]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[48]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[49]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[50]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[51]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[52]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[53]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[54]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[55]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[58]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[59]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[60]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[61]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[62]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[63]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[64]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[65]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[66]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[67]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[68]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[69]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[70]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[71]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[72]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[73]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[74]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[75]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[76]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[77]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[78]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[79]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[80]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[81]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[82]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[83]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[84]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[85]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[86]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[87]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[88]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[89]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[90]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[91]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[92]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[93]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[94]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[95]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[96]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[97]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[98]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[99]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[100]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[101]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[102]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[103]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[104]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[105]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[106]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[107]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[108]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[109]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[110]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[111]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[112]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[113]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[114]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[115]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[116]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[117]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[118]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[119]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[120]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[121]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[122]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[123]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[124]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[125]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[126]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[127]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[128]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[129]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[130]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[131]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[132]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[133]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[134]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[135]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[136]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[137]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[138]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[139]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[140]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[141]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[142]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[143]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[144]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[145]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[146]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[147]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[148]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[149]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[150]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[151]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[152]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[153]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[154]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[155]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[156]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[157]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[158]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[159]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[160]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[161]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[162]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[163]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[164]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[165]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[166]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[167]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[168]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[169]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[170]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[171]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[172]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[173]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[174]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[175]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[176]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[177]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[178]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[179]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[180]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[181]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[182]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[183]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[184]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[185]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[186]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[187]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[188]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[189]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[190]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[191]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[192]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[193]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[194]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[195]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[196]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[197]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[198]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[199]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[200]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[201]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[202]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8746_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8746_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8746_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8748_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8748_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8748_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8750_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8750_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8752_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8752_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8752_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8754_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8754_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8754_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8756_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8756_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8756_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8758_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8758_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8758_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8760_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8760_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8760_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8762_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8762_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8762_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8764_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8764_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8764_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8766_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8766_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8766_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8768_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8768_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8770_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8778_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N8778_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[106]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[114]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[128]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[130]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[134]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[138]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[144]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[148]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[150]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[152]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[154]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[156]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[160]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[166]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[174]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[176]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[178]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[180]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[182]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[184]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[186]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[188]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[190]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[192]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[194]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[196]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[198]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[200]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[202]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[204]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[206]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[208]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[214]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[216]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[220]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[222]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[224]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[226]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[228]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[230]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[234]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[236]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[238]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[240]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[242]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[244]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[248]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[252]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[254]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[256]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[258]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[260]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[262]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[264]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[266]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[268]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[270]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[272]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[274]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[276]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[278]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[280]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[284]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[286]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[288]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[290]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[292]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[294]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[296]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[300]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[302]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[304]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[306]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[308]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[310]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[312]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[314]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[316]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[318]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[320]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[322]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[324]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[326]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[328]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[330]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[332]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[334]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[336]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[338]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[340]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[342]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[346]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[348]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[352]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[354]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[356]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[358]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[360]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[362]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[364]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[366]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[368]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[370]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[372]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[374]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[376]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[378]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[380]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[382]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[384]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[386]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[388]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[390]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[392]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[394]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[396]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[398]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[400]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[404]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[406]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[408]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[410]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[412]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[414]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[416]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[418]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[420]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[422]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[424]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[426]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[428]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[430]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[432]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[434]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[436]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[438]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[440]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[442]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[444]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[446]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[448]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[450]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[452]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[454]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[456]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[458]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[460]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[464]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[466]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[468]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[470]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[472]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[474]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[478]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[480]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[482]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[484]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[486]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[488]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[490]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[492]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[494]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[496]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[498]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[500]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[502]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[504]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[506]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[508]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[510]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[512]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[514]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[516]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[518]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[520]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[522]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[524]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[526]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[528]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[530]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[532]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[534]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[536]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[538]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[540]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[542]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[544]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[546]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[548]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[550]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[552]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[554]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[556]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[558]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[560]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[562]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[564]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[568]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[570]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[572]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[574]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[576]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[578]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[580]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[582]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[584]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[586]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[588]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[590]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[592]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[594]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[596]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[598]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[600]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[602]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[604]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[606]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[608]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[609]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[128]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[129]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[130]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[131]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[132]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[133]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[134]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[135]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[136]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[137]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[138]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[139]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[140]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[141]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[142]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[143]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[144]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[145]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[146]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[147]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[148]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[149]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[150]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[151]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[152]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[153]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[154]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[155]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[156]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[157]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[158]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[159]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[160]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[161]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[162]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[163]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[164]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[165]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[166]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[167]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[168]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[169]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[170]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[171]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[172]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[173]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[174]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[175]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[176]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[177]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[178]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[179]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[180]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[181]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[182]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[183]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[184]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[185]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[186]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[187]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[188]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[189]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[190]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[191]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[192]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[193]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[194]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[195]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[196]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[197]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[198]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[199]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[200]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[201]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[202]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[66]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[67]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[69]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[72]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[73]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[75]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[77]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[81]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[82]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[86]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[88]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[89]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[91]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[93]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[95]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[96]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[97]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[98]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[100]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[102]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[104]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[105]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[106]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[108]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[110]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[112]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[113]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[114]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[115]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[117]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[122]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[124]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[126]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[128]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[129]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[130]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[131]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[132]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[134]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[135]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[138]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[140]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[142]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[143]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[144]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[146]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[148]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[150]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[151]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[152]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[153]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[155]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[157]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[158]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[159]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[160]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[161]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[162]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[163]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[164]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[165]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[166]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[167]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[168]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[169]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[170]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[171]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[172]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[173]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[174]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[176]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[177]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[178]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[179]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[180]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[182]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[183]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[184]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[185]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[186]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[187]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[188]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[189]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[190]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[191]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[192]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[193]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[194]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[195]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[196]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[197]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[198]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[199]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[200]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[201]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[202]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_16_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_31_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_47_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_62_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_79_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_94_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_110_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_125_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_143_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_158_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_174_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_189_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_206_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_221_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_237_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_252_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_256_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_271_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_286_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_301_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_319_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_335_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_350_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_353_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_368_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_383_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_399_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_414_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_431_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_446_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_462_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_477_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_495_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_510_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_526_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_541_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_558_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_573_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_589_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_604_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N453_608_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N494_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1525/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1527_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_2/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N281_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N281_9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.fsub_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N316_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N321_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N321_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N321_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N321_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N321_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N357_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N395/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N422/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N438_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N438_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N465_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N466_15[12]_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N466_15[12]_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N466_15[12]_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_210[2]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_210[4]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_210[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N263_8_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N263_15_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N333_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N149_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_0/LUT6_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_8/LUT6_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_9/LUT6_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N257/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N52/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N66_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_220_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_222/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_238/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_239/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_241/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_245/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_248/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_390/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_460/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_486/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_531/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_618/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_644/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_656/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_699/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_725/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_763/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_789/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_801/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_827/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_849/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_861/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_879/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_883/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_899/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_932/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_957/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_969/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_995/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1017/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1029/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1050/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1056/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1062/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1074/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1091/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1097/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1119/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1131/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1149/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1175/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1197/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1209/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1237/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1249/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1267/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1300/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1321/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1327/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1330/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1333/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1339/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1354/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1360/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1372/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1400/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1412/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1430/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1475/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1481/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1508/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1542/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1554/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1596/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1680/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1728/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1782/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1784/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1787/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1788/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1789/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1791/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1792/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_3392/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_3394/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N655_14_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N658_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N658_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[16]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[40]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_jtag_hub/N99_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shift_dr_d/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_PLL/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N141_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N164_mux7_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[0]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N24_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N59_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_11/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N101_17/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N216_mux10_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N216_mux10_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_ddr3/u_ddrc_rstn_sync/N0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N22_2_or[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_5[3]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N29_2_or[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N46_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_cke/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_odt/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N30_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N126_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N158_and[0][1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N160_1_or[0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N160_1_or[0]_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N275/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N314/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N316_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt_trfc_pass/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eye_calibration/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_move_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N45_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N277_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N280_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N315_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N315_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N315_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N318/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_37/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N353_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N354_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_ba[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_cas_n/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_cs_n/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_we_n/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_6[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_8[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_8[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_11[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_12[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N48_and[1]_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N48_and[2]_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/init_start/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_start/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N33_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N129_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N220_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N264_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N371_mux6_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N418_1_and[0][4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N418_1_or[0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N418_1_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N422_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N422_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N422_5_or[1]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N486_3[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N486_3[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N620_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N620_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N774_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N780_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N780_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N780_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N785/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N845/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_0_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N852_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N852_50_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bitslip_ctrl/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt_trfc_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ddrphy_rst_ack_r[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ddrphy_rst_req/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/gate_move_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/gatecal_start/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_fsm[4:0]_8_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_fsm[4:0]_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[4]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[13]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[16]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[17]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/init_adj_rdel/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_odt/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_success/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[16]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[96]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rddata_cal/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdel_calibration/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdel_move_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N185_1_or[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N357_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N357_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_20_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_49/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_50/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_29/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_d_15/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt_trfc_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cs_n/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_odt/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_fsm[3:0]_4_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[7]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[68]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[80]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[81]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[97]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[112]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[113]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[116]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[117]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N179_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_twldqsen_pass/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[0]_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[1]_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[2]_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[2]_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_calib_top/dfi_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N35_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N80_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N80_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N230_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N240_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N258_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N16_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[21]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[25]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[27]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[28]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[29]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[30]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[32]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[33]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[34]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[35]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[36]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[37]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[38]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[39]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[40]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[41]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[42]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[43]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[44]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[45]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[46]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[47]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[48]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[49]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[50]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[51]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[52]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[53]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[54]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[55]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[56]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[57]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[58]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[59]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[60]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[61]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[62]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[63]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[64]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[65]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[66]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[67]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[68]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[69]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[70]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[71]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[72]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[73]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[74]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[75]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[76]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[77]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[78]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[79]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[80]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[81]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[82]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[83]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[84]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[85]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[86]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[87]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[88]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[89]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[90]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[91]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[92]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[93]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[94]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[95]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[96]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[97]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[98]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[99]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[100]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[101]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[102]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[103]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[104]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[105]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[106]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[107]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[108]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[109]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[110]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[111]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[113]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[114]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[115]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[116]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[117]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[118]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[119]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[120]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[121]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[122]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[123]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[124]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[125]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[126]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N93[127]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/N179_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[33]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[34]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[35]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[36]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[37]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[38]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[39]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_addr_d[40]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ba_d[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ba_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ba_d[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ba_d[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/N103_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N173_maj1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N173_sum2_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N173_sum3_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N287_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N287_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N287_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N354_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N421_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/N488_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[2]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[3]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al_6_sum1_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[14]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[15:0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr0[15:0]_1289/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr1[15:0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr2[15:0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_info/mr3[15:0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N48_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N161_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N165_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N245_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N250_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N338/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N352/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_done_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_iol_rst/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/phy_pll_rst/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/training_error_latch/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_7:0_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_7:0_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_15:8_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_15:8_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_15:8_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_23:16_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_31:24_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_31:24_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_39:32_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_39:32_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_39:32_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_47:40_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_47:40_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_55:48_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_55:48_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_55:48_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_63:56_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_63:56_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_71:64_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_71:64_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_71:64_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_79:72_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_79:72_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_87:80_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_87:80_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_87:80_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_103:96_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_111:104_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_119:112_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_7:0_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_7:0_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_15:8_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_15:8_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_15:8_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_23:16_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_23:16_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cas_n_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cas_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cas_n_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cke_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cs_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cs_n_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_odt_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ras_n_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ras_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ras_n_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_we_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_we_n_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv_AQQ_perm;gopAL6QQ
Pin
CECO;2
COUT;2
L6Q;2
L6QQ;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dll_update_code_done/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst;gopDQSL
Pin
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP3[0];1
DELAY_STEP3[1];1
DELAY_STEP3[2];1
DELAY_STEP3[3];1
DELAY_STEP3[4];1
DELAY_STEP3[5];1
DELAY_STEP3[6];1
DELAY_STEP3[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
RST;1
RST_TRAINING_N;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca1/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst;gopDQSL
Pin
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP3[0];1
DELAY_STEP3[1];1
DELAY_STEP3[2];1
DELAY_STEP3[3];1
DELAY_STEP3[4];1
DELAY_STEP3[5];1
DELAY_STEP3[6];1
DELAY_STEP3[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
RST;1
RST_TRAINING_N;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_tserdes_ca0/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_tserdes_ca1/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst;gopDQSL
Pin
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP3[0];1
DELAY_STEP3[1];1
DELAY_STEP3[2];1
DELAY_STEP3[3];1
DELAY_STEP3[4];1
DELAY_STEP3[5];1
DELAY_STEP3[6];1
DELAY_STEP3[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
RST;1
RST_TRAINING_N;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_tserdes_ca0/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_tserdes_ca1/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst;gopPPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT4N;2
CLKOUTF;2
CLKOUTFN;2
CLKOUTPHY;2
CLKOUTPHYN;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUTF_SYN;1
CLKOUTPHY_SYN;1
PLL_PWD;1
RST;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst;gopDDRPHY_IOCLKDIV
Pin
CLKOUT;2
CLKIN;1
RST;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst;gopPPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT4N;2
CLKOUTF;2
CLKOUTFN;2
CLKOUTPHY;2
CLKOUTPHYN;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUTF_SYN;1
CLKOUTPHY_SYN;1
PLL_PWD;1
RST;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst;gopDDRPHY_IOCLKDIV
Pin
CLKOUT;2
CLKIN;1
RST;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N142_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[3]_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_12[2]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_13[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[2]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_maj1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_adj_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_cal_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N265_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj2_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum4_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum6_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum7_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_32[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N524_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N530_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[6]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N102_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N304_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N352_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N554[0]_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_rising/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_gatei/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_30/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N107/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_17/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N445_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_fsm[2:0]_24_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_55/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/wrdata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N39_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N211_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N326_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N451_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux7_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N536_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N828_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_36/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_63/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_65/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_64/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eyecal_check_pass/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N648_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[4]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[5]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[9]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[12]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[13]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[17]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[20]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[21]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[25]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[28]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[29]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[33]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[34]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[35]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[36]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[37]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[38]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[39]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[41]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[44]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[45]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[49]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[52]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[53]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[57]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[60]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[61]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY;gopDDRPHY
Pin
DELAY_STEP[0];2
DELAY_STEP[1];2
DELAY_STEP[2];2
DELAY_STEP[3];2
DELAY_STEP[4];2
DELAY_STEP[5];2
DELAY_STEP[6];2
DELAY_STEP[7];2
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
LOCK;2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DLL_RST;1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
PWD;1
RST;1
RST_TRAINING_N;1
UPDATE_N;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes1_dq/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N142_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_113_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_137_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[3]_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_12[2]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[0]/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_13[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[0]/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[1]/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[1]_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac2_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N240/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_adj_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_cal_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_fsm[2:0]_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_fsm[2:0]_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_fsm[2:0]_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N265_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj2_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum4_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum6_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum7_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_32[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N524_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[6]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[1]_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N95_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N102_ac4_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N304_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N352_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N500_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N502_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N518_or[0]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N554[0]_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_rising/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_fsm[2:0]_24/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_gatei/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_33/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_38/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_39/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_29/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N445_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_fsm[2:0]_24_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_55/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/wrdata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N39_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N211_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N326_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N451_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux7_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N536_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N828_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_8[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N662[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[4]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[5]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[9]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[12]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[13]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[17]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[20]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[21]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[25]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[28]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[29]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[33]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[34]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[35]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[36]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[37]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[38]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[39]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[41]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[44]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[45]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[49]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[52]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[53]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[57]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[60]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[61]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
IN_DYN_EN;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY;gopDDRPHY
Pin
DELAY_STEP[0];2
DELAY_STEP[1];2
DELAY_STEP[2];2
DELAY_STEP[3];2
DELAY_STEP[4];2
DELAY_STEP[5];2
DELAY_STEP[6];2
DELAY_STEP[7];2
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
LOCK;2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DLL_RST;1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
PWD;1
RST;1
RST_TRAINING_N;1
UPDATE_N;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_tserdes1_dq/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_0;gopOBUFDSA
Pin
DIFFO_OUT;2
O;2
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_1;gopOBUFDSB
Pin
O_B;2
DIFFO_IN;1
I;1
T;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_2;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst;gopCLKBUFM
Pin
CLKOUT_P;2
CLKIN_P;1

Inst
u_ddr3/u_ddrphy_top/u_ddrphy_cpd/cpd_inst;gopCPD
Pin
FLAG_PD;2
LOCK;2
CLK_CTRL;1
CLK_PHY;1
CLK_SAMPLE;1
DONE;1
RST;1

Inst
u_ddr3/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_dll_update_n_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N107_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N107_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N114_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt[2]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_done/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_en/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_dps_done_d[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[3]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_l[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_l[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_l[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_m[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_m[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_m[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N33_mux5_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N84_ac1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N267_or[0]_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[10]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_double_wr/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_row/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_pre_row/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_refresh/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N8_8_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[9]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_cmd_ready/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_ac4[9:0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_sum3[9:0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_sum4[9:0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N218_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N218_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N219_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N367_7_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N393/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N404/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N417_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N417_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_double_wr/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_tworw/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/rw_diff/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_fsm[2:0]_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_22_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_62/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_66/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_70/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_74/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N220_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N224_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N232_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N240_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N248/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N252/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N259/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N260/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N267/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N276_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[1]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1199/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1201/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1202/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1204/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N50_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N61_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N99_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N31_10[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N31_0_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N25_mux6_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N31_0_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_l_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_l_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_m_10_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N27_mux6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N98/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N106/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/r_cnt_pass/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_accepted_l/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_accepted_m/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_act/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/N17[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N8_mux4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31_mux3_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N33_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N71_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_0_4_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_7_maj4_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_15_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_49[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_53/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/r_cnt_pass/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N55_mux6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N97_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N7_mux6_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N13_mux4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N13_mux6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N27_mux3_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_11[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_13[3]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N10[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N14_eq0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19_mux4_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N10[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N14_eq0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19_mux4_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N35_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N48/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N52/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N203/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_b_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[9]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[11]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[13]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[15]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[19]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[23]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[25]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[29]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[31]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv_32X2DL5Q;gopRAM32X2DL6L5Q
Pin
CECO;2
DOH;2
DOLQ;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[38]/opit_0_inv_32X2DL6Q;gopRAM32X2DL6QL5
Pin
CECO;2
DOH;2
DOHQ;2
DOL;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[3]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[9]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[11]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[15]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[17]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[23]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[29]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv_32X2DL5Q;gopRAM32X2DL6L5Q
Pin
CECO;2
DOH;2
DOLQ;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[38]/opit_0_inv_32X2DL6Q;gopRAM32X2DL6QL5
Pin
CECO;2
DOH;2
DOHQ;2
DOL;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[40]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N100_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N148_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N238_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[14]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_l[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_l[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_l[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[7]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rvld/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_l/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N149_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N311_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N526_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N530_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N531_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N545_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N749/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N754/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N759_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N1015_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2048_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2065_1_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2070_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2182/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2189_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[11]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[14]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[5]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_cs_n[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg_1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_ras_n[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_we_n[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[25]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/r_brd_m/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_dfi/r_bwr_m/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/fifo_vld/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d;gopRAM32X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_sum0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_sum5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9_ac2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9_sum3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9_sum5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N59_1_maj1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N63/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N69_2_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_7/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N254/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N258/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N262/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N266/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N270/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N274/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N278/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N282/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end_ac9_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end_ac9_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end_ac9_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/double_wr/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N35_12/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[14]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[16]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/rptr/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/next_len[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/next_len[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[25]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[26]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_data_in_valid/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_id[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_len[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_len[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ptr/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N35_19/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[41]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[43]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[44]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[45]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[50]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[51]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[52]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N14_eq0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N16_eq0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N16_eq1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N16_eq2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[66]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[67]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[68]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[69]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[70]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[71]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[72]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[73]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[74]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[75]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[76]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[77]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[78]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[79]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[80]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[81]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[82]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[83]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[84]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[85]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[86]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[87]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[88]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[89]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[90]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[91]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[92]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[93]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[95]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[96]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[97]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[98]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[99]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[100]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[101]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[102]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[103]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[104]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[105]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[106]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[108]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[109]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[110]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[111]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[112]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[113]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[114]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[115]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[116]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[117]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[118]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[119]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[120]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[121]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[122]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[123]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[124]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[125]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[126]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[127]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wvld_m/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[5]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[9]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[12]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[13]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[16]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[20]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[21]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[24]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[25]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[29]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[96]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N16_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N147_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N152_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N237_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N237_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N289_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N293_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N293_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg_vld/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_h_addr_cfg_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_l_addr_cfg_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data[31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_apb_prdy/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_mrd32_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_mrd64_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_mwr32_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_mwr64_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_addr[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/o_req_length[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N249/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1113/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1428/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_ce[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_ce[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask[0]_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[2].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[4].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[5].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[6].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[3].DATA_LOOP[7].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N249/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1113/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1428/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1465/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_ce[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_ce[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/N98_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/N100/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/addr_ram_wr_en/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N58_5[0]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N58_5[2]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N71[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N71[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N71[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N71[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N119_mux8_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N133_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N156_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N156_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N205_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N205_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N206_0[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N206_3_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[66]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[67]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[68]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[69]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[70]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[71]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[72]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[73]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[74]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[75]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[76]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[77]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[78]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[79]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[80]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[81]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[82]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[83]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[84]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[85]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[86]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[87]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[88]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[89]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[90]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[91]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[92]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[93]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[94]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[95]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[96]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[97]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[98]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[99]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[100]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[101]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[102]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[103]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[104]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[105]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[106]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[107]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[108]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[109]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[110]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[111]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[112]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[113]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[114]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[115]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[116]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[117]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[118]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[119]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[120]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[121]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[122]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[123]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[124]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[125]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[126]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff[127]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_position[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_position[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/last_dw_position[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/last_dw_position[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_addr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_be[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_data[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/o_wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr[15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_start_ff/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[2]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[3]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[4]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[5]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[6]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[7]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[8]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/u_ipm_distributed_sdpram_v1_2/mem_doreg[9]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N33_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N33_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N57_1_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N633/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[66]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[67]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[68]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[69]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[70]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[71]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[72]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[73]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[74]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[75]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[76]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[77]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[78]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[79]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[80]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[81]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[82]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[83]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[84]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[85]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[86]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[87]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[88]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[89]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[90]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[91]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[92]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[93]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[94]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[95]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[96]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[97]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[98]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[99]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[100]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[101]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[102]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[103]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[104]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[105]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[106]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[107]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[108]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[109]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[110]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[111]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[112]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[113]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[114]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[115]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[116]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[117]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[118]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[119]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[120]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[121]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[122]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[123]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[124]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[125]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[126]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata[127]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tlast/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tuser[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tuser[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tuser[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tvld/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/cpld_data_valid/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/mwr_data_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_bar_hit[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_byte_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_byte_cnt[1]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[2]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[4]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[12]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[14]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[16]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[17]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[19]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[20]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[22]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[26]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[32]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[33]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[36]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[39]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[44]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[46]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[48]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[49]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[50]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[53]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[55]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[70]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[80]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[82]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[85]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[86]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[98]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[102]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[104]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[114]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[116]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[124]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[126]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_data[127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_dw_vld[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_dw_vld[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_dw_vld[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_dw_vld[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_low_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_low_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_rcv/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_req_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_cpld_tag[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_attr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_attr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_attr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_id[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tag[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tc[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tc[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_tc[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_multicpld_flag/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_data[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_dwbe[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_dwbe[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_dwbe[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_dwbe[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mwr_wr_start/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/state_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/tlp_length[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/with_data/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N40_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N40_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[1]/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[1]_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N218/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N249/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4_cpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[14]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_addr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_attr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_attr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_attr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tc[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tc[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tc[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/is_first_cpl/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[34]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[36]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[38]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[40]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[42]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[52]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[54]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[56]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[58]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[60]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[64]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[65]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[72]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[74]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[96]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[97]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[98]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[99]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[100]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[101]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[102]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[103]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[104]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[105]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[106]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[107]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[108]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[109]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[110]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[111]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[112]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[113]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[114]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[115]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[116]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[118]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[120]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[122]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[124]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[126]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tdata[127]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tlast/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/o_axis_slave0_tvld/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/state_reg[2]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/tx_busy/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.fifo_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N29_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N38_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N58_5_maj3_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rempty/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[2]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[3]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[4]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[5]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[6]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[7]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[8]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[9]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[10]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[11]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[12]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[13]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[14]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[15]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[64]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[65]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[66]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[67]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[68]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[69]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[70]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[71]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[72]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[73]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[74]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[75]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[76]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[77]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[78]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[79]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[80]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[81]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[82]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[83]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[84]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[85]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[86]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[87]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[88]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[89]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[90]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[91]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[92]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[93]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[94]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[95]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[96]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[97]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[98]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[99]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[100]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[101]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[102]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.rd_data_ff1[103]/opit_0_inv_64X1DQ;gopRAM64X1DQ
Pin
CECO;2
DO;2
DOQ;2
RSCO;2
CE;1
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.lt_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.lt_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.lt_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.lt_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N51_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N51_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_33/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_34/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_35/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_36/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_37/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_38/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_39/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_40/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_41/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_42/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_43/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_44/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_45/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_46/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_47/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_48/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_49/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_50/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_51/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_52/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_53/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_54/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_55/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_56/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_57/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_58/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56_1_59/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N103_11/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N103_13/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N103_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N135_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N199_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N231_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N263_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N295_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N327_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N359_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N391_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N423_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N455_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N487_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N519_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N551_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N583_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N1095_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_26/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_33/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_36/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_38/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_39/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_40/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_42/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_45/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_47/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_53/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_59/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2134_2_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_39/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_44/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_49/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_58/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2330_63/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2337_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2354_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2360_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2369_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2375_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2381_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2387_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2546_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2580/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2844/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2869_2[1]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd64_req_tx/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr[63]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[9]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[32]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[44]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[68]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[72]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[74]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[76]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[78]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[80]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[82]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[84]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[85]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[86]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[98]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[100]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[102]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[104]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[106]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[108]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tdata[127]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_axis_slave1_tlast/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/o_mrd64_req_ack/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_busy/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_mrd/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_mrd_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_tag_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N5_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N52[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N55_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N55_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_33/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_34/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_35/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_36/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_37/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_38/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_39/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_40/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_41/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_42/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_43/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_44/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_45/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_46/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_47/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_48/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_49/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_50/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_51/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_52/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_53/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_54/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_55/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_56/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_57/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_58/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60_1_59/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N92_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N267_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N267_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N289_13_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N303/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N328/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr64_req_tx/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[62]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr[63]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[34]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[40]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[48]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[49]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[50]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[51]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[52]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[53]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[54]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[55]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[56]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[57]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[58]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[59]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[60]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[61]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[62]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[63]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[65]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[96]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[97]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[98]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[108]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tdata[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tlast/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_axis_slave2_tvld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_mwr64_req_ack/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_mwr_tx_busy/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/o_rd_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N11_mux10_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N11_mux10_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N32_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[76]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[77]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[78]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[79]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[80]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[81]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[82]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[83]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[84]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[85]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[86]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[87]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[88]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[89]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[90]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[91]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[92]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[93]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[94]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[95]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[96]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[97]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[98]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[99]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[100]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[101]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[102]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[103]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[104]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[105]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[106]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[107]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[108]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[109]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[110]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[111]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[112]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[113]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[114]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[115]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[116]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[117]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[118]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[119]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[120]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[121]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[122]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[123]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[124]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[125]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[126]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N53_3[127]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N56_mux7_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N59_1_maj1_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N59_1_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N74_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N74_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N121_1_maj4_1/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N121_1_sum1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N121_1_sum2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N121_1_sum6_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N124_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N124_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N128_mux7_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N131_1_maj1_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N131_1_sum0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N131_1_sum4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N131_1_sum6_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N131_1_sum6_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N150/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N192/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N194_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N194_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_in_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_position[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_position[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/o_bar_rd_clk_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/ram_data_out_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_addr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_en_ff/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_out_valid/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/N6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.fifo_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_0/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_0_we/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_1/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_2/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_3/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_4/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_5/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_6/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_7/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_8/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_9/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_10/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_11/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_12/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_13/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_14/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_15/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_16/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_17/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_18/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_19/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_20/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_21/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_22/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_23/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_24/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_25/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_26/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_27/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_28/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_29/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_30/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_31/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_32/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_33/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_34/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_35/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_36/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_37/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_38/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_39/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_40/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_41/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_42/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_43/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_44/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_45/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_46/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_47/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_48/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_49/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_50/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_51/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_52/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_53/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_54/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_55/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_56/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_57/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_58/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_59/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_60/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_61/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_62/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_63/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_64/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_65/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_66/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_67/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_68/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_69/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_70/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_71/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_72/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_73/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_74/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_75/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_76/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_77/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_78/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_79/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_80/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_81/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_82/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_83/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_84/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_85/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_86/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_87/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_88/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_89/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_90/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_91/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_92/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_93/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_94/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_95/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_96/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_97/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_98/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_99/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_100/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_101/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_102/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_103/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_104/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_105/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_106/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_107/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_108/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_109/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_110/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_111/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_112/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_113/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_114/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_115/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_116/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_117/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_118/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_119/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_120/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_121/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_122/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_123/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_124/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_125/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_126/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_127/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_0/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_1/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_2/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_3/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_4/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_5/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_6/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_7/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_8/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_9/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_10/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_11/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_12/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_13/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_14/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_15/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_16/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_17/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_18/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_19/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_20/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_21/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_22/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_23/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_24/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_25/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_26/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_27/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_28/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_29/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_30/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_31/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_32/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_33/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_34/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_35/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_36/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_37/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_38/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_39/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_40/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_41/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_42/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_43/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_44/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_45/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_46/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_47/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_48/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_49/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_50/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_51/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_52/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_53/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_54/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_55/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_56/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_57/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_58/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_59/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_60/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_61/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_62/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_63/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_64/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_65/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_66/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_67/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_68/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_69/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_70/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_71/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_72/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_73/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_74/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_75/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_76/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_77/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_78/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_79/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_80/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_81/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_82/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_83/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_84/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_85/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_86/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_87/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_88/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_89/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_90/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_91/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_92/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_93/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_94/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_95/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_96/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_97/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_98/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_99/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_100/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_101/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_102/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_103/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_104/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_105/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_106/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_107/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_108/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_109/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_110/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_111/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_112/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_113/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_114/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_115/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_116/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_117/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_118/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_119/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_120/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_121/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_122/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_123/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_124/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_125/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_126/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_127/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N29_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N38_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N59_5_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[5]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[6]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wfull/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[5]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[6]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[63]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[65]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[85]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[87]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[89]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[91]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[93]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[95]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[97]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[127]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N7_mux7_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N10_1_maj4_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N27_mux7_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N27_mux7_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N37_3_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_en_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N11_mux10_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N11_mux10_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N32_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[76]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[77]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[78]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[79]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[80]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[81]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[82]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[83]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[84]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[85]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[86]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[87]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[88]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[89]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[90]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[91]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[92]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[93]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[94]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[95]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[96]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[97]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[98]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[99]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[100]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[101]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[102]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[103]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[104]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[105]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[106]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[107]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[108]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[109]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[110]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[111]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[112]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[113]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[114]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[115]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[116]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[117]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[118]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[119]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[120]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[121]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[122]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[123]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[124]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[125]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[126]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N53_3[127]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N56_mux7_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N59_1_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N59_1_sum4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N74_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N74_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N110_mux5_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_maj1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_maj1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_sum1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_sum2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_sum3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_sum6_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N121_1_sum6_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N124_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N124_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N128_mux7_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N131_1_maj3_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N131_1_sum0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N131_1_sum1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N131_1_sum6_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N150/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_6[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_6[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N183/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N184_5_maj5_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N192/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N193_15[7]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N194_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N194_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N196/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_in_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_position[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_position[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/o_bar_rd_clk_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/ram_data_out_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_addr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_ram_hold_ff/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_out_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.fifo_vld/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_0/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_0_we/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_1/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_2/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_3/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_4/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_5/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_6/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_7/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_8/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_9/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_10/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_11/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_12/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_13/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_14/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_15/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_16/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_17/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_18/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_19/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_20/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_21/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_22/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_23/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_24/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_25/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_26/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_27/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_28/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_29/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_30/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_31/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_32/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_33/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_34/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_35/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_36/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_37/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_38/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_39/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_40/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_41/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_42/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_43/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_44/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_45/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_46/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_47/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_48/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_49/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_50/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_51/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_52/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_53/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_54/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_55/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_56/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_57/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_58/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_59/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_60/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_61/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_62/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_63/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_64/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_65/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_66/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_67/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_68/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_69/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_70/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_71/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_72/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_73/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_74/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_75/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_76/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_77/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_78/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_79/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_80/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_81/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_82/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_83/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_84/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_85/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_86/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_87/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_88/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_89/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_90/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_91/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_92/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_93/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_94/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_95/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_96/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_97/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_98/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_99/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_100/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_101/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_102/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_103/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_104/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_105/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_106/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_107/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_108/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_109/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_110/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_111/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_112/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_113/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_114/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_115/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_116/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_117/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_118/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_119/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_120/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_121/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_122/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_123/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_124/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_125/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_126/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0_127/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_0/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_1/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_2/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_3/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_4/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_5/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_6/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_7/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_8/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_9/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_10/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_11/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_12/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_13/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_14/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_15/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_16/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_17/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_18/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_19/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_20/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_21/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_22/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_23/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_24/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_25/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_26/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_27/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_28/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_29/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_30/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_31/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_32/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_33/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_34/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_35/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_36/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_37/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_38/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_39/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_40/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_41/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_42/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_43/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_44/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_45/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_46/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_47/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_48/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_49/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_50/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_51/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_52/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_53/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_54/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_55/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_56/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_57/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_58/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_59/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_60/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_61/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_62/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_63/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_64/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_65/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_66/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_67/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_68/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_69/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_70/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_71/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_72/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_73/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_74/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_75/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_76/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_77/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_78/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_79/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_80/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_81/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_82/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_83/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_84/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_85/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_86/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_87/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_88/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_89/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_90/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_91/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_92/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_93/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_94/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_95/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_96/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_97/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_98/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_99/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_100/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_101/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_102/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_103/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_104/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_105/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_106/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_107/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_108/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_109/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_110/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_111/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_112/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_113/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_114/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_115/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_116/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_117/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_118/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_119/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_120/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_121/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_122/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_123/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_124/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_125/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_126/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1_127/ram64x1d;gopRAM64X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N29_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N38_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N59_5_maj3_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[5]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rd_addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[5]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/wr_addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[15]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[17]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[19]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[21]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[23]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[25]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[27]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[29]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[31]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[43]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[45]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[47]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[49]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[51]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[53]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[55]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[57]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[59]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[61]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[63]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[65]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[85]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[87]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[89]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[91]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[93]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[95]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[97]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.rd_data_ff1[127]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/N11_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_expd_apb_mux/N11_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_expd_apb_mux/N11_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_expd_apb_mux/N11_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_expd_apb_mux/N46_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/des_dly[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/des_p_rdy_hold/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_des_p_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_des_p_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_des_p_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_des_p_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_des_p_ce/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_des_p_sel/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/o_src_p_rdy/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_dly[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_dly[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_ce/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/sync_src_dly[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/sync_src_p_sel[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/N26/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N4[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N100[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N124_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N127/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N137/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N137_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N149_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N239_maj5_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N469/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N491_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N491_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/button_rstn_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/N6_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/N29_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdata[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdatak[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdatak[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdatak[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxdatak[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxstatus[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxstatus[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/phy_mac_rxstatus[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_ch_ready_sync[0].hsst_pciex4_sync_hsst_ch_ready/sig_async_ff/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_ch_ready_sync[0].hsst_pciex4_sync_hsst_ch_ready/sig_synced/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_ch_ready_sync[1].hsst_pciex4_sync_hsst_ch_ready/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/N43_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/N45_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/N45_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/N45_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rs1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_sync/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N89/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N92_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N129_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N130_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N152_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N161/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N181/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N58_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N60_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N60_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N67/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N242/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N281_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N284_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N357_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N360/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N378_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_CB_RSTN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_RX_RSTN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_realign/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_fsm[3:0]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_fsm[3:0]_81/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_fsm[3:0]_85/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/word_align_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N58_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N67/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N180_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N242/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N284_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N357_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N360/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N378_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N432_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_CB_RSTN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_RX_RSTN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_realign/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_fsm[3:0]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_fsm[3:0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_fsm[3:0]_80/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/word_align_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_CB_RSTN/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[4]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N180_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N180_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_PCS_CB_RSTN/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N52/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N62_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N62_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N62_15/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N64_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N95/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N290_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N290_16/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N290_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N290_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N323_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N323_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N323_11/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N323_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N325_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N361/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N450_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N585/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N591_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N646_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N651/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N652/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV_DYNSEL/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_RX_LANE_POWERUP/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[13]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_fsm[3:0]_29_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_pll_loss_rst/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_rst_align/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_done/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_done_r_d/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_ff[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_fsm[3:0]_18_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_fsm[3:0]_25_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_fsm[3:0]_71/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_fsm[3:0]_74/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_fsm[3:0]_102/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N36_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N36_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N36_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_deb_pre/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N300_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N301_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N402/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N418/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N538_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N577_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N578_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N723/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PLLPOWERDOWN/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PLL_RST/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_PD/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RST/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_RATE_CHG_TXPCLK_ON/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_TX_PD_CLKPATH/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_TX_PD_DRIVER/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_TX_PD_PISO/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[10]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_19_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_19_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_45/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_65/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_67/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_68/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_69/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_74/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/rate_ff[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/tx_rst_done/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/rate_multi_sw_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_sync_rate_done/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/lx_deemph[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/lx_rxdct_out_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/lx_rxdct_out_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/mac_phy_powerdown_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/mac_phy_powerdown_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_mac_phystatus_misc[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_mac_phystatus_pm[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_mac_phystatus_reset[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rate_chng_halt/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rate_done_s_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rate_r/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/N6_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/N29_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdata[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdatak[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdatak[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdatak[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxdatak[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxstatus[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxstatus[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/phy_mac_rxstatus[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rx_detect_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/start_rx_det_ff[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/start_rx_det_ff[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref_ff/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst;gopHSST_LANE
Pin
APATTERN_STATUS_COUT;2
LANE_COUT_BUS_FORWARD[0];2
LANE_COUT_BUS_FORWARD[1];2
LANE_COUT_BUS_FORWARD[2];2
LANE_COUT_BUS_FORWARD[3];2
LANE_COUT_BUS_FORWARD[4];2
LANE_COUT_BUS_FORWARD[5];2
LANE_COUT_BUS_FORWARD[6];2
LANE_COUT_BUS_FORWARD[7];2
LANE_COUT_BUS_FORWARD[8];2
LANE_COUT_BUS_FORWARD[9];2
LANE_COUT_BUS_FORWARD[10];2
LANE_COUT_BUS_FORWARD[11];2
LANE_COUT_BUS_FORWARD[12];2
LANE_COUT_BUS_FORWARD[13];2
LANE_COUT_BUS_FORWARD[14];2
LANE_COUT_BUS_FORWARD[15];2
LANE_COUT_BUS_FORWARD[16];2
LANE_COUT_BUS_FORWARD[17];2
LANE_COUT_BUS_FORWARD[18];2
P_CA_ALIGN_RX;2
P_CA_ALIGN_TX;2
P_CFG_INT;2
P_CFG_RDATA[0];2
P_CFG_RDATA[1];2
P_CFG_RDATA[2];2
P_CFG_RDATA[3];2
P_CFG_RDATA[4];2
P_CFG_RDATA[5];2
P_CFG_RDATA[6];2
P_CFG_RDATA[7];2
P_CFG_READY;2
P_PCS_LSM_SYNCED;2
P_PCS_RX_MCB_STATUS;2
P_RCLK2FABRIC;2
P_RDATA[0];2
P_RDATA[1];2
P_RDATA[2];2
P_RDATA[3];2
P_RDATA[4];2
P_RDATA[5];2
P_RDATA[6];2
P_RDATA[7];2
P_RDATA[8];2
P_RDATA[9];2
P_RDATA[10];2
P_RDATA[11];2
P_RDATA[12];2
P_RDATA[13];2
P_RDATA[14];2
P_RDATA[15];2
P_RDATA[16];2
P_RDATA[17];2
P_RDATA[18];2
P_RDATA[19];2
P_RDATA[20];2
P_RDATA[21];2
P_RDATA[22];2
P_RDATA[23];2
P_RDATA[24];2
P_RDATA[25];2
P_RDATA[26];2
P_RDATA[27];2
P_RDATA[28];2
P_RDATA[29];2
P_RDATA[30];2
P_RDATA[31];2
P_RDATA[32];2
P_RDATA[33];2
P_RDATA[34];2
P_RDATA[35];2
P_RDATA[36];2
P_RDATA[37];2
P_RDATA[38];2
P_RDATA[39];2
P_RDATA[40];2
P_RDATA[41];2
P_RDATA[42];2
P_RDATA[43];2
P_RDATA[44];2
P_RDATA[45];2
P_RDATA[46];2
P_RX_LS_DATA;2
P_RX_READY;2
P_RX_SATA_COMINIT;2
P_RX_SATA_COMWAKE;2
P_RX_SIGDET_STATUS;2
P_TCLK2FABRIC;2
P_TEST_STATUS[0];2
P_TEST_STATUS[1];2
P_TEST_STATUS[2];2
P_TEST_STATUS[3];2
P_TEST_STATUS[4];2
P_TEST_STATUS[5];2
P_TEST_STATUS[6];2
P_TEST_STATUS[7];2
P_TEST_STATUS[8];2
P_TEST_STATUS[9];2
P_TEST_STATUS[10];2
P_TEST_STATUS[11];2
P_TEST_STATUS[12];2
P_TEST_STATUS[13];2
P_TEST_STATUS[14];2
P_TEST_STATUS[15];2
P_TEST_STATUS[16];2
P_TEST_STATUS[17];2
P_TEST_STATUS[18];2
P_TEST_STATUS[19];2
P_TX_RXDET_STATUS;2
P_TX_SDN;2
P_TX_SDP;2
TXPCLK_PLL;2
APATTERN_STATUS_CIN;1
CLK_RX0;1
CLK_RX90;1
CLK_RX180;1
CLK_RX270;1
CLK_TXN;1
CLK_TXP;1
HSST_RST;1
LANE_CIN_BUS_FORWARD[0];1
LANE_CIN_BUS_FORWARD[1];1
LANE_CIN_BUS_FORWARD[2];1
LANE_CIN_BUS_FORWARD[3];1
LANE_CIN_BUS_FORWARD[4];1
LANE_CIN_BUS_FORWARD[5];1
LANE_CIN_BUS_FORWARD[6];1
LANE_CIN_BUS_FORWARD[7];1
LANE_CIN_BUS_FORWARD[8];1
LANE_CIN_BUS_FORWARD[9];1
LANE_CIN_BUS_FORWARD[10];1
LANE_CIN_BUS_FORWARD[11];1
LANE_CIN_BUS_FORWARD[12];1
LANE_CIN_BUS_FORWARD[13];1
LANE_CIN_BUS_FORWARD[14];1
LANE_CIN_BUS_FORWARD[15];1
LANE_CIN_BUS_FORWARD[16];1
LANE_CIN_BUS_FORWARD[17];1
LANE_CIN_BUS_FORWARD[18];1
PLL_LOCK_SEL;1
PLL_PD_I;1
PLL_REFCLK_I;1
PLL_RESET_I;1
P_CEB_ADETECT_EN;1
P_CFG_ADDR[0];1
P_CFG_ADDR[1];1
P_CFG_ADDR[2];1
P_CFG_ADDR[3];1
P_CFG_ADDR[4];1
P_CFG_ADDR[5];1
P_CFG_ADDR[6];1
P_CFG_ADDR[7];1
P_CFG_ADDR[8];1
P_CFG_ADDR[9];1
P_CFG_ADDR[10];1
P_CFG_ADDR[11];1
P_CFG_CLK;1
P_CFG_ENABLE;1
P_CFG_PSEL;1
P_CFG_RST;1
P_CFG_WDATA[0];1
P_CFG_WDATA[1];1
P_CFG_WDATA[2];1
P_CFG_WDATA[3];1
P_CFG_WDATA[4];1
P_CFG_WDATA[5];1
P_CFG_WDATA[6];1
P_CFG_WDATA[7];1
P_CFG_WRITE;1
P_CIM_CLK_ALIGNER_RX[0];1
P_CIM_CLK_ALIGNER_RX[1];1
P_CIM_CLK_ALIGNER_RX[2];1
P_CIM_CLK_ALIGNER_RX[3];1
P_CIM_CLK_ALIGNER_RX[4];1
P_CIM_CLK_ALIGNER_RX[5];1
P_CIM_CLK_ALIGNER_RX[6];1
P_CIM_CLK_ALIGNER_RX[7];1
P_CIM_CLK_ALIGNER_TX[0];1
P_CIM_CLK_ALIGNER_TX[1];1
P_CIM_CLK_ALIGNER_TX[2];1
P_CIM_CLK_ALIGNER_TX[3];1
P_CIM_CLK_ALIGNER_TX[4];1
P_CIM_CLK_ALIGNER_TX[5];1
P_CIM_CLK_ALIGNER_TX[6];1
P_CIM_CLK_ALIGNER_TX[7];1
P_CIM_DYN_DLY_SEL_RX;1
P_CIM_DYN_DLY_SEL_TX;1
P_CIM_START_ALIGN_RX;1
P_CIM_START_ALIGN_TX;1
P_CTLE_ADP_RST;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_SE_N[0];1
P_FOR_PMA_TEST_SE_N[1];1
P_LANE_PD;1
P_LANE_RST;1
P_PCS_CB_RST;1
P_PCS_FAREND_LOOP;1
P_PCS_MCB_EXT_EN;1
P_PCS_NEAREND_LOOP;1
P_PCS_RX_RST;1
P_PCS_TX_RST;1
P_PCS_WORD_ALIGN_EN;1
P_PMA_FAREND_PLOOP;1
P_PMA_NEAREND_PLOOP;1
P_PMA_NEAREND_SLOOP;1
P_RCLK2_FR_CORE;1
P_RXGEAR_SLIP;1
P_RX_BUSWIDTH[0];1
P_RX_BUSWIDTH[1];1
P_RX_BUSWIDTH[2];1
P_RX_CLK_FR_CORE;1
P_RX_HIGHZ;1
P_RX_LANE_PD;1
P_RX_PMA_RST;1
P_RX_POLARITY_INVERT;1
P_RX_RATE[0];1
P_RX_RATE[1];1
P_RX_RATE[2];1
P_RX_SDN;1
P_RX_SDP;1
P_TCLK2_FR_CORE;1
P_TDATA[0];1
P_TDATA[1];1
P_TDATA[2];1
P_TDATA[3];1
P_TDATA[4];1
P_TDATA[5];1
P_TDATA[6];1
P_TDATA[7];1
P_TDATA[8];1
P_TDATA[9];1
P_TDATA[10];1
P_TDATA[11];1
P_TDATA[12];1
P_TDATA[13];1
P_TDATA[14];1
P_TDATA[15];1
P_TDATA[16];1
P_TDATA[17];1
P_TDATA[18];1
P_TDATA[19];1
P_TDATA[20];1
P_TDATA[21];1
P_TDATA[22];1
P_TDATA[23];1
P_TDATA[24];1
P_TDATA[25];1
P_TDATA[26];1
P_TDATA[27];1
P_TDATA[28];1
P_TDATA[29];1
P_TDATA[30];1
P_TDATA[31];1
P_TDATA[32];1
P_TDATA[33];1
P_TDATA[34];1
P_TDATA[35];1
P_TDATA[36];1
P_TDATA[37];1
P_TDATA[38];1
P_TDATA[39];1
P_TDATA[40];1
P_TDATA[41];1
P_TDATA[42];1
P_TDATA[43];1
P_TDATA[44];1
P_TDATA[45];1
P_TEST_MODE_N;1
P_TEST_SE_N;1
P_TX_BEACON_EN;1
P_TX_BUSWIDTH[0];1
P_TX_BUSWIDTH[1];1
P_TX_BUSWIDTH[2];1
P_TX_CLK_FR_CORE;1
P_TX_DEEMP[0];1
P_TX_DEEMP[1];1
P_TX_LANE_PD_CLKPATH;1
P_TX_LANE_PD_DRIVER;1
P_TX_LANE_PD_PISO;1
P_TX_LS_DATA;1
P_TX_MARGIN[0];1
P_TX_MARGIN[1];1
P_TX_MARGIN[2];1
P_TX_PMA_RST;1
P_TX_RATE[0];1
P_TX_RATE[1];1
P_TX_RATE[2];1
P_TX_RXDET_REQ;1
P_TX_SWING;1
RATE_CHANGE;1
SYNC;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst;gopHSST_LANE
Pin
APATTERN_STATUS_COUT;2
LANE_COUT_BUS_FORWARD[0];2
LANE_COUT_BUS_FORWARD[1];2
LANE_COUT_BUS_FORWARD[2];2
LANE_COUT_BUS_FORWARD[3];2
LANE_COUT_BUS_FORWARD[4];2
LANE_COUT_BUS_FORWARD[5];2
LANE_COUT_BUS_FORWARD[6];2
LANE_COUT_BUS_FORWARD[7];2
LANE_COUT_BUS_FORWARD[8];2
LANE_COUT_BUS_FORWARD[9];2
LANE_COUT_BUS_FORWARD[10];2
LANE_COUT_BUS_FORWARD[11];2
LANE_COUT_BUS_FORWARD[12];2
LANE_COUT_BUS_FORWARD[13];2
LANE_COUT_BUS_FORWARD[14];2
LANE_COUT_BUS_FORWARD[15];2
LANE_COUT_BUS_FORWARD[16];2
LANE_COUT_BUS_FORWARD[17];2
LANE_COUT_BUS_FORWARD[18];2
P_CA_ALIGN_RX;2
P_CA_ALIGN_TX;2
P_CFG_INT;2
P_CFG_RDATA[0];2
P_CFG_RDATA[1];2
P_CFG_RDATA[2];2
P_CFG_RDATA[3];2
P_CFG_RDATA[4];2
P_CFG_RDATA[5];2
P_CFG_RDATA[6];2
P_CFG_RDATA[7];2
P_CFG_READY;2
P_PCS_LSM_SYNCED;2
P_PCS_RX_MCB_STATUS;2
P_RCLK2FABRIC;2
P_RDATA[0];2
P_RDATA[1];2
P_RDATA[2];2
P_RDATA[3];2
P_RDATA[4];2
P_RDATA[5];2
P_RDATA[6];2
P_RDATA[7];2
P_RDATA[8];2
P_RDATA[9];2
P_RDATA[10];2
P_RDATA[11];2
P_RDATA[12];2
P_RDATA[13];2
P_RDATA[14];2
P_RDATA[15];2
P_RDATA[16];2
P_RDATA[17];2
P_RDATA[18];2
P_RDATA[19];2
P_RDATA[20];2
P_RDATA[21];2
P_RDATA[22];2
P_RDATA[23];2
P_RDATA[24];2
P_RDATA[25];2
P_RDATA[26];2
P_RDATA[27];2
P_RDATA[28];2
P_RDATA[29];2
P_RDATA[30];2
P_RDATA[31];2
P_RDATA[32];2
P_RDATA[33];2
P_RDATA[34];2
P_RDATA[35];2
P_RDATA[36];2
P_RDATA[37];2
P_RDATA[38];2
P_RDATA[39];2
P_RDATA[40];2
P_RDATA[41];2
P_RDATA[42];2
P_RDATA[43];2
P_RDATA[44];2
P_RDATA[45];2
P_RDATA[46];2
P_RX_LS_DATA;2
P_RX_READY;2
P_RX_SATA_COMINIT;2
P_RX_SATA_COMWAKE;2
P_RX_SIGDET_STATUS;2
P_TCLK2FABRIC;2
P_TEST_STATUS[0];2
P_TEST_STATUS[1];2
P_TEST_STATUS[2];2
P_TEST_STATUS[3];2
P_TEST_STATUS[4];2
P_TEST_STATUS[5];2
P_TEST_STATUS[6];2
P_TEST_STATUS[7];2
P_TEST_STATUS[8];2
P_TEST_STATUS[9];2
P_TEST_STATUS[10];2
P_TEST_STATUS[11];2
P_TEST_STATUS[12];2
P_TEST_STATUS[13];2
P_TEST_STATUS[14];2
P_TEST_STATUS[15];2
P_TEST_STATUS[16];2
P_TEST_STATUS[17];2
P_TEST_STATUS[18];2
P_TEST_STATUS[19];2
P_TX_RXDET_STATUS;2
P_TX_SDN;2
P_TX_SDP;2
TXPCLK_PLL;2
APATTERN_STATUS_CIN;1
CLK_RX0;1
CLK_RX90;1
CLK_RX180;1
CLK_RX270;1
CLK_TXN;1
CLK_TXP;1
HSST_RST;1
LANE_CIN_BUS_FORWARD[0];1
LANE_CIN_BUS_FORWARD[1];1
LANE_CIN_BUS_FORWARD[2];1
LANE_CIN_BUS_FORWARD[3];1
LANE_CIN_BUS_FORWARD[4];1
LANE_CIN_BUS_FORWARD[5];1
LANE_CIN_BUS_FORWARD[6];1
LANE_CIN_BUS_FORWARD[7];1
LANE_CIN_BUS_FORWARD[8];1
LANE_CIN_BUS_FORWARD[9];1
LANE_CIN_BUS_FORWARD[10];1
LANE_CIN_BUS_FORWARD[11];1
LANE_CIN_BUS_FORWARD[12];1
LANE_CIN_BUS_FORWARD[13];1
LANE_CIN_BUS_FORWARD[14];1
LANE_CIN_BUS_FORWARD[15];1
LANE_CIN_BUS_FORWARD[16];1
LANE_CIN_BUS_FORWARD[17];1
LANE_CIN_BUS_FORWARD[18];1
PLL_LOCK_SEL;1
PLL_PD_I;1
PLL_REFCLK_I;1
PLL_RESET_I;1
P_CEB_ADETECT_EN;1
P_CFG_ADDR[0];1
P_CFG_ADDR[1];1
P_CFG_ADDR[2];1
P_CFG_ADDR[3];1
P_CFG_ADDR[4];1
P_CFG_ADDR[5];1
P_CFG_ADDR[6];1
P_CFG_ADDR[7];1
P_CFG_ADDR[8];1
P_CFG_ADDR[9];1
P_CFG_ADDR[10];1
P_CFG_ADDR[11];1
P_CFG_CLK;1
P_CFG_ENABLE;1
P_CFG_PSEL;1
P_CFG_RST;1
P_CFG_WDATA[0];1
P_CFG_WDATA[1];1
P_CFG_WDATA[2];1
P_CFG_WDATA[3];1
P_CFG_WDATA[4];1
P_CFG_WDATA[5];1
P_CFG_WDATA[6];1
P_CFG_WDATA[7];1
P_CFG_WRITE;1
P_CIM_CLK_ALIGNER_RX[0];1
P_CIM_CLK_ALIGNER_RX[1];1
P_CIM_CLK_ALIGNER_RX[2];1
P_CIM_CLK_ALIGNER_RX[3];1
P_CIM_CLK_ALIGNER_RX[4];1
P_CIM_CLK_ALIGNER_RX[5];1
P_CIM_CLK_ALIGNER_RX[6];1
P_CIM_CLK_ALIGNER_RX[7];1
P_CIM_CLK_ALIGNER_TX[0];1
P_CIM_CLK_ALIGNER_TX[1];1
P_CIM_CLK_ALIGNER_TX[2];1
P_CIM_CLK_ALIGNER_TX[3];1
P_CIM_CLK_ALIGNER_TX[4];1
P_CIM_CLK_ALIGNER_TX[5];1
P_CIM_CLK_ALIGNER_TX[6];1
P_CIM_CLK_ALIGNER_TX[7];1
P_CIM_DYN_DLY_SEL_RX;1
P_CIM_DYN_DLY_SEL_TX;1
P_CIM_START_ALIGN_RX;1
P_CIM_START_ALIGN_TX;1
P_CTLE_ADP_RST;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_SE_N[0];1
P_FOR_PMA_TEST_SE_N[1];1
P_LANE_PD;1
P_LANE_RST;1
P_PCS_CB_RST;1
P_PCS_FAREND_LOOP;1
P_PCS_MCB_EXT_EN;1
P_PCS_NEAREND_LOOP;1
P_PCS_RX_RST;1
P_PCS_TX_RST;1
P_PCS_WORD_ALIGN_EN;1
P_PMA_FAREND_PLOOP;1
P_PMA_NEAREND_PLOOP;1
P_PMA_NEAREND_SLOOP;1
P_RCLK2_FR_CORE;1
P_RXGEAR_SLIP;1
P_RX_BUSWIDTH[0];1
P_RX_BUSWIDTH[1];1
P_RX_BUSWIDTH[2];1
P_RX_CLK_FR_CORE;1
P_RX_HIGHZ;1
P_RX_LANE_PD;1
P_RX_PMA_RST;1
P_RX_POLARITY_INVERT;1
P_RX_RATE[0];1
P_RX_RATE[1];1
P_RX_RATE[2];1
P_RX_SDN;1
P_RX_SDP;1
P_TCLK2_FR_CORE;1
P_TDATA[0];1
P_TDATA[1];1
P_TDATA[2];1
P_TDATA[3];1
P_TDATA[4];1
P_TDATA[5];1
P_TDATA[6];1
P_TDATA[7];1
P_TDATA[8];1
P_TDATA[9];1
P_TDATA[10];1
P_TDATA[11];1
P_TDATA[12];1
P_TDATA[13];1
P_TDATA[14];1
P_TDATA[15];1
P_TDATA[16];1
P_TDATA[17];1
P_TDATA[18];1
P_TDATA[19];1
P_TDATA[20];1
P_TDATA[21];1
P_TDATA[22];1
P_TDATA[23];1
P_TDATA[24];1
P_TDATA[25];1
P_TDATA[26];1
P_TDATA[27];1
P_TDATA[28];1
P_TDATA[29];1
P_TDATA[30];1
P_TDATA[31];1
P_TDATA[32];1
P_TDATA[33];1
P_TDATA[34];1
P_TDATA[35];1
P_TDATA[36];1
P_TDATA[37];1
P_TDATA[38];1
P_TDATA[39];1
P_TDATA[40];1
P_TDATA[41];1
P_TDATA[42];1
P_TDATA[43];1
P_TDATA[44];1
P_TDATA[45];1
P_TEST_MODE_N;1
P_TEST_SE_N;1
P_TX_BEACON_EN;1
P_TX_BUSWIDTH[0];1
P_TX_BUSWIDTH[1];1
P_TX_BUSWIDTH[2];1
P_TX_CLK_FR_CORE;1
P_TX_DEEMP[0];1
P_TX_DEEMP[1];1
P_TX_LANE_PD_CLKPATH;1
P_TX_LANE_PD_DRIVER;1
P_TX_LANE_PD_PISO;1
P_TX_LS_DATA;1
P_TX_MARGIN[0];1
P_TX_MARGIN[1];1
P_TX_MARGIN[2];1
P_TX_PMA_RST;1
P_TX_RATE[0];1
P_TX_RATE[1];1
P_TX_RATE[2];1
P_TX_RXDET_REQ;1
P_TX_SWING;1
RATE_CHANGE;1
SYNC;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst;gopHSST_PLL
Pin
PLL_CLK0;2
PLL_CLK90;2
PLL_CLK180;2
PLL_CLK270;2
PLL_PD_O;2
PLL_REFCLK_LANE_L;2
PLL_RST_O;2
PMA_PLL_READY_O;2
P_CFG_INT_PLL;2
P_CFG_RDATA_PLL[0];2
P_CFG_RDATA_PLL[1];2
P_CFG_RDATA_PLL[2];2
P_CFG_RDATA_PLL[3];2
P_CFG_RDATA_PLL[4];2
P_CFG_RDATA_PLL[5];2
P_CFG_RDATA_PLL[6];2
P_CFG_RDATA_PLL[7];2
P_CFG_READY_PLL;2
P_PLL_READY;2
P_REFCK2CORE;2
P_RESCAL_I_CODE_O[0];2
P_RESCAL_I_CODE_O[1];2
P_RESCAL_I_CODE_O[2];2
P_RESCAL_I_CODE_O[3];2
P_RESCAL_I_CODE_O[4];2
P_RESCAL_I_CODE_O[5];2
RATE_CHANGE_PLL;2
SYNC_PLL;2
P_CFG_ADDR_PLL[0];1
P_CFG_ADDR_PLL[1];1
P_CFG_ADDR_PLL[2];1
P_CFG_ADDR_PLL[3];1
P_CFG_ADDR_PLL[4];1
P_CFG_ADDR_PLL[5];1
P_CFG_ADDR_PLL[6];1
P_CFG_ADDR_PLL[7];1
P_CFG_ADDR_PLL[8];1
P_CFG_ADDR_PLL[9];1
P_CFG_ADDR_PLL[10];1
P_CFG_ADDR_PLL[11];1
P_CFG_CLK_PLL;1
P_CFG_ENABLE_PLL;1
P_CFG_PSEL_PLL;1
P_CFG_RST_PLL;1
P_CFG_WDATA_PLL[0];1
P_CFG_WDATA_PLL[1];1
P_CFG_WDATA_PLL[2];1
P_CFG_WDATA_PLL[3];1
P_CFG_WDATA_PLL[4];1
P_CFG_WDATA_PLL[5];1
P_CFG_WDATA_PLL[6];1
P_CFG_WDATA_PLL[7];1
P_CFG_WRITE_PLL;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_SE_N;1
P_LANE_SYNC;1
P_PLLPOWERDOWN;1
P_PLL_LOCKDET_RST_I;1
P_PLL_REF_CLK;1
P_PLL_RST;1
P_RATE_CHANGE_TCLK_ON;1
P_RESCAL_I_CODE_I[0];1
P_RESCAL_I_CODE_I[1];1
P_RESCAL_I_CODE_I[2];1
P_RESCAL_I_CODE_I[3];1
P_RESCAL_I_CODE_I[4];1
P_RESCAL_I_CODE_I[5];1
P_RESCAL_RST_I;1
P_TEST_MODE_N;1
P_TEST_SE_N;1
REFCLK_CML_N;1
REFCLK_CML_P;1
TXPCLK_PLL_SELECTED;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_PSEL_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_PSEL_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE/P_CFG_WRITE_PLL_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N40[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N40[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N40[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N40[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N40[8]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N40[10]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[7]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[9]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[11]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[13]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[15]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[17]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[19]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[21]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[27]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N41[31]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N43/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N44[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N44[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/app_dbi_ro_wr_disable/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_cs/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_cs2/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_din[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_wr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/dbi_wr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/p_rdy/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N158_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/cnt_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/dbi_addr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/dbi_cs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/dbi_ro_wr_disable/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/dbi_wr[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/dbi_wr[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/dbi_wr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_finish/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_rom_1_0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_rom_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_rom_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_rom_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_rom_1_reg_10_concat_5/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/init_rom_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_button_rstn_sync/sig_async_ff/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[66]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[67]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[68]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K_E1/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exretry_rams/U_ipml_spram_retry_data_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/tx_rst_done_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/gateop;gopPCIE
Pin
AUX_PM_EN;2
AXIS_MASTER_TDATA[0];2
AXIS_MASTER_TDATA[1];2
AXIS_MASTER_TDATA[2];2
AXIS_MASTER_TDATA[3];2
AXIS_MASTER_TDATA[4];2
AXIS_MASTER_TDATA[5];2
AXIS_MASTER_TDATA[6];2
AXIS_MASTER_TDATA[7];2
AXIS_MASTER_TDATA[8];2
AXIS_MASTER_TDATA[9];2
AXIS_MASTER_TDATA[10];2
AXIS_MASTER_TDATA[11];2
AXIS_MASTER_TDATA[12];2
AXIS_MASTER_TDATA[13];2
AXIS_MASTER_TDATA[14];2
AXIS_MASTER_TDATA[15];2
AXIS_MASTER_TDATA[16];2
AXIS_MASTER_TDATA[17];2
AXIS_MASTER_TDATA[18];2
AXIS_MASTER_TDATA[19];2
AXIS_MASTER_TDATA[20];2
AXIS_MASTER_TDATA[21];2
AXIS_MASTER_TDATA[22];2
AXIS_MASTER_TDATA[23];2
AXIS_MASTER_TDATA[24];2
AXIS_MASTER_TDATA[25];2
AXIS_MASTER_TDATA[26];2
AXIS_MASTER_TDATA[27];2
AXIS_MASTER_TDATA[28];2
AXIS_MASTER_TDATA[29];2
AXIS_MASTER_TDATA[30];2
AXIS_MASTER_TDATA[31];2
AXIS_MASTER_TDATA[32];2
AXIS_MASTER_TDATA[33];2
AXIS_MASTER_TDATA[34];2
AXIS_MASTER_TDATA[35];2
AXIS_MASTER_TDATA[36];2
AXIS_MASTER_TDATA[37];2
AXIS_MASTER_TDATA[38];2
AXIS_MASTER_TDATA[39];2
AXIS_MASTER_TDATA[40];2
AXIS_MASTER_TDATA[41];2
AXIS_MASTER_TDATA[42];2
AXIS_MASTER_TDATA[43];2
AXIS_MASTER_TDATA[44];2
AXIS_MASTER_TDATA[45];2
AXIS_MASTER_TDATA[46];2
AXIS_MASTER_TDATA[47];2
AXIS_MASTER_TDATA[48];2
AXIS_MASTER_TDATA[49];2
AXIS_MASTER_TDATA[50];2
AXIS_MASTER_TDATA[51];2
AXIS_MASTER_TDATA[52];2
AXIS_MASTER_TDATA[53];2
AXIS_MASTER_TDATA[54];2
AXIS_MASTER_TDATA[55];2
AXIS_MASTER_TDATA[56];2
AXIS_MASTER_TDATA[57];2
AXIS_MASTER_TDATA[58];2
AXIS_MASTER_TDATA[59];2
AXIS_MASTER_TDATA[60];2
AXIS_MASTER_TDATA[61];2
AXIS_MASTER_TDATA[62];2
AXIS_MASTER_TDATA[63];2
AXIS_MASTER_TDATA[64];2
AXIS_MASTER_TDATA[65];2
AXIS_MASTER_TDATA[66];2
AXIS_MASTER_TDATA[67];2
AXIS_MASTER_TDATA[68];2
AXIS_MASTER_TDATA[69];2
AXIS_MASTER_TDATA[70];2
AXIS_MASTER_TDATA[71];2
AXIS_MASTER_TDATA[72];2
AXIS_MASTER_TDATA[73];2
AXIS_MASTER_TDATA[74];2
AXIS_MASTER_TDATA[75];2
AXIS_MASTER_TDATA[76];2
AXIS_MASTER_TDATA[77];2
AXIS_MASTER_TDATA[78];2
AXIS_MASTER_TDATA[79];2
AXIS_MASTER_TDATA[80];2
AXIS_MASTER_TDATA[81];2
AXIS_MASTER_TDATA[82];2
AXIS_MASTER_TDATA[83];2
AXIS_MASTER_TDATA[84];2
AXIS_MASTER_TDATA[85];2
AXIS_MASTER_TDATA[86];2
AXIS_MASTER_TDATA[87];2
AXIS_MASTER_TDATA[88];2
AXIS_MASTER_TDATA[89];2
AXIS_MASTER_TDATA[90];2
AXIS_MASTER_TDATA[91];2
AXIS_MASTER_TDATA[92];2
AXIS_MASTER_TDATA[93];2
AXIS_MASTER_TDATA[94];2
AXIS_MASTER_TDATA[95];2
AXIS_MASTER_TDATA[96];2
AXIS_MASTER_TDATA[97];2
AXIS_MASTER_TDATA[98];2
AXIS_MASTER_TDATA[99];2
AXIS_MASTER_TDATA[100];2
AXIS_MASTER_TDATA[101];2
AXIS_MASTER_TDATA[102];2
AXIS_MASTER_TDATA[103];2
AXIS_MASTER_TDATA[104];2
AXIS_MASTER_TDATA[105];2
AXIS_MASTER_TDATA[106];2
AXIS_MASTER_TDATA[107];2
AXIS_MASTER_TDATA[108];2
AXIS_MASTER_TDATA[109];2
AXIS_MASTER_TDATA[110];2
AXIS_MASTER_TDATA[111];2
AXIS_MASTER_TDATA[112];2
AXIS_MASTER_TDATA[113];2
AXIS_MASTER_TDATA[114];2
AXIS_MASTER_TDATA[115];2
AXIS_MASTER_TDATA[116];2
AXIS_MASTER_TDATA[117];2
AXIS_MASTER_TDATA[118];2
AXIS_MASTER_TDATA[119];2
AXIS_MASTER_TDATA[120];2
AXIS_MASTER_TDATA[121];2
AXIS_MASTER_TDATA[122];2
AXIS_MASTER_TDATA[123];2
AXIS_MASTER_TDATA[124];2
AXIS_MASTER_TDATA[125];2
AXIS_MASTER_TDATA[126];2
AXIS_MASTER_TDATA[127];2
AXIS_MASTER_TKEEP[0];2
AXIS_MASTER_TKEEP[1];2
AXIS_MASTER_TKEEP[2];2
AXIS_MASTER_TKEEP[3];2
AXIS_MASTER_TLAST;2
AXIS_MASTER_TUSER[0];2
AXIS_MASTER_TUSER[1];2
AXIS_MASTER_TUSER[2];2
AXIS_MASTER_TUSER[3];2
AXIS_MASTER_TUSER[4];2
AXIS_MASTER_TUSER[5];2
AXIS_MASTER_TUSER[6];2
AXIS_MASTER_TUSER[7];2
AXIS_MASTER_TVALID;2
AXIS_SLAVE0_TREADY;2
AXIS_SLAVE1_TREADY;2
AXIS_SLAVE2_TREADY;2
CFG_AER_RC_ERR_MUX;2
CFG_ATOMIC_EGRESS_BLOCK;2
CFG_ATOMIC_REQ_EN;2
CFG_BUS_MASTER_EN;2
CFG_BW_MGT_MUX;2
CFG_CRS_SW_VIS_EN;2
CFG_EXT_TAG_EN;2
CFG_HW_AUTO_SP_DIS;2
CFG_IDO_CPL_EN;2
CFG_IDO_REQ_EN;2
CFG_INT_DISABLE;2
CFG_LINK_AUTO_BW_MUX;2
CFG_MAX_PAYLOAD_SIZE[0];2
CFG_MAX_PAYLOAD_SIZE[1];2
CFG_MAX_PAYLOAD_SIZE[2];2
CFG_MAX_RD_REQ_SIZE[0];2
CFG_MAX_RD_REQ_SIZE[1];2
CFG_MAX_RD_REQ_SIZE[2];2
CFG_MEM_SPACE_EN;2
CFG_MSIX_EN;2
CFG_MSIX_FUNC_MASK;2
CFG_MSI_EN;2
CFG_NO_SNOOP_EN;2
CFG_PBUS_DEV_NUM[0];2
CFG_PBUS_DEV_NUM[1];2
CFG_PBUS_DEV_NUM[2];2
CFG_PBUS_DEV_NUM[3];2
CFG_PBUS_DEV_NUM[4];2
CFG_PBUS_NUM[0];2
CFG_PBUS_NUM[1];2
CFG_PBUS_NUM[2];2
CFG_PBUS_NUM[3];2
CFG_PBUS_NUM[4];2
CFG_PBUS_NUM[5];2
CFG_PBUS_NUM[6];2
CFG_PBUS_NUM[7];2
CFG_PF_TPH_ST_MODE[0];2
CFG_PF_TPH_ST_MODE[1];2
CFG_PF_TPH_ST_MODE[2];2
CFG_PME_MUX;2
CFG_PM_NO_SOFT_RST;2
CFG_RCB;2
CFG_RELAX_ORDER_EN;2
CFG_SEND_COR_ERR_MUX;2
CFG_SEND_F_ERR_MUX;2
CFG_SEND_NF_ERR_MUX;2
CFG_SYS_ERR_RC;2
CFG_TPH_REQ_EN[0];2
CFG_TPH_REQ_EN[1];2
CORE_RST_N;2
DEBUG_INFO_MUX[0];2
DEBUG_INFO_MUX[1];2
DEBUG_INFO_MUX[2];2
DEBUG_INFO_MUX[3];2
DEBUG_INFO_MUX[4];2
DEBUG_INFO_MUX[5];2
DEBUG_INFO_MUX[6];2
DEBUG_INFO_MUX[7];2
DEBUG_INFO_MUX[8];2
DEBUG_INFO_MUX[9];2
DEBUG_INFO_MUX[10];2
DEBUG_INFO_MUX[11];2
DEBUG_INFO_MUX[12];2
DEBUG_INFO_MUX[13];2
DEBUG_INFO_MUX[14];2
DEBUG_INFO_MUX[15];2
DEBUG_INFO_MUX[16];2
DEBUG_INFO_MUX[17];2
DEBUG_INFO_MUX[18];2
DEBUG_INFO_MUX[19];2
DEBUG_INFO_MUX[20];2
DEBUG_INFO_MUX[21];2
DEBUG_INFO_MUX[22];2
DEBUG_INFO_MUX[23];2
DEBUG_INFO_MUX[24];2
DEBUG_INFO_MUX[25];2
DEBUG_INFO_MUX[26];2
DEBUG_INFO_MUX[27];2
DEBUG_INFO_MUX[28];2
DEBUG_INFO_MUX[29];2
DEBUG_INFO_MUX[30];2
DEBUG_INFO_MUX[31];2
DEBUG_INFO_MUX[32];2
DEBUG_INFO_MUX[33];2
DEBUG_INFO_MUX[34];2
DEBUG_INFO_MUX[35];2
DEBUG_INFO_MUX[36];2
DEBUG_INFO_MUX[37];2
DEBUG_INFO_MUX[38];2
DEBUG_INFO_MUX[39];2
DEBUG_INFO_MUX[40];2
DEBUG_INFO_MUX[41];2
DEBUG_INFO_MUX[42];2
DEBUG_INFO_MUX[43];2
DEBUG_INFO_MUX[44];2
DEBUG_INFO_MUX[45];2
DEBUG_INFO_MUX[46];2
DEBUG_INFO_MUX[47];2
DEBUG_INFO_MUX[48];2
DEBUG_INFO_MUX[49];2
DEBUG_INFO_MUX[50];2
DEBUG_INFO_MUX[51];2
DEBUG_INFO_MUX[52];2
DEBUG_INFO_MUX[53];2
DEBUG_INFO_MUX[54];2
DEBUG_INFO_MUX[55];2
DEBUG_INFO_MUX[56];2
DEBUG_INFO_MUX[57];2
DEBUG_INFO_MUX[58];2
DEBUG_INFO_MUX[59];2
DEBUG_INFO_MUX[60];2
DEBUG_INFO_MUX[61];2
DEBUG_INFO_MUX[62];2
DEBUG_INFO_MUX[63];2
DEBUG_INFO_MUX[64];2
DEBUG_INFO_MUX[65];2
DEBUG_INFO_MUX[66];2
DEBUG_INFO_MUX[67];2
DEBUG_INFO_MUX[68];2
DEBUG_INFO_MUX[69];2
DEBUG_INFO_MUX[70];2
DEBUG_INFO_MUX[71];2
DEBUG_INFO_MUX[72];2
DEBUG_INFO_MUX[73];2
DEBUG_INFO_MUX[74];2
DEBUG_INFO_MUX[75];2
DEBUG_INFO_MUX[76];2
DEBUG_INFO_MUX[77];2
DEBUG_INFO_MUX[78];2
DEBUG_INFO_MUX[79];2
DEBUG_INFO_MUX[80];2
DEBUG_INFO_MUX[81];2
DEBUG_INFO_MUX[82];2
DEBUG_INFO_MUX[83];2
DEBUG_INFO_MUX[84];2
DEBUG_INFO_MUX[85];2
DEBUG_INFO_MUX[86];2
DEBUG_INFO_MUX[87];2
DEBUG_INFO_MUX[88];2
DEBUG_INFO_MUX[89];2
DEBUG_INFO_MUX[90];2
DEBUG_INFO_MUX[91];2
DEBUG_INFO_MUX[92];2
DEBUG_INFO_MUX[93];2
DEBUG_INFO_MUX[94];2
DEBUG_INFO_MUX[95];2
DEBUG_INFO_MUX[96];2
DEBUG_INFO_MUX[97];2
DEBUG_INFO_MUX[98];2
DEBUG_INFO_MUX[99];2
DEBUG_INFO_MUX[100];2
DEBUG_INFO_MUX[101];2
DEBUG_INFO_MUX[102];2
DEBUG_INFO_MUX[103];2
DEBUG_INFO_MUX[104];2
DEBUG_INFO_MUX[105];2
DEBUG_INFO_MUX[106];2
DEBUG_INFO_MUX[107];2
DEBUG_INFO_MUX[108];2
DEBUG_INFO_MUX[109];2
DEBUG_INFO_MUX[110];2
DEBUG_INFO_MUX[111];2
DEBUG_INFO_MUX[112];2
DEBUG_INFO_MUX[113];2
DEBUG_INFO_MUX[114];2
DEBUG_INFO_MUX[115];2
DEBUG_INFO_MUX[116];2
DEBUG_INFO_MUX[117];2
DEBUG_INFO_MUX[118];2
DEBUG_INFO_MUX[119];2
DEBUG_INFO_MUX[120];2
DEBUG_INFO_MUX[121];2
DEBUG_INFO_MUX[122];2
DEBUG_INFO_MUX[123];2
DEBUG_INFO_MUX[124];2
DEBUG_INFO_MUX[125];2
DEBUG_INFO_MUX[126];2
DEBUG_INFO_MUX[127];2
DEBUG_INFO_MUX[128];2
DEBUG_INFO_MUX[129];2
DEBUG_INFO_MUX[130];2
DEBUG_INFO_MUX[131];2
DEBUG_INFO_MUX[132];2
INTA_GRT_MUX;2
INTB_GRT_MUX;2
INTC_GRT_MUX;2
INTD_GRT_MUX;2
LBC_DBI_ACK;2
LBC_DBI_DOUT[0];2
LBC_DBI_DOUT[1];2
LBC_DBI_DOUT[2];2
LBC_DBI_DOUT[3];2
LBC_DBI_DOUT[4];2
LBC_DBI_DOUT[5];2
LBC_DBI_DOUT[6];2
LBC_DBI_DOUT[7];2
LBC_DBI_DOUT[8];2
LBC_DBI_DOUT[9];2
LBC_DBI_DOUT[10];2
LBC_DBI_DOUT[11];2
LBC_DBI_DOUT[12];2
LBC_DBI_DOUT[13];2
LBC_DBI_DOUT[14];2
LBC_DBI_DOUT[15];2
LBC_DBI_DOUT[16];2
LBC_DBI_DOUT[17];2
LBC_DBI_DOUT[18];2
LBC_DBI_DOUT[19];2
LBC_DBI_DOUT[20];2
LBC_DBI_DOUT[21];2
LBC_DBI_DOUT[22];2
LBC_DBI_DOUT[23];2
LBC_DBI_DOUT[24];2
LBC_DBI_DOUT[25];2
LBC_DBI_DOUT[26];2
LBC_DBI_DOUT[27];2
LBC_DBI_DOUT[28];2
LBC_DBI_DOUT[29];2
LBC_DBI_DOUT[30];2
LBC_DBI_DOUT[31];2
MAC_PHY_POWERDOWN[0];2
MAC_PHY_POWERDOWN[1];2
MAC_PHY_RATE;2
MAC_PHY_RXPOLARITY[0];2
MAC_PHY_RXPOLARITY[1];2
MAC_PHY_RXPOLARITY[2];2
MAC_PHY_RXPOLARITY[3];2
MAC_PHY_TXCOMPLIANCE[0];2
MAC_PHY_TXCOMPLIANCE[1];2
MAC_PHY_TXCOMPLIANCE[2];2
MAC_PHY_TXCOMPLIANCE[3];2
MAC_PHY_TXDATA[0];2
MAC_PHY_TXDATA[1];2
MAC_PHY_TXDATA[2];2
MAC_PHY_TXDATA[3];2
MAC_PHY_TXDATA[4];2
MAC_PHY_TXDATA[5];2
MAC_PHY_TXDATA[6];2
MAC_PHY_TXDATA[7];2
MAC_PHY_TXDATA[8];2
MAC_PHY_TXDATA[9];2
MAC_PHY_TXDATA[10];2
MAC_PHY_TXDATA[11];2
MAC_PHY_TXDATA[12];2
MAC_PHY_TXDATA[13];2
MAC_PHY_TXDATA[14];2
MAC_PHY_TXDATA[15];2
MAC_PHY_TXDATA[16];2
MAC_PHY_TXDATA[17];2
MAC_PHY_TXDATA[18];2
MAC_PHY_TXDATA[19];2
MAC_PHY_TXDATA[20];2
MAC_PHY_TXDATA[21];2
MAC_PHY_TXDATA[22];2
MAC_PHY_TXDATA[23];2
MAC_PHY_TXDATA[24];2
MAC_PHY_TXDATA[25];2
MAC_PHY_TXDATA[26];2
MAC_PHY_TXDATA[27];2
MAC_PHY_TXDATA[28];2
MAC_PHY_TXDATA[29];2
MAC_PHY_TXDATA[30];2
MAC_PHY_TXDATA[31];2
MAC_PHY_TXDATA[32];2
MAC_PHY_TXDATA[33];2
MAC_PHY_TXDATA[34];2
MAC_PHY_TXDATA[35];2
MAC_PHY_TXDATA[36];2
MAC_PHY_TXDATA[37];2
MAC_PHY_TXDATA[38];2
MAC_PHY_TXDATA[39];2
MAC_PHY_TXDATA[40];2
MAC_PHY_TXDATA[41];2
MAC_PHY_TXDATA[42];2
MAC_PHY_TXDATA[43];2
MAC_PHY_TXDATA[44];2
MAC_PHY_TXDATA[45];2
MAC_PHY_TXDATA[46];2
MAC_PHY_TXDATA[47];2
MAC_PHY_TXDATA[48];2
MAC_PHY_TXDATA[49];2
MAC_PHY_TXDATA[50];2
MAC_PHY_TXDATA[51];2
MAC_PHY_TXDATA[52];2
MAC_PHY_TXDATA[53];2
MAC_PHY_TXDATA[54];2
MAC_PHY_TXDATA[55];2
MAC_PHY_TXDATA[56];2
MAC_PHY_TXDATA[57];2
MAC_PHY_TXDATA[58];2
MAC_PHY_TXDATA[59];2
MAC_PHY_TXDATA[60];2
MAC_PHY_TXDATA[61];2
MAC_PHY_TXDATA[62];2
MAC_PHY_TXDATA[63];2
MAC_PHY_TXDATA[64];2
MAC_PHY_TXDATA[65];2
MAC_PHY_TXDATA[66];2
MAC_PHY_TXDATA[67];2
MAC_PHY_TXDATA[68];2
MAC_PHY_TXDATA[69];2
MAC_PHY_TXDATA[70];2
MAC_PHY_TXDATA[71];2
MAC_PHY_TXDATA[72];2
MAC_PHY_TXDATA[73];2
MAC_PHY_TXDATA[74];2
MAC_PHY_TXDATA[75];2
MAC_PHY_TXDATA[76];2
MAC_PHY_TXDATA[77];2
MAC_PHY_TXDATA[78];2
MAC_PHY_TXDATA[79];2
MAC_PHY_TXDATA[80];2
MAC_PHY_TXDATA[81];2
MAC_PHY_TXDATA[82];2
MAC_PHY_TXDATA[83];2
MAC_PHY_TXDATA[84];2
MAC_PHY_TXDATA[85];2
MAC_PHY_TXDATA[86];2
MAC_PHY_TXDATA[87];2
MAC_PHY_TXDATA[88];2
MAC_PHY_TXDATA[89];2
MAC_PHY_TXDATA[90];2
MAC_PHY_TXDATA[91];2
MAC_PHY_TXDATA[92];2
MAC_PHY_TXDATA[93];2
MAC_PHY_TXDATA[94];2
MAC_PHY_TXDATA[95];2
MAC_PHY_TXDATA[96];2
MAC_PHY_TXDATA[97];2
MAC_PHY_TXDATA[98];2
MAC_PHY_TXDATA[99];2
MAC_PHY_TXDATA[100];2
MAC_PHY_TXDATA[101];2
MAC_PHY_TXDATA[102];2
MAC_PHY_TXDATA[103];2
MAC_PHY_TXDATA[104];2
MAC_PHY_TXDATA[105];2
MAC_PHY_TXDATA[106];2
MAC_PHY_TXDATA[107];2
MAC_PHY_TXDATA[108];2
MAC_PHY_TXDATA[109];2
MAC_PHY_TXDATA[110];2
MAC_PHY_TXDATA[111];2
MAC_PHY_TXDATA[112];2
MAC_PHY_TXDATA[113];2
MAC_PHY_TXDATA[114];2
MAC_PHY_TXDATA[115];2
MAC_PHY_TXDATA[116];2
MAC_PHY_TXDATA[117];2
MAC_PHY_TXDATA[118];2
MAC_PHY_TXDATA[119];2
MAC_PHY_TXDATA[120];2
MAC_PHY_TXDATA[121];2
MAC_PHY_TXDATA[122];2
MAC_PHY_TXDATA[123];2
MAC_PHY_TXDATA[124];2
MAC_PHY_TXDATA[125];2
MAC_PHY_TXDATA[126];2
MAC_PHY_TXDATA[127];2
MAC_PHY_TXDATAK[0];2
MAC_PHY_TXDATAK[1];2
MAC_PHY_TXDATAK[2];2
MAC_PHY_TXDATAK[3];2
MAC_PHY_TXDATAK[4];2
MAC_PHY_TXDATAK[5];2
MAC_PHY_TXDATAK[6];2
MAC_PHY_TXDATAK[7];2
MAC_PHY_TXDATAK[8];2
MAC_PHY_TXDATAK[9];2
MAC_PHY_TXDATAK[10];2
MAC_PHY_TXDATAK[11];2
MAC_PHY_TXDATAK[12];2
MAC_PHY_TXDATAK[13];2
MAC_PHY_TXDATAK[14];2
MAC_PHY_TXDATAK[15];2
MAC_PHY_TXDEEMPH[0];2
MAC_PHY_TXDEEMPH[1];2
MAC_PHY_TXDETECTRX_LOOPBACK[0];2
MAC_PHY_TXDETECTRX_LOOPBACK[1];2
MAC_PHY_TXDETECTRX_LOOPBACK[2];2
MAC_PHY_TXDETECTRX_LOOPBACK[3];2
MAC_PHY_TXELECIDLE_H[0];2
MAC_PHY_TXELECIDLE_H[1];2
MAC_PHY_TXELECIDLE_H[2];2
MAC_PHY_TXELECIDLE_H[3];2
MAC_PHY_TXELECIDLE_L[0];2
MAC_PHY_TXELECIDLE_L[1];2
MAC_PHY_TXELECIDLE_L[2];2
MAC_PHY_TXELECIDLE_L[3];2
MAC_PHY_TXMARGIN[0];2
MAC_PHY_TXMARGIN[1];2
MAC_PHY_TXMARGIN[2];2
MAC_PHY_TXSWING;2
PHY_RST_N;2
PM_DSTATE[0];2
PM_DSTATE[1];2
PM_DSTATE[2];2
PM_LINKST_IN_L0S;2
PM_LINKST_IN_L1;2
PM_LINKST_IN_L2;2
PM_LINKST_L2_EXIT;2
PM_MASTER_STATE[0];2
PM_MASTER_STATE[1];2
PM_MASTER_STATE[2];2
PM_MASTER_STATE[3];2
PM_MASTER_STATE[4];2
PM_PME_EN;2
PM_SLAVE_STATE[0];2
PM_SLAVE_STATE[1];2
PM_SLAVE_STATE[2];2
PM_SLAVE_STATE[3];2
PM_SLAVE_STATE[4];2
PM_STATUS;2
PM_XTLH_BLOCK_TLP;2
P_DATAQ_ADDRA[0];2
P_DATAQ_ADDRA[1];2
P_DATAQ_ADDRA[2];2
P_DATAQ_ADDRA[3];2
P_DATAQ_ADDRA[4];2
P_DATAQ_ADDRA[5];2
P_DATAQ_ADDRA[6];2
P_DATAQ_ADDRA[7];2
P_DATAQ_ADDRA[8];2
P_DATAQ_ADDRA[9];2
P_DATAQ_ADDRB[0];2
P_DATAQ_ADDRB[1];2
P_DATAQ_ADDRB[2];2
P_DATAQ_ADDRB[3];2
P_DATAQ_ADDRB[4];2
P_DATAQ_ADDRB[5];2
P_DATAQ_ADDRB[6];2
P_DATAQ_ADDRB[7];2
P_DATAQ_ADDRB[8];2
P_DATAQ_ADDRB[9];2
P_DATAQ_DATAIN[0];2
P_DATAQ_DATAIN[1];2
P_DATAQ_DATAIN[2];2
P_DATAQ_DATAIN[3];2
P_DATAQ_DATAIN[4];2
P_DATAQ_DATAIN[5];2
P_DATAQ_DATAIN[6];2
P_DATAQ_DATAIN[7];2
P_DATAQ_DATAIN[8];2
P_DATAQ_DATAIN[9];2
P_DATAQ_DATAIN[10];2
P_DATAQ_DATAIN[11];2
P_DATAQ_DATAIN[12];2
P_DATAQ_DATAIN[13];2
P_DATAQ_DATAIN[14];2
P_DATAQ_DATAIN[15];2
P_DATAQ_DATAIN[16];2
P_DATAQ_DATAIN[17];2
P_DATAQ_DATAIN[18];2
P_DATAQ_DATAIN[19];2
P_DATAQ_DATAIN[20];2
P_DATAQ_DATAIN[21];2
P_DATAQ_DATAIN[22];2
P_DATAQ_DATAIN[23];2
P_DATAQ_DATAIN[24];2
P_DATAQ_DATAIN[25];2
P_DATAQ_DATAIN[26];2
P_DATAQ_DATAIN[27];2
P_DATAQ_DATAIN[28];2
P_DATAQ_DATAIN[29];2
P_DATAQ_DATAIN[30];2
P_DATAQ_DATAIN[31];2
P_DATAQ_DATAIN[32];2
P_DATAQ_DATAIN[33];2
P_DATAQ_DATAIN[34];2
P_DATAQ_DATAIN[35];2
P_DATAQ_DATAIN[36];2
P_DATAQ_DATAIN[37];2
P_DATAQ_DATAIN[38];2
P_DATAQ_DATAIN[39];2
P_DATAQ_DATAIN[40];2
P_DATAQ_DATAIN[41];2
P_DATAQ_DATAIN[42];2
P_DATAQ_DATAIN[43];2
P_DATAQ_DATAIN[44];2
P_DATAQ_DATAIN[45];2
P_DATAQ_DATAIN[46];2
P_DATAQ_DATAIN[47];2
P_DATAQ_DATAIN[48];2
P_DATAQ_DATAIN[49];2
P_DATAQ_DATAIN[50];2
P_DATAQ_DATAIN[51];2
P_DATAQ_DATAIN[52];2
P_DATAQ_DATAIN[53];2
P_DATAQ_DATAIN[54];2
P_DATAQ_DATAIN[55];2
P_DATAQ_DATAIN[56];2
P_DATAQ_DATAIN[57];2
P_DATAQ_DATAIN[58];2
P_DATAQ_DATAIN[59];2
P_DATAQ_DATAIN[60];2
P_DATAQ_DATAIN[61];2
P_DATAQ_DATAIN[62];2
P_DATAQ_DATAIN[63];2
P_DATAQ_DATAIN[64];2
P_DATAQ_DATAIN[65];2
P_DATAQ_ENA;2
P_DATAQ_ENB;2
P_DATAQ_WEA;2
P_HDRQ_ADDRA[0];2
P_HDRQ_ADDRA[1];2
P_HDRQ_ADDRA[2];2
P_HDRQ_ADDRA[3];2
P_HDRQ_ADDRA[4];2
P_HDRQ_ADDRA[5];2
P_HDRQ_ADDRA[6];2
P_HDRQ_ADDRA[7];2
P_HDRQ_ADDRA[8];2
P_HDRQ_ADDRB[0];2
P_HDRQ_ADDRB[1];2
P_HDRQ_ADDRB[2];2
P_HDRQ_ADDRB[3];2
P_HDRQ_ADDRB[4];2
P_HDRQ_ADDRB[5];2
P_HDRQ_ADDRB[6];2
P_HDRQ_ADDRB[7];2
P_HDRQ_ADDRB[8];2
P_HDRQ_DATAIN[0];2
P_HDRQ_DATAIN[1];2
P_HDRQ_DATAIN[2];2
P_HDRQ_DATAIN[3];2
P_HDRQ_DATAIN[4];2
P_HDRQ_DATAIN[5];2
P_HDRQ_DATAIN[6];2
P_HDRQ_DATAIN[7];2
P_HDRQ_DATAIN[8];2
P_HDRQ_DATAIN[9];2
P_HDRQ_DATAIN[10];2
P_HDRQ_DATAIN[11];2
P_HDRQ_DATAIN[12];2
P_HDRQ_DATAIN[13];2
P_HDRQ_DATAIN[14];2
P_HDRQ_DATAIN[15];2
P_HDRQ_DATAIN[16];2
P_HDRQ_DATAIN[17];2
P_HDRQ_DATAIN[18];2
P_HDRQ_DATAIN[19];2
P_HDRQ_DATAIN[20];2
P_HDRQ_DATAIN[21];2
P_HDRQ_DATAIN[22];2
P_HDRQ_DATAIN[23];2
P_HDRQ_DATAIN[24];2
P_HDRQ_DATAIN[25];2
P_HDRQ_DATAIN[26];2
P_HDRQ_DATAIN[27];2
P_HDRQ_DATAIN[28];2
P_HDRQ_DATAIN[29];2
P_HDRQ_DATAIN[30];2
P_HDRQ_DATAIN[31];2
P_HDRQ_DATAIN[32];2
P_HDRQ_DATAIN[33];2
P_HDRQ_DATAIN[34];2
P_HDRQ_DATAIN[35];2
P_HDRQ_DATAIN[36];2
P_HDRQ_DATAIN[37];2
P_HDRQ_DATAIN[38];2
P_HDRQ_DATAIN[39];2
P_HDRQ_DATAIN[40];2
P_HDRQ_DATAIN[41];2
P_HDRQ_DATAIN[42];2
P_HDRQ_DATAIN[43];2
P_HDRQ_DATAIN[44];2
P_HDRQ_DATAIN[45];2
P_HDRQ_DATAIN[46];2
P_HDRQ_DATAIN[47];2
P_HDRQ_DATAIN[48];2
P_HDRQ_DATAIN[49];2
P_HDRQ_DATAIN[50];2
P_HDRQ_DATAIN[51];2
P_HDRQ_DATAIN[52];2
P_HDRQ_DATAIN[53];2
P_HDRQ_DATAIN[54];2
P_HDRQ_DATAIN[55];2
P_HDRQ_DATAIN[56];2
P_HDRQ_DATAIN[57];2
P_HDRQ_DATAIN[58];2
P_HDRQ_DATAIN[59];2
P_HDRQ_DATAIN[60];2
P_HDRQ_DATAIN[61];2
P_HDRQ_DATAIN[62];2
P_HDRQ_DATAIN[63];2
P_HDRQ_DATAIN[64];2
P_HDRQ_DATAIN[65];2
P_HDRQ_DATAIN[66];2
P_HDRQ_DATAIN[67];2
P_HDRQ_DATAIN[68];2
P_HDRQ_DATAIN[69];2
P_HDRQ_DATAIN[70];2
P_HDRQ_DATAIN[71];2
P_HDRQ_DATAIN[72];2
P_HDRQ_DATAIN[73];2
P_HDRQ_DATAIN[74];2
P_HDRQ_DATAIN[75];2
P_HDRQ_DATAIN[76];2
P_HDRQ_DATAIN[77];2
P_HDRQ_DATAIN[78];2
P_HDRQ_DATAIN[79];2
P_HDRQ_DATAIN[80];2
P_HDRQ_DATAIN[81];2
P_HDRQ_DATAIN[82];2
P_HDRQ_DATAIN[83];2
P_HDRQ_DATAIN[84];2
P_HDRQ_DATAIN[85];2
P_HDRQ_DATAIN[86];2
P_HDRQ_DATAIN[87];2
P_HDRQ_DATAIN[88];2
P_HDRQ_DATAIN[89];2
P_HDRQ_DATAIN[90];2
P_HDRQ_DATAIN[91];2
P_HDRQ_DATAIN[92];2
P_HDRQ_DATAIN[93];2
P_HDRQ_DATAIN[94];2
P_HDRQ_DATAIN[95];2
P_HDRQ_DATAIN[96];2
P_HDRQ_DATAIN[97];2
P_HDRQ_DATAIN[98];2
P_HDRQ_DATAIN[99];2
P_HDRQ_DATAIN[100];2
P_HDRQ_DATAIN[101];2
P_HDRQ_DATAIN[102];2
P_HDRQ_DATAIN[103];2
P_HDRQ_DATAIN[104];2
P_HDRQ_DATAIN[105];2
P_HDRQ_DATAIN[106];2
P_HDRQ_DATAIN[107];2
P_HDRQ_DATAIN[108];2
P_HDRQ_DATAIN[109];2
P_HDRQ_DATAIN[110];2
P_HDRQ_DATAIN[111];2
P_HDRQ_DATAIN[112];2
P_HDRQ_DATAIN[113];2
P_HDRQ_DATAIN[114];2
P_HDRQ_DATAIN[115];2
P_HDRQ_DATAIN[116];2
P_HDRQ_DATAIN[117];2
P_HDRQ_DATAIN[118];2
P_HDRQ_DATAIN[119];2
P_HDRQ_DATAIN[120];2
P_HDRQ_DATAIN[121];2
P_HDRQ_DATAIN[122];2
P_HDRQ_DATAIN[123];2
P_HDRQ_DATAIN[124];2
P_HDRQ_DATAIN[125];2
P_HDRQ_DATAIN[126];2
P_HDRQ_DATAIN[127];2
P_HDRQ_DATAIN[128];2
P_HDRQ_DATAIN[129];2
P_HDRQ_DATAIN[130];2
P_HDRQ_DATAIN[131];2
P_HDRQ_DATAIN[132];2
P_HDRQ_DATAIN[133];2
P_HDRQ_DATAIN[134];2
P_HDRQ_DATAIN[135];2
P_HDRQ_DATAIN[136];2
P_HDRQ_DATAIN[137];2
P_HDRQ_ENA;2
P_HDRQ_ENB;2
P_HDRQ_WEA;2
RADM_CPL_TIMEOUT;2
RADM_GRANT_TLP_TYPE[0];2
RADM_GRANT_TLP_TYPE[1];2
RADM_GRANT_TLP_TYPE[2];2
RADM_GRANT_TLP_TYPE[3];2
RADM_GRANT_TLP_TYPE[4];2
RADM_GRANT_TLP_TYPE[5];2
RADM_IDLE;2
RADM_MSG_UNLOCK;2
RADM_PM_PME;2
RADM_PM_TO_ACK;2
RADM_PM_TURNOFF;2
RADM_QOVERFLOW;2
RADM_Q_NOT_EMPTY;2
RADM_TIMEOUT_CPL_ATTR[0];2
RADM_TIMEOUT_CPL_ATTR[1];2
RADM_TIMEOUT_CPL_LEN[0];2
RADM_TIMEOUT_CPL_LEN[1];2
RADM_TIMEOUT_CPL_LEN[2];2
RADM_TIMEOUT_CPL_LEN[3];2
RADM_TIMEOUT_CPL_LEN[4];2
RADM_TIMEOUT_CPL_LEN[5];2
RADM_TIMEOUT_CPL_LEN[6];2
RADM_TIMEOUT_CPL_LEN[7];2
RADM_TIMEOUT_CPL_LEN[8];2
RADM_TIMEOUT_CPL_LEN[9];2
RADM_TIMEOUT_CPL_LEN[10];2
RADM_TIMEOUT_CPL_TAG[0];2
RADM_TIMEOUT_CPL_TAG[1];2
RADM_TIMEOUT_CPL_TAG[2];2
RADM_TIMEOUT_CPL_TAG[3];2
RADM_TIMEOUT_CPL_TAG[4];2
RADM_TIMEOUT_CPL_TAG[5];2
RADM_TIMEOUT_CPL_TAG[6];2
RADM_TIMEOUT_CPL_TAG[7];2
RADM_TIMEOUT_CPL_TC[0];2
RADM_TIMEOUT_CPL_TC[1];2
RADM_TIMEOUT_CPL_TC[2];2
RBAR_CTRL_UPDATE;2
RDLH_LINK_UP;2
SEDO;2
SEDO_EN;2
SMLH_LINK_UP;2
SMLH_LTSSM_STATE[0];2
SMLH_LTSSM_STATE[1];2
SMLH_LTSSM_STATE[2];2
SMLH_LTSSM_STATE[3];2
SMLH_LTSSM_STATE[4];2
TRAINING_RST_N;2
VEN_MSI_GRANT;2
WAKE;2
XADM_CPLD_CDTS[0];2
XADM_CPLD_CDTS[1];2
XADM_CPLD_CDTS[2];2
XADM_CPLD_CDTS[3];2
XADM_CPLD_CDTS[4];2
XADM_CPLD_CDTS[5];2
XADM_CPLD_CDTS[6];2
XADM_CPLD_CDTS[7];2
XADM_CPLD_CDTS[8];2
XADM_CPLD_CDTS[9];2
XADM_CPLD_CDTS[10];2
XADM_CPLD_CDTS[11];2
XADM_CPLH_CDTS[0];2
XADM_CPLH_CDTS[1];2
XADM_CPLH_CDTS[2];2
XADM_CPLH_CDTS[3];2
XADM_CPLH_CDTS[4];2
XADM_CPLH_CDTS[5];2
XADM_CPLH_CDTS[6];2
XADM_CPLH_CDTS[7];2
XADM_NPD_CDTS[0];2
XADM_NPD_CDTS[1];2
XADM_NPD_CDTS[2];2
XADM_NPD_CDTS[3];2
XADM_NPD_CDTS[4];2
XADM_NPD_CDTS[5];2
XADM_NPD_CDTS[6];2
XADM_NPD_CDTS[7];2
XADM_NPD_CDTS[8];2
XADM_NPD_CDTS[9];2
XADM_NPD_CDTS[10];2
XADM_NPD_CDTS[11];2
XADM_NPH_CDTS[0];2
XADM_NPH_CDTS[1];2
XADM_NPH_CDTS[2];2
XADM_NPH_CDTS[3];2
XADM_NPH_CDTS[4];2
XADM_NPH_CDTS[5];2
XADM_NPH_CDTS[6];2
XADM_NPH_CDTS[7];2
XADM_PD_CDTS[0];2
XADM_PD_CDTS[1];2
XADM_PD_CDTS[2];2
XADM_PD_CDTS[3];2
XADM_PD_CDTS[4];2
XADM_PD_CDTS[5];2
XADM_PD_CDTS[6];2
XADM_PD_CDTS[7];2
XADM_PD_CDTS[8];2
XADM_PD_CDTS[9];2
XADM_PD_CDTS[10];2
XADM_PD_CDTS[11];2
XADM_PH_CDTS[0];2
XADM_PH_CDTS[1];2
XADM_PH_CDTS[2];2
XADM_PH_CDTS[3];2
XADM_PH_CDTS[4];2
XADM_PH_CDTS[5];2
XADM_PH_CDTS[6];2
XADM_PH_CDTS[7];2
XDLH_RETRYRAM_ADDR[0];2
XDLH_RETRYRAM_ADDR[1];2
XDLH_RETRYRAM_ADDR[2];2
XDLH_RETRYRAM_ADDR[3];2
XDLH_RETRYRAM_ADDR[4];2
XDLH_RETRYRAM_ADDR[5];2
XDLH_RETRYRAM_ADDR[6];2
XDLH_RETRYRAM_ADDR[7];2
XDLH_RETRYRAM_ADDR[8];2
XDLH_RETRYRAM_ADDR[9];2
XDLH_RETRYRAM_ADDR[10];2
XDLH_RETRYRAM_DATA[0];2
XDLH_RETRYRAM_DATA[1];2
XDLH_RETRYRAM_DATA[2];2
XDLH_RETRYRAM_DATA[3];2
XDLH_RETRYRAM_DATA[4];2
XDLH_RETRYRAM_DATA[5];2
XDLH_RETRYRAM_DATA[6];2
XDLH_RETRYRAM_DATA[7];2
XDLH_RETRYRAM_DATA[8];2
XDLH_RETRYRAM_DATA[9];2
XDLH_RETRYRAM_DATA[10];2
XDLH_RETRYRAM_DATA[11];2
XDLH_RETRYRAM_DATA[12];2
XDLH_RETRYRAM_DATA[13];2
XDLH_RETRYRAM_DATA[14];2
XDLH_RETRYRAM_DATA[15];2
XDLH_RETRYRAM_DATA[16];2
XDLH_RETRYRAM_DATA[17];2
XDLH_RETRYRAM_DATA[18];2
XDLH_RETRYRAM_DATA[19];2
XDLH_RETRYRAM_DATA[20];2
XDLH_RETRYRAM_DATA[21];2
XDLH_RETRYRAM_DATA[22];2
XDLH_RETRYRAM_DATA[23];2
XDLH_RETRYRAM_DATA[24];2
XDLH_RETRYRAM_DATA[25];2
XDLH_RETRYRAM_DATA[26];2
XDLH_RETRYRAM_DATA[27];2
XDLH_RETRYRAM_DATA[28];2
XDLH_RETRYRAM_DATA[29];2
XDLH_RETRYRAM_DATA[30];2
XDLH_RETRYRAM_DATA[31];2
XDLH_RETRYRAM_DATA[32];2
XDLH_RETRYRAM_DATA[33];2
XDLH_RETRYRAM_DATA[34];2
XDLH_RETRYRAM_DATA[35];2
XDLH_RETRYRAM_DATA[36];2
XDLH_RETRYRAM_DATA[37];2
XDLH_RETRYRAM_DATA[38];2
XDLH_RETRYRAM_DATA[39];2
XDLH_RETRYRAM_DATA[40];2
XDLH_RETRYRAM_DATA[41];2
XDLH_RETRYRAM_DATA[42];2
XDLH_RETRYRAM_DATA[43];2
XDLH_RETRYRAM_DATA[44];2
XDLH_RETRYRAM_DATA[45];2
XDLH_RETRYRAM_DATA[46];2
XDLH_RETRYRAM_DATA[47];2
XDLH_RETRYRAM_DATA[48];2
XDLH_RETRYRAM_DATA[49];2
XDLH_RETRYRAM_DATA[50];2
XDLH_RETRYRAM_DATA[51];2
XDLH_RETRYRAM_DATA[52];2
XDLH_RETRYRAM_DATA[53];2
XDLH_RETRYRAM_DATA[54];2
XDLH_RETRYRAM_DATA[55];2
XDLH_RETRYRAM_DATA[56];2
XDLH_RETRYRAM_DATA[57];2
XDLH_RETRYRAM_DATA[58];2
XDLH_RETRYRAM_DATA[59];2
XDLH_RETRYRAM_DATA[60];2
XDLH_RETRYRAM_DATA[61];2
XDLH_RETRYRAM_DATA[62];2
XDLH_RETRYRAM_DATA[63];2
XDLH_RETRYRAM_DATA[64];2
XDLH_RETRYRAM_DATA[65];2
XDLH_RETRYRAM_DATA[66];2
XDLH_RETRYRAM_DATA[67];2
XDLH_RETRYRAM_EN;2
XDLH_RETRYRAM_WE;2
APPS_PM_XMT_PME;1
APPS_PM_XMT_TURNOFF;1
APP_CLK_PM_EN;1
APP_DBI_RO_WR_DISABLE;1
APP_ERR_ADVISORY;1
APP_ERR_BUS[0];1
APP_ERR_BUS[1];1
APP_ERR_BUS[2];1
APP_ERR_BUS[3];1
APP_ERR_BUS[4];1
APP_ERR_BUS[5];1
APP_ERR_BUS[6];1
APP_ERR_BUS[7];1
APP_ERR_BUS[8];1
APP_ERR_BUS[9];1
APP_ERR_BUS[10];1
APP_ERR_BUS[11];1
APP_ERR_BUS[12];1
APP_HDR_LOG[0];1
APP_HDR_LOG[1];1
APP_HDR_LOG[2];1
APP_HDR_LOG[3];1
APP_HDR_LOG[4];1
APP_HDR_LOG[5];1
APP_HDR_LOG[6];1
APP_HDR_LOG[7];1
APP_HDR_LOG[8];1
APP_HDR_LOG[9];1
APP_HDR_LOG[10];1
APP_HDR_LOG[11];1
APP_HDR_LOG[12];1
APP_HDR_LOG[13];1
APP_HDR_LOG[14];1
APP_HDR_LOG[15];1
APP_HDR_LOG[16];1
APP_HDR_LOG[17];1
APP_HDR_LOG[18];1
APP_HDR_LOG[19];1
APP_HDR_LOG[20];1
APP_HDR_LOG[21];1
APP_HDR_LOG[22];1
APP_HDR_LOG[23];1
APP_HDR_LOG[24];1
APP_HDR_LOG[25];1
APP_HDR_LOG[26];1
APP_HDR_LOG[27];1
APP_HDR_LOG[28];1
APP_HDR_LOG[29];1
APP_HDR_LOG[30];1
APP_HDR_LOG[31];1
APP_HDR_LOG[32];1
APP_HDR_LOG[33];1
APP_HDR_LOG[34];1
APP_HDR_LOG[35];1
APP_HDR_LOG[36];1
APP_HDR_LOG[37];1
APP_HDR_LOG[38];1
APP_HDR_LOG[39];1
APP_HDR_LOG[40];1
APP_HDR_LOG[41];1
APP_HDR_LOG[42];1
APP_HDR_LOG[43];1
APP_HDR_LOG[44];1
APP_HDR_LOG[45];1
APP_HDR_LOG[46];1
APP_HDR_LOG[47];1
APP_HDR_LOG[48];1
APP_HDR_LOG[49];1
APP_HDR_LOG[50];1
APP_HDR_LOG[51];1
APP_HDR_LOG[52];1
APP_HDR_LOG[53];1
APP_HDR_LOG[54];1
APP_HDR_LOG[55];1
APP_HDR_LOG[56];1
APP_HDR_LOG[57];1
APP_HDR_LOG[58];1
APP_HDR_LOG[59];1
APP_HDR_LOG[60];1
APP_HDR_LOG[61];1
APP_HDR_LOG[62];1
APP_HDR_LOG[63];1
APP_HDR_LOG[64];1
APP_HDR_LOG[65];1
APP_HDR_LOG[66];1
APP_HDR_LOG[67];1
APP_HDR_LOG[68];1
APP_HDR_LOG[69];1
APP_HDR_LOG[70];1
APP_HDR_LOG[71];1
APP_HDR_LOG[72];1
APP_HDR_LOG[73];1
APP_HDR_LOG[74];1
APP_HDR_LOG[75];1
APP_HDR_LOG[76];1
APP_HDR_LOG[77];1
APP_HDR_LOG[78];1
APP_HDR_LOG[79];1
APP_HDR_LOG[80];1
APP_HDR_LOG[81];1
APP_HDR_LOG[82];1
APP_HDR_LOG[83];1
APP_HDR_LOG[84];1
APP_HDR_LOG[85];1
APP_HDR_LOG[86];1
APP_HDR_LOG[87];1
APP_HDR_LOG[88];1
APP_HDR_LOG[89];1
APP_HDR_LOG[90];1
APP_HDR_LOG[91];1
APP_HDR_LOG[92];1
APP_HDR_LOG[93];1
APP_HDR_LOG[94];1
APP_HDR_LOG[95];1
APP_HDR_LOG[96];1
APP_HDR_LOG[97];1
APP_HDR_LOG[98];1
APP_HDR_LOG[99];1
APP_HDR_LOG[100];1
APP_HDR_LOG[101];1
APP_HDR_LOG[102];1
APP_HDR_LOG[103];1
APP_HDR_LOG[104];1
APP_HDR_LOG[105];1
APP_HDR_LOG[106];1
APP_HDR_LOG[107];1
APP_HDR_LOG[108];1
APP_HDR_LOG[109];1
APP_HDR_LOG[110];1
APP_HDR_LOG[111];1
APP_HDR_LOG[112];1
APP_HDR_LOG[113];1
APP_HDR_LOG[114];1
APP_HDR_LOG[115];1
APP_HDR_LOG[116];1
APP_HDR_LOG[117];1
APP_HDR_LOG[118];1
APP_HDR_LOG[119];1
APP_HDR_LOG[120];1
APP_HDR_LOG[121];1
APP_HDR_LOG[122];1
APP_HDR_LOG[123];1
APP_HDR_LOG[124];1
APP_HDR_LOG[125];1
APP_HDR_LOG[126];1
APP_HDR_LOG[127];1
APP_HDR_VALID;1
APP_INIT_RST;1
APP_LTSSM_EN;1
APP_RAS_DES_SD_HOLD_LTSSM;1
APP_RAS_DES_TBA_CTRL[0];1
APP_RAS_DES_TBA_CTRL[1];1
APP_READY_ENTR_L23;1
APP_REQ_ENTR_L1;1
APP_REQ_EXIT_L1;1
APP_REQ_RETRY_EN;1
APP_UNLOCK_MSG;1
APP_XFER_PENDING;1
AXIS_MASTER_TREADY;1
AXIS_SLAVE0_TDATA[0];1
AXIS_SLAVE0_TDATA[1];1
AXIS_SLAVE0_TDATA[2];1
AXIS_SLAVE0_TDATA[3];1
AXIS_SLAVE0_TDATA[4];1
AXIS_SLAVE0_TDATA[5];1
AXIS_SLAVE0_TDATA[6];1
AXIS_SLAVE0_TDATA[7];1
AXIS_SLAVE0_TDATA[8];1
AXIS_SLAVE0_TDATA[9];1
AXIS_SLAVE0_TDATA[10];1
AXIS_SLAVE0_TDATA[11];1
AXIS_SLAVE0_TDATA[12];1
AXIS_SLAVE0_TDATA[13];1
AXIS_SLAVE0_TDATA[14];1
AXIS_SLAVE0_TDATA[15];1
AXIS_SLAVE0_TDATA[16];1
AXIS_SLAVE0_TDATA[17];1
AXIS_SLAVE0_TDATA[18];1
AXIS_SLAVE0_TDATA[19];1
AXIS_SLAVE0_TDATA[20];1
AXIS_SLAVE0_TDATA[21];1
AXIS_SLAVE0_TDATA[22];1
AXIS_SLAVE0_TDATA[23];1
AXIS_SLAVE0_TDATA[24];1
AXIS_SLAVE0_TDATA[25];1
AXIS_SLAVE0_TDATA[26];1
AXIS_SLAVE0_TDATA[27];1
AXIS_SLAVE0_TDATA[28];1
AXIS_SLAVE0_TDATA[29];1
AXIS_SLAVE0_TDATA[30];1
AXIS_SLAVE0_TDATA[31];1
AXIS_SLAVE0_TDATA[32];1
AXIS_SLAVE0_TDATA[33];1
AXIS_SLAVE0_TDATA[34];1
AXIS_SLAVE0_TDATA[35];1
AXIS_SLAVE0_TDATA[36];1
AXIS_SLAVE0_TDATA[37];1
AXIS_SLAVE0_TDATA[38];1
AXIS_SLAVE0_TDATA[39];1
AXIS_SLAVE0_TDATA[40];1
AXIS_SLAVE0_TDATA[41];1
AXIS_SLAVE0_TDATA[42];1
AXIS_SLAVE0_TDATA[43];1
AXIS_SLAVE0_TDATA[44];1
AXIS_SLAVE0_TDATA[45];1
AXIS_SLAVE0_TDATA[46];1
AXIS_SLAVE0_TDATA[47];1
AXIS_SLAVE0_TDATA[48];1
AXIS_SLAVE0_TDATA[49];1
AXIS_SLAVE0_TDATA[50];1
AXIS_SLAVE0_TDATA[51];1
AXIS_SLAVE0_TDATA[52];1
AXIS_SLAVE0_TDATA[53];1
AXIS_SLAVE0_TDATA[54];1
AXIS_SLAVE0_TDATA[55];1
AXIS_SLAVE0_TDATA[56];1
AXIS_SLAVE0_TDATA[57];1
AXIS_SLAVE0_TDATA[58];1
AXIS_SLAVE0_TDATA[59];1
AXIS_SLAVE0_TDATA[60];1
AXIS_SLAVE0_TDATA[61];1
AXIS_SLAVE0_TDATA[62];1
AXIS_SLAVE0_TDATA[63];1
AXIS_SLAVE0_TDATA[64];1
AXIS_SLAVE0_TDATA[65];1
AXIS_SLAVE0_TDATA[66];1
AXIS_SLAVE0_TDATA[67];1
AXIS_SLAVE0_TDATA[68];1
AXIS_SLAVE0_TDATA[69];1
AXIS_SLAVE0_TDATA[70];1
AXIS_SLAVE0_TDATA[71];1
AXIS_SLAVE0_TDATA[72];1
AXIS_SLAVE0_TDATA[73];1
AXIS_SLAVE0_TDATA[74];1
AXIS_SLAVE0_TDATA[75];1
AXIS_SLAVE0_TDATA[76];1
AXIS_SLAVE0_TDATA[77];1
AXIS_SLAVE0_TDATA[78];1
AXIS_SLAVE0_TDATA[79];1
AXIS_SLAVE0_TDATA[80];1
AXIS_SLAVE0_TDATA[81];1
AXIS_SLAVE0_TDATA[82];1
AXIS_SLAVE0_TDATA[83];1
AXIS_SLAVE0_TDATA[84];1
AXIS_SLAVE0_TDATA[85];1
AXIS_SLAVE0_TDATA[86];1
AXIS_SLAVE0_TDATA[87];1
AXIS_SLAVE0_TDATA[88];1
AXIS_SLAVE0_TDATA[89];1
AXIS_SLAVE0_TDATA[90];1
AXIS_SLAVE0_TDATA[91];1
AXIS_SLAVE0_TDATA[92];1
AXIS_SLAVE0_TDATA[93];1
AXIS_SLAVE0_TDATA[94];1
AXIS_SLAVE0_TDATA[95];1
AXIS_SLAVE0_TDATA[96];1
AXIS_SLAVE0_TDATA[97];1
AXIS_SLAVE0_TDATA[98];1
AXIS_SLAVE0_TDATA[99];1
AXIS_SLAVE0_TDATA[100];1
AXIS_SLAVE0_TDATA[101];1
AXIS_SLAVE0_TDATA[102];1
AXIS_SLAVE0_TDATA[103];1
AXIS_SLAVE0_TDATA[104];1
AXIS_SLAVE0_TDATA[105];1
AXIS_SLAVE0_TDATA[106];1
AXIS_SLAVE0_TDATA[107];1
AXIS_SLAVE0_TDATA[108];1
AXIS_SLAVE0_TDATA[109];1
AXIS_SLAVE0_TDATA[110];1
AXIS_SLAVE0_TDATA[111];1
AXIS_SLAVE0_TDATA[112];1
AXIS_SLAVE0_TDATA[113];1
AXIS_SLAVE0_TDATA[114];1
AXIS_SLAVE0_TDATA[115];1
AXIS_SLAVE0_TDATA[116];1
AXIS_SLAVE0_TDATA[117];1
AXIS_SLAVE0_TDATA[118];1
AXIS_SLAVE0_TDATA[119];1
AXIS_SLAVE0_TDATA[120];1
AXIS_SLAVE0_TDATA[121];1
AXIS_SLAVE0_TDATA[122];1
AXIS_SLAVE0_TDATA[123];1
AXIS_SLAVE0_TDATA[124];1
AXIS_SLAVE0_TDATA[125];1
AXIS_SLAVE0_TDATA[126];1
AXIS_SLAVE0_TDATA[127];1
AXIS_SLAVE0_TLAST;1
AXIS_SLAVE0_TUSER;1
AXIS_SLAVE0_TVALID;1
AXIS_SLAVE1_TDATA[0];1
AXIS_SLAVE1_TDATA[1];1
AXIS_SLAVE1_TDATA[2];1
AXIS_SLAVE1_TDATA[3];1
AXIS_SLAVE1_TDATA[4];1
AXIS_SLAVE1_TDATA[5];1
AXIS_SLAVE1_TDATA[6];1
AXIS_SLAVE1_TDATA[7];1
AXIS_SLAVE1_TDATA[8];1
AXIS_SLAVE1_TDATA[9];1
AXIS_SLAVE1_TDATA[10];1
AXIS_SLAVE1_TDATA[11];1
AXIS_SLAVE1_TDATA[12];1
AXIS_SLAVE1_TDATA[13];1
AXIS_SLAVE1_TDATA[14];1
AXIS_SLAVE1_TDATA[15];1
AXIS_SLAVE1_TDATA[16];1
AXIS_SLAVE1_TDATA[17];1
AXIS_SLAVE1_TDATA[18];1
AXIS_SLAVE1_TDATA[19];1
AXIS_SLAVE1_TDATA[20];1
AXIS_SLAVE1_TDATA[21];1
AXIS_SLAVE1_TDATA[22];1
AXIS_SLAVE1_TDATA[23];1
AXIS_SLAVE1_TDATA[24];1
AXIS_SLAVE1_TDATA[25];1
AXIS_SLAVE1_TDATA[26];1
AXIS_SLAVE1_TDATA[27];1
AXIS_SLAVE1_TDATA[28];1
AXIS_SLAVE1_TDATA[29];1
AXIS_SLAVE1_TDATA[30];1
AXIS_SLAVE1_TDATA[31];1
AXIS_SLAVE1_TDATA[32];1
AXIS_SLAVE1_TDATA[33];1
AXIS_SLAVE1_TDATA[34];1
AXIS_SLAVE1_TDATA[35];1
AXIS_SLAVE1_TDATA[36];1
AXIS_SLAVE1_TDATA[37];1
AXIS_SLAVE1_TDATA[38];1
AXIS_SLAVE1_TDATA[39];1
AXIS_SLAVE1_TDATA[40];1
AXIS_SLAVE1_TDATA[41];1
AXIS_SLAVE1_TDATA[42];1
AXIS_SLAVE1_TDATA[43];1
AXIS_SLAVE1_TDATA[44];1
AXIS_SLAVE1_TDATA[45];1
AXIS_SLAVE1_TDATA[46];1
AXIS_SLAVE1_TDATA[47];1
AXIS_SLAVE1_TDATA[48];1
AXIS_SLAVE1_TDATA[49];1
AXIS_SLAVE1_TDATA[50];1
AXIS_SLAVE1_TDATA[51];1
AXIS_SLAVE1_TDATA[52];1
AXIS_SLAVE1_TDATA[53];1
AXIS_SLAVE1_TDATA[54];1
AXIS_SLAVE1_TDATA[55];1
AXIS_SLAVE1_TDATA[56];1
AXIS_SLAVE1_TDATA[57];1
AXIS_SLAVE1_TDATA[58];1
AXIS_SLAVE1_TDATA[59];1
AXIS_SLAVE1_TDATA[60];1
AXIS_SLAVE1_TDATA[61];1
AXIS_SLAVE1_TDATA[62];1
AXIS_SLAVE1_TDATA[63];1
AXIS_SLAVE1_TDATA[64];1
AXIS_SLAVE1_TDATA[65];1
AXIS_SLAVE1_TDATA[66];1
AXIS_SLAVE1_TDATA[67];1
AXIS_SLAVE1_TDATA[68];1
AXIS_SLAVE1_TDATA[69];1
AXIS_SLAVE1_TDATA[70];1
AXIS_SLAVE1_TDATA[71];1
AXIS_SLAVE1_TDATA[72];1
AXIS_SLAVE1_TDATA[73];1
AXIS_SLAVE1_TDATA[74];1
AXIS_SLAVE1_TDATA[75];1
AXIS_SLAVE1_TDATA[76];1
AXIS_SLAVE1_TDATA[77];1
AXIS_SLAVE1_TDATA[78];1
AXIS_SLAVE1_TDATA[79];1
AXIS_SLAVE1_TDATA[80];1
AXIS_SLAVE1_TDATA[81];1
AXIS_SLAVE1_TDATA[82];1
AXIS_SLAVE1_TDATA[83];1
AXIS_SLAVE1_TDATA[84];1
AXIS_SLAVE1_TDATA[85];1
AXIS_SLAVE1_TDATA[86];1
AXIS_SLAVE1_TDATA[87];1
AXIS_SLAVE1_TDATA[88];1
AXIS_SLAVE1_TDATA[89];1
AXIS_SLAVE1_TDATA[90];1
AXIS_SLAVE1_TDATA[91];1
AXIS_SLAVE1_TDATA[92];1
AXIS_SLAVE1_TDATA[93];1
AXIS_SLAVE1_TDATA[94];1
AXIS_SLAVE1_TDATA[95];1
AXIS_SLAVE1_TDATA[96];1
AXIS_SLAVE1_TDATA[97];1
AXIS_SLAVE1_TDATA[98];1
AXIS_SLAVE1_TDATA[99];1
AXIS_SLAVE1_TDATA[100];1
AXIS_SLAVE1_TDATA[101];1
AXIS_SLAVE1_TDATA[102];1
AXIS_SLAVE1_TDATA[103];1
AXIS_SLAVE1_TDATA[104];1
AXIS_SLAVE1_TDATA[105];1
AXIS_SLAVE1_TDATA[106];1
AXIS_SLAVE1_TDATA[107];1
AXIS_SLAVE1_TDATA[108];1
AXIS_SLAVE1_TDATA[109];1
AXIS_SLAVE1_TDATA[110];1
AXIS_SLAVE1_TDATA[111];1
AXIS_SLAVE1_TDATA[112];1
AXIS_SLAVE1_TDATA[113];1
AXIS_SLAVE1_TDATA[114];1
AXIS_SLAVE1_TDATA[115];1
AXIS_SLAVE1_TDATA[116];1
AXIS_SLAVE1_TDATA[117];1
AXIS_SLAVE1_TDATA[118];1
AXIS_SLAVE1_TDATA[119];1
AXIS_SLAVE1_TDATA[120];1
AXIS_SLAVE1_TDATA[121];1
AXIS_SLAVE1_TDATA[122];1
AXIS_SLAVE1_TDATA[123];1
AXIS_SLAVE1_TDATA[124];1
AXIS_SLAVE1_TDATA[125];1
AXIS_SLAVE1_TDATA[126];1
AXIS_SLAVE1_TDATA[127];1
AXIS_SLAVE1_TLAST;1
AXIS_SLAVE1_TUSER;1
AXIS_SLAVE1_TVALID;1
AXIS_SLAVE2_TDATA[0];1
AXIS_SLAVE2_TDATA[1];1
AXIS_SLAVE2_TDATA[2];1
AXIS_SLAVE2_TDATA[3];1
AXIS_SLAVE2_TDATA[4];1
AXIS_SLAVE2_TDATA[5];1
AXIS_SLAVE2_TDATA[6];1
AXIS_SLAVE2_TDATA[7];1
AXIS_SLAVE2_TDATA[8];1
AXIS_SLAVE2_TDATA[9];1
AXIS_SLAVE2_TDATA[10];1
AXIS_SLAVE2_TDATA[11];1
AXIS_SLAVE2_TDATA[12];1
AXIS_SLAVE2_TDATA[13];1
AXIS_SLAVE2_TDATA[14];1
AXIS_SLAVE2_TDATA[15];1
AXIS_SLAVE2_TDATA[16];1
AXIS_SLAVE2_TDATA[17];1
AXIS_SLAVE2_TDATA[18];1
AXIS_SLAVE2_TDATA[19];1
AXIS_SLAVE2_TDATA[20];1
AXIS_SLAVE2_TDATA[21];1
AXIS_SLAVE2_TDATA[22];1
AXIS_SLAVE2_TDATA[23];1
AXIS_SLAVE2_TDATA[24];1
AXIS_SLAVE2_TDATA[25];1
AXIS_SLAVE2_TDATA[26];1
AXIS_SLAVE2_TDATA[27];1
AXIS_SLAVE2_TDATA[28];1
AXIS_SLAVE2_TDATA[29];1
AXIS_SLAVE2_TDATA[30];1
AXIS_SLAVE2_TDATA[31];1
AXIS_SLAVE2_TDATA[32];1
AXIS_SLAVE2_TDATA[33];1
AXIS_SLAVE2_TDATA[34];1
AXIS_SLAVE2_TDATA[35];1
AXIS_SLAVE2_TDATA[36];1
AXIS_SLAVE2_TDATA[37];1
AXIS_SLAVE2_TDATA[38];1
AXIS_SLAVE2_TDATA[39];1
AXIS_SLAVE2_TDATA[40];1
AXIS_SLAVE2_TDATA[41];1
AXIS_SLAVE2_TDATA[42];1
AXIS_SLAVE2_TDATA[43];1
AXIS_SLAVE2_TDATA[44];1
AXIS_SLAVE2_TDATA[45];1
AXIS_SLAVE2_TDATA[46];1
AXIS_SLAVE2_TDATA[47];1
AXIS_SLAVE2_TDATA[48];1
AXIS_SLAVE2_TDATA[49];1
AXIS_SLAVE2_TDATA[50];1
AXIS_SLAVE2_TDATA[51];1
AXIS_SLAVE2_TDATA[52];1
AXIS_SLAVE2_TDATA[53];1
AXIS_SLAVE2_TDATA[54];1
AXIS_SLAVE2_TDATA[55];1
AXIS_SLAVE2_TDATA[56];1
AXIS_SLAVE2_TDATA[57];1
AXIS_SLAVE2_TDATA[58];1
AXIS_SLAVE2_TDATA[59];1
AXIS_SLAVE2_TDATA[60];1
AXIS_SLAVE2_TDATA[61];1
AXIS_SLAVE2_TDATA[62];1
AXIS_SLAVE2_TDATA[63];1
AXIS_SLAVE2_TDATA[64];1
AXIS_SLAVE2_TDATA[65];1
AXIS_SLAVE2_TDATA[66];1
AXIS_SLAVE2_TDATA[67];1
AXIS_SLAVE2_TDATA[68];1
AXIS_SLAVE2_TDATA[69];1
AXIS_SLAVE2_TDATA[70];1
AXIS_SLAVE2_TDATA[71];1
AXIS_SLAVE2_TDATA[72];1
AXIS_SLAVE2_TDATA[73];1
AXIS_SLAVE2_TDATA[74];1
AXIS_SLAVE2_TDATA[75];1
AXIS_SLAVE2_TDATA[76];1
AXIS_SLAVE2_TDATA[77];1
AXIS_SLAVE2_TDATA[78];1
AXIS_SLAVE2_TDATA[79];1
AXIS_SLAVE2_TDATA[80];1
AXIS_SLAVE2_TDATA[81];1
AXIS_SLAVE2_TDATA[82];1
AXIS_SLAVE2_TDATA[83];1
AXIS_SLAVE2_TDATA[84];1
AXIS_SLAVE2_TDATA[85];1
AXIS_SLAVE2_TDATA[86];1
AXIS_SLAVE2_TDATA[87];1
AXIS_SLAVE2_TDATA[88];1
AXIS_SLAVE2_TDATA[89];1
AXIS_SLAVE2_TDATA[90];1
AXIS_SLAVE2_TDATA[91];1
AXIS_SLAVE2_TDATA[92];1
AXIS_SLAVE2_TDATA[93];1
AXIS_SLAVE2_TDATA[94];1
AXIS_SLAVE2_TDATA[95];1
AXIS_SLAVE2_TDATA[96];1
AXIS_SLAVE2_TDATA[97];1
AXIS_SLAVE2_TDATA[98];1
AXIS_SLAVE2_TDATA[99];1
AXIS_SLAVE2_TDATA[100];1
AXIS_SLAVE2_TDATA[101];1
AXIS_SLAVE2_TDATA[102];1
AXIS_SLAVE2_TDATA[103];1
AXIS_SLAVE2_TDATA[104];1
AXIS_SLAVE2_TDATA[105];1
AXIS_SLAVE2_TDATA[106];1
AXIS_SLAVE2_TDATA[107];1
AXIS_SLAVE2_TDATA[108];1
AXIS_SLAVE2_TDATA[109];1
AXIS_SLAVE2_TDATA[110];1
AXIS_SLAVE2_TDATA[111];1
AXIS_SLAVE2_TDATA[112];1
AXIS_SLAVE2_TDATA[113];1
AXIS_SLAVE2_TDATA[114];1
AXIS_SLAVE2_TDATA[115];1
AXIS_SLAVE2_TDATA[116];1
AXIS_SLAVE2_TDATA[117];1
AXIS_SLAVE2_TDATA[118];1
AXIS_SLAVE2_TDATA[119];1
AXIS_SLAVE2_TDATA[120];1
AXIS_SLAVE2_TDATA[121];1
AXIS_SLAVE2_TDATA[122];1
AXIS_SLAVE2_TDATA[123];1
AXIS_SLAVE2_TDATA[124];1
AXIS_SLAVE2_TDATA[125];1
AXIS_SLAVE2_TDATA[126];1
AXIS_SLAVE2_TDATA[127];1
AXIS_SLAVE2_TLAST;1
AXIS_SLAVE2_TUSER;1
AXIS_SLAVE2_TVALID;1
BUTTON_RST;1
CFG_MSI_PENDING[0];1
CFG_MSI_PENDING[1];1
CFG_MSI_PENDING[2];1
CFG_MSI_PENDING[3];1
CFG_MSI_PENDING[4];1
CFG_MSI_PENDING[5];1
CFG_MSI_PENDING[6];1
CFG_MSI_PENDING[7];1
CFG_MSI_PENDING[8];1
CFG_MSI_PENDING[9];1
CFG_MSI_PENDING[10];1
CFG_MSI_PENDING[11];1
CFG_MSI_PENDING[12];1
CFG_MSI_PENDING[13];1
CFG_MSI_PENDING[14];1
CFG_MSI_PENDING[15];1
CFG_MSI_PENDING[16];1
CFG_MSI_PENDING[17];1
CFG_MSI_PENDING[18];1
CFG_MSI_PENDING[19];1
CFG_MSI_PENDING[20];1
CFG_MSI_PENDING[21];1
CFG_MSI_PENDING[22];1
CFG_MSI_PENDING[23];1
CFG_MSI_PENDING[24];1
CFG_MSI_PENDING[25];1
CFG_MSI_PENDING[26];1
CFG_MSI_PENDING[27];1
CFG_MSI_PENDING[28];1
CFG_MSI_PENDING[29];1
CFG_MSI_PENDING[30];1
CFG_MSI_PENDING[31];1
DBI_ADDR[0];1
DBI_ADDR[1];1
DBI_ADDR[2];1
DBI_ADDR[3];1
DBI_ADDR[4];1
DBI_ADDR[5];1
DBI_ADDR[6];1
DBI_ADDR[7];1
DBI_ADDR[8];1
DBI_ADDR[9];1
DBI_ADDR[10];1
DBI_ADDR[11];1
DBI_ADDR[12];1
DBI_ADDR[13];1
DBI_ADDR[14];1
DBI_ADDR[15];1
DBI_ADDR[16];1
DBI_ADDR[17];1
DBI_ADDR[18];1
DBI_ADDR[19];1
DBI_ADDR[20];1
DBI_ADDR[21];1
DBI_ADDR[22];1
DBI_ADDR[23];1
DBI_ADDR[24];1
DBI_ADDR[25];1
DBI_ADDR[26];1
DBI_ADDR[27];1
DBI_ADDR[28];1
DBI_ADDR[29];1
DBI_ADDR[30];1
DBI_ADDR[31];1
DBI_CS;1
DBI_CS2;1
DBI_DIN[0];1
DBI_DIN[1];1
DBI_DIN[2];1
DBI_DIN[3];1
DBI_DIN[4];1
DBI_DIN[5];1
DBI_DIN[6];1
DBI_DIN[7];1
DBI_DIN[8];1
DBI_DIN[9];1
DBI_DIN[10];1
DBI_DIN[11];1
DBI_DIN[12];1
DBI_DIN[13];1
DBI_DIN[14];1
DBI_DIN[15];1
DBI_DIN[16];1
DBI_DIN[17];1
DBI_DIN[18];1
DBI_DIN[19];1
DBI_DIN[20];1
DBI_DIN[21];1
DBI_DIN[22];1
DBI_DIN[23];1
DBI_DIN[24];1
DBI_DIN[25];1
DBI_DIN[26];1
DBI_DIN[27];1
DBI_DIN[28];1
DBI_DIN[29];1
DBI_DIN[30];1
DBI_DIN[31];1
DBI_WR[0];1
DBI_WR[1];1
DBI_WR[2];1
DBI_WR[3];1
DEVICE_TYPE[0];1
DEVICE_TYPE[1];1
DEVICE_TYPE[2];1
DIAG_CTRL_BUS[0];1
DIAG_CTRL_BUS[1];1
DYN_DEBUG_INFO_SEL[0];1
DYN_DEBUG_INFO_SEL[1];1
DYN_DEBUG_INFO_SEL[2];1
DYN_DEBUG_INFO_SEL[3];1
MEM_CLK;1
MSIX_ADDR[0];1
MSIX_ADDR[1];1
MSIX_ADDR[2];1
MSIX_ADDR[3];1
MSIX_ADDR[4];1
MSIX_ADDR[5];1
MSIX_ADDR[6];1
MSIX_ADDR[7];1
MSIX_ADDR[8];1
MSIX_ADDR[9];1
MSIX_ADDR[10];1
MSIX_ADDR[11];1
MSIX_ADDR[12];1
MSIX_ADDR[13];1
MSIX_ADDR[14];1
MSIX_ADDR[15];1
MSIX_ADDR[16];1
MSIX_ADDR[17];1
MSIX_ADDR[18];1
MSIX_ADDR[19];1
MSIX_ADDR[20];1
MSIX_ADDR[21];1
MSIX_ADDR[22];1
MSIX_ADDR[23];1
MSIX_ADDR[24];1
MSIX_ADDR[25];1
MSIX_ADDR[26];1
MSIX_ADDR[27];1
MSIX_ADDR[28];1
MSIX_ADDR[29];1
MSIX_ADDR[30];1
MSIX_ADDR[31];1
MSIX_ADDR[32];1
MSIX_ADDR[33];1
MSIX_ADDR[34];1
MSIX_ADDR[35];1
MSIX_ADDR[36];1
MSIX_ADDR[37];1
MSIX_ADDR[38];1
MSIX_ADDR[39];1
MSIX_ADDR[40];1
MSIX_ADDR[41];1
MSIX_ADDR[42];1
MSIX_ADDR[43];1
MSIX_ADDR[44];1
MSIX_ADDR[45];1
MSIX_ADDR[46];1
MSIX_ADDR[47];1
MSIX_ADDR[48];1
MSIX_ADDR[49];1
MSIX_ADDR[50];1
MSIX_ADDR[51];1
MSIX_ADDR[52];1
MSIX_ADDR[53];1
MSIX_ADDR[54];1
MSIX_ADDR[55];1
MSIX_ADDR[56];1
MSIX_ADDR[57];1
MSIX_ADDR[58];1
MSIX_ADDR[59];1
MSIX_ADDR[60];1
MSIX_ADDR[61];1
MSIX_ADDR[62];1
MSIX_ADDR[63];1
MSIX_DATA[0];1
MSIX_DATA[1];1
MSIX_DATA[2];1
MSIX_DATA[3];1
MSIX_DATA[4];1
MSIX_DATA[5];1
MSIX_DATA[6];1
MSIX_DATA[7];1
MSIX_DATA[8];1
MSIX_DATA[9];1
MSIX_DATA[10];1
MSIX_DATA[11];1
MSIX_DATA[12];1
MSIX_DATA[13];1
MSIX_DATA[14];1
MSIX_DATA[15];1
MSIX_DATA[16];1
MSIX_DATA[17];1
MSIX_DATA[18];1
MSIX_DATA[19];1
MSIX_DATA[20];1
MSIX_DATA[21];1
MSIX_DATA[22];1
MSIX_DATA[23];1
MSIX_DATA[24];1
MSIX_DATA[25];1
MSIX_DATA[26];1
MSIX_DATA[27];1
MSIX_DATA[28];1
MSIX_DATA[29];1
MSIX_DATA[30];1
MSIX_DATA[31];1
OUTBAND_PWRUP_CMD;1
PCLK;1
PCLK_DIV2;1
PERST;1
PHY_MAC_PHYSTATUS[0];1
PHY_MAC_PHYSTATUS[1];1
PHY_MAC_PHYSTATUS[2];1
PHY_MAC_PHYSTATUS[3];1
PHY_MAC_RXDATA[0];1
PHY_MAC_RXDATA[1];1
PHY_MAC_RXDATA[2];1
PHY_MAC_RXDATA[3];1
PHY_MAC_RXDATA[4];1
PHY_MAC_RXDATA[5];1
PHY_MAC_RXDATA[6];1
PHY_MAC_RXDATA[7];1
PHY_MAC_RXDATA[8];1
PHY_MAC_RXDATA[9];1
PHY_MAC_RXDATA[10];1
PHY_MAC_RXDATA[11];1
PHY_MAC_RXDATA[12];1
PHY_MAC_RXDATA[13];1
PHY_MAC_RXDATA[14];1
PHY_MAC_RXDATA[15];1
PHY_MAC_RXDATA[16];1
PHY_MAC_RXDATA[17];1
PHY_MAC_RXDATA[18];1
PHY_MAC_RXDATA[19];1
PHY_MAC_RXDATA[20];1
PHY_MAC_RXDATA[21];1
PHY_MAC_RXDATA[22];1
PHY_MAC_RXDATA[23];1
PHY_MAC_RXDATA[24];1
PHY_MAC_RXDATA[25];1
PHY_MAC_RXDATA[26];1
PHY_MAC_RXDATA[27];1
PHY_MAC_RXDATA[28];1
PHY_MAC_RXDATA[29];1
PHY_MAC_RXDATA[30];1
PHY_MAC_RXDATA[31];1
PHY_MAC_RXDATA[32];1
PHY_MAC_RXDATA[33];1
PHY_MAC_RXDATA[34];1
PHY_MAC_RXDATA[35];1
PHY_MAC_RXDATA[36];1
PHY_MAC_RXDATA[37];1
PHY_MAC_RXDATA[38];1
PHY_MAC_RXDATA[39];1
PHY_MAC_RXDATA[40];1
PHY_MAC_RXDATA[41];1
PHY_MAC_RXDATA[42];1
PHY_MAC_RXDATA[43];1
PHY_MAC_RXDATA[44];1
PHY_MAC_RXDATA[45];1
PHY_MAC_RXDATA[46];1
PHY_MAC_RXDATA[47];1
PHY_MAC_RXDATA[48];1
PHY_MAC_RXDATA[49];1
PHY_MAC_RXDATA[50];1
PHY_MAC_RXDATA[51];1
PHY_MAC_RXDATA[52];1
PHY_MAC_RXDATA[53];1
PHY_MAC_RXDATA[54];1
PHY_MAC_RXDATA[55];1
PHY_MAC_RXDATA[56];1
PHY_MAC_RXDATA[57];1
PHY_MAC_RXDATA[58];1
PHY_MAC_RXDATA[59];1
PHY_MAC_RXDATA[60];1
PHY_MAC_RXDATA[61];1
PHY_MAC_RXDATA[62];1
PHY_MAC_RXDATA[63];1
PHY_MAC_RXDATA[64];1
PHY_MAC_RXDATA[65];1
PHY_MAC_RXDATA[66];1
PHY_MAC_RXDATA[67];1
PHY_MAC_RXDATA[68];1
PHY_MAC_RXDATA[69];1
PHY_MAC_RXDATA[70];1
PHY_MAC_RXDATA[71];1
PHY_MAC_RXDATA[72];1
PHY_MAC_RXDATA[73];1
PHY_MAC_RXDATA[74];1
PHY_MAC_RXDATA[75];1
PHY_MAC_RXDATA[76];1
PHY_MAC_RXDATA[77];1
PHY_MAC_RXDATA[78];1
PHY_MAC_RXDATA[79];1
PHY_MAC_RXDATA[80];1
PHY_MAC_RXDATA[81];1
PHY_MAC_RXDATA[82];1
PHY_MAC_RXDATA[83];1
PHY_MAC_RXDATA[84];1
PHY_MAC_RXDATA[85];1
PHY_MAC_RXDATA[86];1
PHY_MAC_RXDATA[87];1
PHY_MAC_RXDATA[88];1
PHY_MAC_RXDATA[89];1
PHY_MAC_RXDATA[90];1
PHY_MAC_RXDATA[91];1
PHY_MAC_RXDATA[92];1
PHY_MAC_RXDATA[93];1
PHY_MAC_RXDATA[94];1
PHY_MAC_RXDATA[95];1
PHY_MAC_RXDATA[96];1
PHY_MAC_RXDATA[97];1
PHY_MAC_RXDATA[98];1
PHY_MAC_RXDATA[99];1
PHY_MAC_RXDATA[100];1
PHY_MAC_RXDATA[101];1
PHY_MAC_RXDATA[102];1
PHY_MAC_RXDATA[103];1
PHY_MAC_RXDATA[104];1
PHY_MAC_RXDATA[105];1
PHY_MAC_RXDATA[106];1
PHY_MAC_RXDATA[107];1
PHY_MAC_RXDATA[108];1
PHY_MAC_RXDATA[109];1
PHY_MAC_RXDATA[110];1
PHY_MAC_RXDATA[111];1
PHY_MAC_RXDATA[112];1
PHY_MAC_RXDATA[113];1
PHY_MAC_RXDATA[114];1
PHY_MAC_RXDATA[115];1
PHY_MAC_RXDATA[116];1
PHY_MAC_RXDATA[117];1
PHY_MAC_RXDATA[118];1
PHY_MAC_RXDATA[119];1
PHY_MAC_RXDATA[120];1
PHY_MAC_RXDATA[121];1
PHY_MAC_RXDATA[122];1
PHY_MAC_RXDATA[123];1
PHY_MAC_RXDATA[124];1
PHY_MAC_RXDATA[125];1
PHY_MAC_RXDATA[126];1
PHY_MAC_RXDATA[127];1
PHY_MAC_RXDATAK[0];1
PHY_MAC_RXDATAK[1];1
PHY_MAC_RXDATAK[2];1
PHY_MAC_RXDATAK[3];1
PHY_MAC_RXDATAK[4];1
PHY_MAC_RXDATAK[5];1
PHY_MAC_RXDATAK[6];1
PHY_MAC_RXDATAK[7];1
PHY_MAC_RXDATAK[8];1
PHY_MAC_RXDATAK[9];1
PHY_MAC_RXDATAK[10];1
PHY_MAC_RXDATAK[11];1
PHY_MAC_RXDATAK[12];1
PHY_MAC_RXDATAK[13];1
PHY_MAC_RXDATAK[14];1
PHY_MAC_RXDATAK[15];1
PHY_MAC_RXELECIDLE[0];1
PHY_MAC_RXELECIDLE[1];1
PHY_MAC_RXELECIDLE[2];1
PHY_MAC_RXELECIDLE[3];1
PHY_MAC_RXSTATUS[0];1
PHY_MAC_RXSTATUS[1];1
PHY_MAC_RXSTATUS[2];1
PHY_MAC_RXSTATUS[3];1
PHY_MAC_RXSTATUS[4];1
PHY_MAC_RXSTATUS[5];1
PHY_MAC_RXSTATUS[6];1
PHY_MAC_RXSTATUS[7];1
PHY_MAC_RXSTATUS[8];1
PHY_MAC_RXSTATUS[9];1
PHY_MAC_RXSTATUS[10];1
PHY_MAC_RXSTATUS[11];1
PHY_MAC_RXVALID[0];1
PHY_MAC_RXVALID[1];1
PHY_MAC_RXVALID[2];1
PHY_MAC_RXVALID[3];1
POWER_UP_RST;1
P_DATAQ_DATAOUT[0];1
P_DATAQ_DATAOUT[1];1
P_DATAQ_DATAOUT[2];1
P_DATAQ_DATAOUT[3];1
P_DATAQ_DATAOUT[4];1
P_DATAQ_DATAOUT[5];1
P_DATAQ_DATAOUT[6];1
P_DATAQ_DATAOUT[7];1
P_DATAQ_DATAOUT[8];1
P_DATAQ_DATAOUT[9];1
P_DATAQ_DATAOUT[10];1
P_DATAQ_DATAOUT[11];1
P_DATAQ_DATAOUT[12];1
P_DATAQ_DATAOUT[13];1
P_DATAQ_DATAOUT[14];1
P_DATAQ_DATAOUT[15];1
P_DATAQ_DATAOUT[16];1
P_DATAQ_DATAOUT[17];1
P_DATAQ_DATAOUT[18];1
P_DATAQ_DATAOUT[19];1
P_DATAQ_DATAOUT[20];1
P_DATAQ_DATAOUT[21];1
P_DATAQ_DATAOUT[22];1
P_DATAQ_DATAOUT[23];1
P_DATAQ_DATAOUT[24];1
P_DATAQ_DATAOUT[25];1
P_DATAQ_DATAOUT[26];1
P_DATAQ_DATAOUT[27];1
P_DATAQ_DATAOUT[28];1
P_DATAQ_DATAOUT[29];1
P_DATAQ_DATAOUT[30];1
P_DATAQ_DATAOUT[31];1
P_DATAQ_DATAOUT[32];1
P_DATAQ_DATAOUT[33];1
P_DATAQ_DATAOUT[34];1
P_DATAQ_DATAOUT[35];1
P_DATAQ_DATAOUT[36];1
P_DATAQ_DATAOUT[37];1
P_DATAQ_DATAOUT[38];1
P_DATAQ_DATAOUT[39];1
P_DATAQ_DATAOUT[40];1
P_DATAQ_DATAOUT[41];1
P_DATAQ_DATAOUT[42];1
P_DATAQ_DATAOUT[43];1
P_DATAQ_DATAOUT[44];1
P_DATAQ_DATAOUT[45];1
P_DATAQ_DATAOUT[46];1
P_DATAQ_DATAOUT[47];1
P_DATAQ_DATAOUT[48];1
P_DATAQ_DATAOUT[49];1
P_DATAQ_DATAOUT[50];1
P_DATAQ_DATAOUT[51];1
P_DATAQ_DATAOUT[52];1
P_DATAQ_DATAOUT[53];1
P_DATAQ_DATAOUT[54];1
P_DATAQ_DATAOUT[55];1
P_DATAQ_DATAOUT[56];1
P_DATAQ_DATAOUT[57];1
P_DATAQ_DATAOUT[58];1
P_DATAQ_DATAOUT[59];1
P_DATAQ_DATAOUT[60];1
P_DATAQ_DATAOUT[61];1
P_DATAQ_DATAOUT[62];1
P_DATAQ_DATAOUT[63];1
P_DATAQ_DATAOUT[64];1
P_DATAQ_DATAOUT[65];1
P_HDRQ_DATAOUT[0];1
P_HDRQ_DATAOUT[1];1
P_HDRQ_DATAOUT[2];1
P_HDRQ_DATAOUT[3];1
P_HDRQ_DATAOUT[4];1
P_HDRQ_DATAOUT[5];1
P_HDRQ_DATAOUT[6];1
P_HDRQ_DATAOUT[7];1
P_HDRQ_DATAOUT[8];1
P_HDRQ_DATAOUT[9];1
P_HDRQ_DATAOUT[10];1
P_HDRQ_DATAOUT[11];1
P_HDRQ_DATAOUT[12];1
P_HDRQ_DATAOUT[13];1
P_HDRQ_DATAOUT[14];1
P_HDRQ_DATAOUT[15];1
P_HDRQ_DATAOUT[16];1
P_HDRQ_DATAOUT[17];1
P_HDRQ_DATAOUT[18];1
P_HDRQ_DATAOUT[19];1
P_HDRQ_DATAOUT[20];1
P_HDRQ_DATAOUT[21];1
P_HDRQ_DATAOUT[22];1
P_HDRQ_DATAOUT[23];1
P_HDRQ_DATAOUT[24];1
P_HDRQ_DATAOUT[25];1
P_HDRQ_DATAOUT[26];1
P_HDRQ_DATAOUT[27];1
P_HDRQ_DATAOUT[28];1
P_HDRQ_DATAOUT[29];1
P_HDRQ_DATAOUT[30];1
P_HDRQ_DATAOUT[31];1
P_HDRQ_DATAOUT[32];1
P_HDRQ_DATAOUT[33];1
P_HDRQ_DATAOUT[34];1
P_HDRQ_DATAOUT[35];1
P_HDRQ_DATAOUT[36];1
P_HDRQ_DATAOUT[37];1
P_HDRQ_DATAOUT[38];1
P_HDRQ_DATAOUT[39];1
P_HDRQ_DATAOUT[40];1
P_HDRQ_DATAOUT[41];1
P_HDRQ_DATAOUT[42];1
P_HDRQ_DATAOUT[43];1
P_HDRQ_DATAOUT[44];1
P_HDRQ_DATAOUT[45];1
P_HDRQ_DATAOUT[46];1
P_HDRQ_DATAOUT[47];1
P_HDRQ_DATAOUT[48];1
P_HDRQ_DATAOUT[49];1
P_HDRQ_DATAOUT[50];1
P_HDRQ_DATAOUT[51];1
P_HDRQ_DATAOUT[52];1
P_HDRQ_DATAOUT[53];1
P_HDRQ_DATAOUT[54];1
P_HDRQ_DATAOUT[55];1
P_HDRQ_DATAOUT[56];1
P_HDRQ_DATAOUT[57];1
P_HDRQ_DATAOUT[58];1
P_HDRQ_DATAOUT[59];1
P_HDRQ_DATAOUT[60];1
P_HDRQ_DATAOUT[61];1
P_HDRQ_DATAOUT[62];1
P_HDRQ_DATAOUT[63];1
P_HDRQ_DATAOUT[64];1
P_HDRQ_DATAOUT[65];1
P_HDRQ_DATAOUT[66];1
P_HDRQ_DATAOUT[67];1
P_HDRQ_DATAOUT[68];1
P_HDRQ_DATAOUT[69];1
P_HDRQ_DATAOUT[70];1
P_HDRQ_DATAOUT[71];1
P_HDRQ_DATAOUT[72];1
P_HDRQ_DATAOUT[73];1
P_HDRQ_DATAOUT[74];1
P_HDRQ_DATAOUT[75];1
P_HDRQ_DATAOUT[76];1
P_HDRQ_DATAOUT[77];1
P_HDRQ_DATAOUT[78];1
P_HDRQ_DATAOUT[79];1
P_HDRQ_DATAOUT[80];1
P_HDRQ_DATAOUT[81];1
P_HDRQ_DATAOUT[82];1
P_HDRQ_DATAOUT[83];1
P_HDRQ_DATAOUT[84];1
P_HDRQ_DATAOUT[85];1
P_HDRQ_DATAOUT[86];1
P_HDRQ_DATAOUT[87];1
P_HDRQ_DATAOUT[88];1
P_HDRQ_DATAOUT[89];1
P_HDRQ_DATAOUT[90];1
P_HDRQ_DATAOUT[91];1
P_HDRQ_DATAOUT[92];1
P_HDRQ_DATAOUT[93];1
P_HDRQ_DATAOUT[94];1
P_HDRQ_DATAOUT[95];1
P_HDRQ_DATAOUT[96];1
P_HDRQ_DATAOUT[97];1
P_HDRQ_DATAOUT[98];1
P_HDRQ_DATAOUT[99];1
P_HDRQ_DATAOUT[100];1
P_HDRQ_DATAOUT[101];1
P_HDRQ_DATAOUT[102];1
P_HDRQ_DATAOUT[103];1
P_HDRQ_DATAOUT[104];1
P_HDRQ_DATAOUT[105];1
P_HDRQ_DATAOUT[106];1
P_HDRQ_DATAOUT[107];1
P_HDRQ_DATAOUT[108];1
P_HDRQ_DATAOUT[109];1
P_HDRQ_DATAOUT[110];1
P_HDRQ_DATAOUT[111];1
P_HDRQ_DATAOUT[112];1
P_HDRQ_DATAOUT[113];1
P_HDRQ_DATAOUT[114];1
P_HDRQ_DATAOUT[115];1
P_HDRQ_DATAOUT[116];1
P_HDRQ_DATAOUT[117];1
P_HDRQ_DATAOUT[118];1
P_HDRQ_DATAOUT[119];1
P_HDRQ_DATAOUT[120];1
P_HDRQ_DATAOUT[121];1
P_HDRQ_DATAOUT[122];1
P_HDRQ_DATAOUT[123];1
P_HDRQ_DATAOUT[124];1
P_HDRQ_DATAOUT[125];1
P_HDRQ_DATAOUT[126];1
P_HDRQ_DATAOUT[127];1
P_HDRQ_DATAOUT[128];1
P_HDRQ_DATAOUT[129];1
P_HDRQ_DATAOUT[130];1
P_HDRQ_DATAOUT[131];1
P_HDRQ_DATAOUT[132];1
P_HDRQ_DATAOUT[133];1
P_HDRQ_DATAOUT[134];1
P_HDRQ_DATAOUT[135];1
P_HDRQ_DATAOUT[136];1
P_HDRQ_DATAOUT[137];1
RAM_TEST_ADDRH;1
RAM_TEST_EN;1
RAM_TEST_MODE_N;1
RETRYRAM_XDLH_DATA[0];1
RETRYRAM_XDLH_DATA[1];1
RETRYRAM_XDLH_DATA[2];1
RETRYRAM_XDLH_DATA[3];1
RETRYRAM_XDLH_DATA[4];1
RETRYRAM_XDLH_DATA[5];1
RETRYRAM_XDLH_DATA[6];1
RETRYRAM_XDLH_DATA[7];1
RETRYRAM_XDLH_DATA[8];1
RETRYRAM_XDLH_DATA[9];1
RETRYRAM_XDLH_DATA[10];1
RETRYRAM_XDLH_DATA[11];1
RETRYRAM_XDLH_DATA[12];1
RETRYRAM_XDLH_DATA[13];1
RETRYRAM_XDLH_DATA[14];1
RETRYRAM_XDLH_DATA[15];1
RETRYRAM_XDLH_DATA[16];1
RETRYRAM_XDLH_DATA[17];1
RETRYRAM_XDLH_DATA[18];1
RETRYRAM_XDLH_DATA[19];1
RETRYRAM_XDLH_DATA[20];1
RETRYRAM_XDLH_DATA[21];1
RETRYRAM_XDLH_DATA[22];1
RETRYRAM_XDLH_DATA[23];1
RETRYRAM_XDLH_DATA[24];1
RETRYRAM_XDLH_DATA[25];1
RETRYRAM_XDLH_DATA[26];1
RETRYRAM_XDLH_DATA[27];1
RETRYRAM_XDLH_DATA[28];1
RETRYRAM_XDLH_DATA[29];1
RETRYRAM_XDLH_DATA[30];1
RETRYRAM_XDLH_DATA[31];1
RETRYRAM_XDLH_DATA[32];1
RETRYRAM_XDLH_DATA[33];1
RETRYRAM_XDLH_DATA[34];1
RETRYRAM_XDLH_DATA[35];1
RETRYRAM_XDLH_DATA[36];1
RETRYRAM_XDLH_DATA[37];1
RETRYRAM_XDLH_DATA[38];1
RETRYRAM_XDLH_DATA[39];1
RETRYRAM_XDLH_DATA[40];1
RETRYRAM_XDLH_DATA[41];1
RETRYRAM_XDLH_DATA[42];1
RETRYRAM_XDLH_DATA[43];1
RETRYRAM_XDLH_DATA[44];1
RETRYRAM_XDLH_DATA[45];1
RETRYRAM_XDLH_DATA[46];1
RETRYRAM_XDLH_DATA[47];1
RETRYRAM_XDLH_DATA[48];1
RETRYRAM_XDLH_DATA[49];1
RETRYRAM_XDLH_DATA[50];1
RETRYRAM_XDLH_DATA[51];1
RETRYRAM_XDLH_DATA[52];1
RETRYRAM_XDLH_DATA[53];1
RETRYRAM_XDLH_DATA[54];1
RETRYRAM_XDLH_DATA[55];1
RETRYRAM_XDLH_DATA[56];1
RETRYRAM_XDLH_DATA[57];1
RETRYRAM_XDLH_DATA[58];1
RETRYRAM_XDLH_DATA[59];1
RETRYRAM_XDLH_DATA[60];1
RETRYRAM_XDLH_DATA[61];1
RETRYRAM_XDLH_DATA[62];1
RETRYRAM_XDLH_DATA[63];1
RETRYRAM_XDLH_DATA[64];1
RETRYRAM_XDLH_DATA[65];1
RETRYRAM_XDLH_DATA[66];1
RETRYRAM_XDLH_DATA[67];1
RETRY_TEST_DATA_EN;1
RX_LANE_FLIP_EN;1
SEDI;1
SEDI_ACK;1
SYS_AUX_PWR_DET;1
SYS_INT;1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TRGT1_RADM_PKT_HALT[0];1
TRGT1_RADM_PKT_HALT[1];1
TRGT1_RADM_PKT_HALT[2];1
TX_LANE_FLIP_EN;1
VEN_MSI_REQ;1
VEN_MSI_TC[0];1
VEN_MSI_TC[1];1
VEN_MSI_TC[2];1
VEN_MSI_VECTOR[0];1
VEN_MSI_VECTOR[1];1
VEN_MSI_VECTOR[2];1
VEN_MSI_VECTOR[3];1
VEN_MSI_VECTOR[4];1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/sedo_en_r/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/sedo_in_r/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/seio_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/seio_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/seio_state_reg[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_core_rstn_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/N43/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/des_dly[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/des_p_rdy_hold/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_sel/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_strb[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_wdata[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_des_p_we/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/o_src_p_rdy/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_dly[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_dly[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr[11]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_ce/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_sel/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_we/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/sync_src_dly[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/sync_src_p_sel[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_buttonrstn_debounce/N43_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_refclk_buttonrstn_debounce/N45_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_refclk_buttonrstn_debounce/N45_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/rs1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_buttonrstn_debounce/rstn_inner_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_buttonrstn_debounce/rstn_out/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_buttonrstn_debounce/rstn_sync/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/N43_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_refclk_perstn_debounce/N45_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_refclk_perstn_debounce/N45_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_refclk_perstn_debounce/cnt_rst[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/rs1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_perstn_debounce/rstn_inner_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_perstn_debounce/rstn_inner_d[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_refclk_perstn_debounce/rstn_out/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_refclk_perstn_debounce/rstn_sync/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/N7_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/N93_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_ce/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_strb[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_strb[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_strb[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_strb[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_wdata[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_apb_mif/p_we/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N40_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N40_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N138/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N142/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N146/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N181_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrh[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrh[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrh[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrh[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrl[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/addrm[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_fsm[8:0]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[12]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg[13]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b0[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_apb_ctr/u_cmd_parser/data_b3[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/N7_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/N7_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/N7_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/clk_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/N149_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/in_cyc/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_req/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_r2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_tmp[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_tmp[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/fifo_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/N9_ac1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/N14_eq0_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/N16_eq2_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/N17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/N17_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.rptr[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.syn_wfull/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.waddr_msb/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.wptr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/SYN_CTRL.wptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wr_flag[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wr_flag[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wr_flag[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wr_flag[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wr_rst_sync[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wr_rst_sync[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
GND_156;gopGND
Pin
Z;2

Inst
GND_157;gopGND
Pin
Z;2

Inst
GND_158;gopGND
Pin
Z;2

Inst
GND_159;gopGND
Pin
Z;2

Inst
GND_160;gopGND
Pin
Z;2

Inst
GND_161;gopGND
Pin
Z;2

Inst
GND_162;gopGND
Pin
Z;2

Inst
GND_163;gopGND
Pin
Z;2

Inst
GND_164;gopGND
Pin
Z;2

Inst
GND_165;gopGND
Pin
Z;2

Inst
GND_166;gopGND
Pin
Z;2

Inst
GND_167;gopGND
Pin
Z;2

Inst
GND_168;gopGND
Pin
Z;2

Inst
GND_169;gopGND
Pin
Z;2

Inst
GND_170;gopGND
Pin
Z;2

Inst
GND_171;gopGND
Pin
Z;2

Inst
GND_172;gopGND
Pin
Z;2

Inst
GND_173;gopGND
Pin
Z;2

Inst
GND_174;gopGND
Pin
Z;2

Inst
GND_175;gopGND
Pin
Z;2

Inst
GND_176;gopGND
Pin
Z;2

Inst
GND_177;gopGND
Pin
Z;2

Inst
GND_178;gopGND
Pin
Z;2

Inst
GND_179;gopGND
Pin
Z;2

Inst
GND_180;gopGND
Pin
Z;2

Inst
GND_181;gopGND
Pin
Z;2

Inst
GND_182;gopGND
Pin
Z;2

Inst
GND_183;gopGND
Pin
Z;2

Inst
GND_184;gopGND
Pin
Z;2

Inst
GND_185;gopGND
Pin
Z;2

Inst
GND_186;gopGND
Pin
Z;2

Inst
GND_187;gopGND
Pin
Z;2

Inst
GND_188;gopGND
Pin
Z;2

Inst
GND_189;gopGND
Pin
Z;2

Inst
GND_190;gopGND
Pin
Z;2

Inst
GND_191;gopGND
Pin
Z;2

Inst
GND_192;gopGND
Pin
Z;2

Inst
GND_193;gopGND
Pin
Z;2

Inst
GND_194;gopGND
Pin
Z;2

Inst
GND_195;gopGND
Pin
Z;2

Inst
GND_196;gopGND
Pin
Z;2

Inst
GND_197;gopGND
Pin
Z;2

Inst
GND_198;gopGND
Pin
Z;2

Inst
GND_199;gopGND
Pin
Z;2

Inst
GND_200;gopGND
Pin
Z;2

Inst
GND_201;gopGND
Pin
Z;2

Inst
GND_202;gopGND
Pin
Z;2

Inst
GND_203;gopGND
Pin
Z;2

Inst
GND_204;gopGND
Pin
Z;2

Inst
GND_205;gopGND
Pin
Z;2

Inst
GND_206;gopGND
Pin
Z;2

Inst
GND_207;gopGND
Pin
Z;2

Inst
GND_208;gopGND
Pin
Z;2

Inst
GND_209;gopGND
Pin
Z;2

Inst
GND_210;gopGND
Pin
Z;2

Inst
GND_211;gopGND
Pin
Z;2

Inst
GND_212;gopGND
Pin
Z;2

Inst
GND_213;gopGND
Pin
Z;2

Inst
GND_214;gopGND
Pin
Z;2

Inst
GND_215;gopGND
Pin
Z;2

Inst
GND_216;gopGND
Pin
Z;2

Inst
GND_217;gopGND
Pin
Z;2

Inst
GND_218;gopGND
Pin
Z;2

Inst
GND_219;gopGND
Pin
Z;2

Inst
GND_220;gopGND
Pin
Z;2

Inst
GND_221;gopGND
Pin
Z;2

Inst
GND_222;gopGND
Pin
Z;2

Inst
GND_223;gopGND
Pin
Z;2

Inst
GND_224;gopGND
Pin
Z;2

Inst
GND_225;gopGND
Pin
Z;2

Inst
GND_226;gopGND
Pin
Z;2

Inst
GND_227;gopGND
Pin
Z;2

Inst
GND_228;gopGND
Pin
Z;2

Inst
GND_229;gopGND
Pin
Z;2

Inst
GND_230;gopGND
Pin
Z;2

Inst
GND_231;gopGND
Pin
Z;2

Inst
GND_232;gopGND
Pin
Z;2

Inst
GND_233;gopGND
Pin
Z;2

Inst
GND_234;gopGND
Pin
Z;2

Inst
GND_235;gopGND
Pin
Z;2

Inst
GND_236;gopGND
Pin
Z;2

Inst
GND_237;gopGND
Pin
Z;2

Inst
GND_238;gopGND
Pin
Z;2

Inst
GND_239;gopGND
Pin
Z;2

Inst
GND_240;gopGND
Pin
Z;2

Inst
GND_241;gopGND
Pin
Z;2

Inst
GND_242;gopGND
Pin
Z;2

Inst
GND_243;gopGND
Pin
Z;2

Inst
GND_244;gopGND
Pin
Z;2

Inst
GND_245;gopGND
Pin
Z;2

Inst
GND_246;gopGND
Pin
Z;2

Inst
GND_247;gopGND
Pin
Z;2

Inst
GND_248;gopGND
Pin
Z;2

Inst
GND_249;gopGND
Pin
Z;2

Inst
GND_250;gopGND
Pin
Z;2

Inst
GND_251;gopGND
Pin
Z;2

Inst
GND_252;gopGND
Pin
Z;2

Inst
GND_253;gopGND
Pin
Z;2

Inst
GND_254;gopGND
Pin
Z;2

Inst
GND_255;gopGND
Pin
Z;2

Inst
GND_256;gopGND
Pin
Z;2

Inst
GND_257;gopGND
Pin
Z;2

Inst
GND_258;gopGND
Pin
Z;2

Inst
GND_259;gopGND
Pin
Z;2

Inst
GND_260;gopGND
Pin
Z;2

Inst
GND_261;gopGND
Pin
Z;2

Inst
GND_262;gopGND
Pin
Z;2

Inst
GND_263;gopGND
Pin
Z;2

Inst
GND_264;gopGND
Pin
Z;2

Inst
GND_265;gopGND
Pin
Z;2

Inst
GND_266;gopGND
Pin
Z;2

Inst
GND_267;gopGND
Pin
Z;2

Inst
GND_268;gopGND
Pin
Z;2

Inst
GND_269;gopGND
Pin
Z;2

Inst
GND_270;gopGND
Pin
Z;2

Inst
GND_271;gopGND
Pin
Z;2

Inst
GND_272;gopGND
Pin
Z;2

Inst
GND_273;gopGND
Pin
Z;2

Inst
GND_274;gopGND
Pin
Z;2

Inst
GND_275;gopGND
Pin
Z;2

Inst
GND_276;gopGND
Pin
Z;2

Inst
GND_277;gopGND
Pin
Z;2

Inst
GND_278;gopGND
Pin
Z;2

Inst
GND_279;gopGND
Pin
Z;2

Inst
GND_280;gopGND
Pin
Z;2

Inst
GND_281;gopGND
Pin
Z;2

Inst
GND_282;gopGND
Pin
Z;2

Inst
GND_283;gopGND
Pin
Z;2

Inst
GND_284;gopGND
Pin
Z;2

Inst
GND_285;gopGND
Pin
Z;2

Inst
GND_286;gopGND
Pin
Z;2

Inst
GND_287;gopGND
Pin
Z;2

Inst
GND_288;gopGND
Pin
Z;2

Inst
GND_289;gopGND
Pin
Z;2

Inst
GND_290;gopGND
Pin
Z;2

Inst
GND_291;gopGND
Pin
Z;2

Inst
GND_292;gopGND
Pin
Z;2

Inst
GND_293;gopGND
Pin
Z;2

Inst
GND_294;gopGND
Pin
Z;2

Inst
GND_295;gopGND
Pin
Z;2

Inst
GND_296;gopGND
Pin
Z;2

Inst
GND_297;gopGND
Pin
Z;2

Inst
GND_298;gopGND
Pin
Z;2

Inst
GND_299;gopGND
Pin
Z;2

Inst
GND_300;gopGND
Pin
Z;2

Inst
GND_301;gopGND
Pin
Z;2

Inst
GND_302;gopGND
Pin
Z;2

Inst
GND_303;gopGND
Pin
Z;2

Inst
GND_304;gopGND
Pin
Z;2

Inst
GND_305;gopGND
Pin
Z;2

Inst
GND_306;gopGND
Pin
Z;2

Inst
GND_307;gopGND
Pin
Z;2

Inst
GND_308;gopGND
Pin
Z;2

Inst
GND_309;gopGND
Pin
Z;2

Inst
GND_310;gopGND
Pin
Z;2

Inst
GND_311;gopGND
Pin
Z;2

Inst
GND_312;gopGND
Pin
Z;2

Inst
GND_313;gopGND
Pin
Z;2

Inst
GND_314;gopGND
Pin
Z;2

Inst
GND_315;gopGND
Pin
Z;2

Inst
GND_316;gopGND
Pin
Z;2

Inst
GND_317;gopGND
Pin
Z;2

Inst
GND_318;gopGND
Pin
Z;2

Inst
GND_319;gopGND
Pin
Z;2

Inst
GND_320;gopGND
Pin
Z;2

Inst
GND_321;gopGND
Pin
Z;2

Inst
GND_322;gopGND
Pin
Z;2

Inst
GND_323;gopGND
Pin
Z;2

Inst
GND_324;gopGND
Pin
Z;2

Inst
GND_325;gopGND
Pin
Z;2

Inst
GND_326;gopGND
Pin
Z;2

Inst
GND_327;gopGND
Pin
Z;2

Inst
GND_328;gopGND
Pin
Z;2

Inst
GND_329;gopGND
Pin
Z;2

Inst
GND_330;gopGND
Pin
Z;2

Inst
GND_331;gopGND
Pin
Z;2

Inst
GND_332;gopGND
Pin
Z;2

Inst
GND_333;gopGND
Pin
Z;2

Inst
GND_334;gopGND
Pin
Z;2

Inst
GND_335;gopGND
Pin
Z;2

Inst
GND_336;gopGND
Pin
Z;2

Inst
GND_337;gopGND
Pin
Z;2

Inst
GND_338;gopGND
Pin
Z;2

Inst
GND_339;gopGND
Pin
Z;2

Inst
GND_340;gopGND
Pin
Z;2

Inst
GND_341;gopGND
Pin
Z;2

Inst
GND_342;gopGND
Pin
Z;2

Inst
GND_343;gopGND
Pin
Z;2

Inst
GND_344;gopGND
Pin
Z;2

Inst
GND_345;gopGND
Pin
Z;2

Inst
GND_346;gopGND
Pin
Z;2

Inst
GND_347;gopGND
Pin
Z;2

Inst
GND_348;gopGND
Pin
Z;2

Inst
GND_349;gopGND
Pin
Z;2

Inst
GND_350;gopGND
Pin
Z;2

Inst
GND_351;gopGND
Pin
Z;2

Inst
GND_352;gopGND
Pin
Z;2

Inst
GND_353;gopGND
Pin
Z;2

Inst
GND_354;gopGND
Pin
Z;2

Inst
GND_355;gopGND
Pin
Z;2

Inst
GND_356;gopGND
Pin
Z;2

Inst
GND_357;gopGND
Pin
Z;2

Inst
GND_358;gopGND
Pin
Z;2

Inst
GND_359;gopGND
Pin
Z;2

Inst
GND_360;gopGND
Pin
Z;2

Inst
GND_361;gopGND
Pin
Z;2

Inst
GND_362;gopGND
Pin
Z;2

Inst
GND_363;gopGND
Pin
Z;2

Inst
GND_364;gopGND
Pin
Z;2

Inst
GND_365;gopGND
Pin
Z;2

Inst
GND_366;gopGND
Pin
Z;2

Inst
GND_367;gopGND
Pin
Z;2

Inst
GND_368;gopGND
Pin
Z;2

Inst
GND_369;gopGND
Pin
Z;2

Inst
GND_370;gopGND
Pin
Z;2

Inst
GND_371;gopGND
Pin
Z;2

Inst
GND_372;gopGND
Pin
Z;2

Inst
GND_373;gopGND
Pin
Z;2

Inst
GND_374;gopGND
Pin
Z;2

Inst
GND_375;gopGND
Pin
Z;2

Inst
GND_376;gopGND
Pin
Z;2

Inst
GND_377;gopGND
Pin
Z;2

Inst
GND_378;gopGND
Pin
Z;2

Inst
GND_379;gopGND
Pin
Z;2

Inst
GND_380;gopGND
Pin
Z;2

Inst
GND_381;gopGND
Pin
Z;2

Inst
GND_382;gopGND
Pin
Z;2

Inst
GND_383;gopGND
Pin
Z;2

Inst
GND_384;gopGND
Pin
Z;2

Inst
GND_385;gopGND
Pin
Z;2

Inst
GND_386;gopGND
Pin
Z;2

Inst
GND_387;gopGND
Pin
Z;2

Inst
GND_388;gopGND
Pin
Z;2

Inst
GND_389;gopGND
Pin
Z;2

Inst
GND_390;gopGND
Pin
Z;2

Inst
GND_391;gopGND
Pin
Z;2

Inst
GND_392;gopGND
Pin
Z;2

Inst
GND_393;gopGND
Pin
Z;2

Inst
GND_394;gopGND
Pin
Z;2

Inst
GND_395;gopGND
Pin
Z;2

Inst
GND_396;gopGND
Pin
Z;2

Inst
GND_397;gopGND
Pin
Z;2

Inst
GND_398;gopGND
Pin
Z;2

Inst
GND_399;gopGND
Pin
Z;2

Inst
GND_400;gopGND
Pin
Z;2

Inst
GND_401;gopGND
Pin
Z;2

Inst
GND_402;gopGND
Pin
Z;2

Inst
GND_403;gopGND
Pin
Z;2

Inst
GND_404;gopGND
Pin
Z;2

Inst
GND_405;gopGND
Pin
Z;2

Inst
GND_406;gopGND
Pin
Z;2

Inst
GND_407;gopGND
Pin
Z;2

Inst
GND_408;gopGND
Pin
Z;2

Inst
GND_409;gopGND
Pin
Z;2

Inst
GND_410;gopGND
Pin
Z;2

Inst
GND_411;gopGND
Pin
Z;2

Inst
GND_412;gopGND
Pin
Z;2

Inst
GND_413;gopGND
Pin
Z;2

Inst
GND_414;gopGND
Pin
Z;2

Inst
GND_415;gopGND
Pin
Z;2

Inst
GND_416;gopGND
Pin
Z;2

Inst
GND_417;gopGND
Pin
Z;2

Inst
GND_418;gopGND
Pin
Z;2

Inst
GND_419;gopGND
Pin
Z;2

Inst
GND_420;gopGND
Pin
Z;2

Inst
GND_421;gopGND
Pin
Z;2

Inst
GND_422;gopGND
Pin
Z;2

Inst
GND_423;gopGND
Pin
Z;2

Inst
GND_424;gopGND
Pin
Z;2

Inst
GND_425;gopGND
Pin
Z;2

Inst
GND_426;gopGND
Pin
Z;2

Inst
GND_427;gopGND
Pin
Z;2

Inst
GND_428;gopGND
Pin
Z;2

Inst
GND_429;gopGND
Pin
Z;2

Inst
GND_430;gopGND
Pin
Z;2

Inst
GND_431;gopGND
Pin
Z;2

Inst
GND_432;gopGND
Pin
Z;2

Inst
GND_433;gopGND
Pin
Z;2

Inst
GND_434;gopGND
Pin
Z;2

Inst
GND_435;gopGND
Pin
Z;2

Inst
GND_436;gopGND
Pin
Z;2

Inst
GND_437;gopGND
Pin
Z;2

Inst
GND_438;gopGND
Pin
Z;2

Inst
GND_439;gopGND
Pin
Z;2

Inst
GND_440;gopGND
Pin
Z;2

Inst
GND_441;gopGND
Pin
Z;2

Inst
GND_442;gopGND
Pin
Z;2

Inst
GND_443;gopGND
Pin
Z;2

Inst
GND_444;gopGND
Pin
Z;2

Inst
GND_445;gopGND
Pin
Z;2

Inst
GND_446;gopGND
Pin
Z;2

Inst
GND_447;gopGND
Pin
Z;2

Inst
GND_448;gopGND
Pin
Z;2

Inst
GND_449;gopGND
Pin
Z;2

Inst
GND_450;gopGND
Pin
Z;2

Inst
GND_451;gopGND
Pin
Z;2

Inst
GND_452;gopGND
Pin
Z;2

Inst
GND_453;gopGND
Pin
Z;2

Inst
GND_454;gopGND
Pin
Z;2

Inst
GND_455;gopGND
Pin
Z;2

Inst
GND_456;gopGND
Pin
Z;2

Inst
GND_457;gopGND
Pin
Z;2

Inst
GND_458;gopGND
Pin
Z;2

Inst
GND_459;gopGND
Pin
Z;2

Inst
GND_460;gopGND
Pin
Z;2

Inst
GND_461;gopGND
Pin
Z;2

Inst
GND_462;gopGND
Pin
Z;2

Inst
GND_463;gopGND
Pin
Z;2

Inst
GND_464;gopGND
Pin
Z;2

Inst
GND_465;gopGND
Pin
Z;2

Inst
GND_466;gopGND
Pin
Z;2

Inst
GND_467;gopGND
Pin
Z;2

Inst
GND_468;gopGND
Pin
Z;2

Inst
GND_469;gopGND
Pin
Z;2

Inst
GND_470;gopGND
Pin
Z;2

Inst
GND_471;gopGND
Pin
Z;2

Inst
GND_472;gopGND
Pin
Z;2

Inst
GND_473;gopGND
Pin
Z;2

Inst
GND_474;gopGND
Pin
Z;2

Inst
GND_475;gopGND
Pin
Z;2

Inst
GND_476;gopGND
Pin
Z;2

Inst
GND_477;gopGND
Pin
Z;2

Inst
GND_478;gopGND
Pin
Z;2

Inst
GND_479;gopGND
Pin
Z;2

Inst
GND_480;gopGND
Pin
Z;2

Inst
GND_481;gopGND
Pin
Z;2

Inst
GND_482;gopGND
Pin
Z;2

Inst
GND_483;gopGND
Pin
Z;2

Inst
GND_484;gopGND
Pin
Z;2

Inst
GND_485;gopGND
Pin
Z;2

Inst
GND_486;gopGND
Pin
Z;2

Inst
GND_487;gopGND
Pin
Z;2

Inst
GND_488;gopGND
Pin
Z;2

Inst
GND_489;gopGND
Pin
Z;2

Inst
GND_490;gopGND
Pin
Z;2

Inst
GND_491;gopGND
Pin
Z;2

Inst
GND_492;gopGND
Pin
Z;2

Inst
GND_493;gopGND
Pin
Z;2

Inst
GND_494;gopGND
Pin
Z;2

Inst
GND_495;gopGND
Pin
Z;2

Inst
GND_496;gopGND
Pin
Z;2

Inst
GND_497;gopGND
Pin
Z;2

Inst
GND_498;gopGND
Pin
Z;2

Inst
GND_499;gopGND
Pin
Z;2

Inst
GND_500;gopGND
Pin
Z;2

Inst
GND_501;gopGND
Pin
Z;2

Inst
GND_502;gopGND
Pin
Z;2

Inst
GND_503;gopGND
Pin
Z;2

Inst
GND_504;gopGND
Pin
Z;2

Inst
GND_505;gopGND
Pin
Z;2

Inst
GND_506;gopGND
Pin
Z;2

Inst
GND_507;gopGND
Pin
Z;2

Inst
GND_508;gopGND
Pin
Z;2

Inst
GND_509;gopGND
Pin
Z;2

Inst
GND_510;gopGND
Pin
Z;2

Inst
GND_511;gopGND
Pin
Z;2

Inst
GND_512;gopGND
Pin
Z;2

Inst
GND_513;gopGND
Pin
Z;2

Inst
GND_514;gopGND
Pin
Z;2

Inst
GND_515;gopGND
Pin
Z;2

Inst
GND_516;gopGND
Pin
Z;2

Inst
GND_517;gopGND
Pin
Z;2

Inst
GND_518;gopGND
Pin
Z;2

Inst
GND_519;gopGND
Pin
Z;2

Inst
GND_520;gopGND
Pin
Z;2

Inst
GND_521;gopGND
Pin
Z;2

Inst
GND_522;gopGND
Pin
Z;2

Inst
GND_523;gopGND
Pin
Z;2

Inst
GND_524;gopGND
Pin
Z;2

Inst
GND_525;gopGND
Pin
Z;2

Inst
GND_526;gopGND
Pin
Z;2

Inst
GND_527;gopGND
Pin
Z;2

Inst
GND_528;gopGND
Pin
Z;2

Inst
GND_529;gopGND
Pin
Z;2

Inst
GND_530;gopGND
Pin
Z;2

Inst
GND_531;gopGND
Pin
Z;2

Inst
GND_532;gopGND
Pin
Z;2

Inst
GND_533;gopGND
Pin
Z;2

Inst
GND_534;gopGND
Pin
Z;2

Inst
GND_535;gopGND
Pin
Z;2

Inst
GND_536;gopGND
Pin
Z;2

Inst
GND_537;gopGND
Pin
Z;2

Inst
GND_538;gopGND
Pin
Z;2

Inst
GND_539;gopGND
Pin
Z;2

Inst
GND_540;gopGND
Pin
Z;2

Inst
GND_541;gopGND
Pin
Z;2

Inst
GND_542;gopGND
Pin
Z;2

Inst
GND_543;gopGND
Pin
Z;2

Inst
GND_544;gopGND
Pin
Z;2

Inst
GND_545;gopGND
Pin
Z;2

Inst
GND_546;gopGND
Pin
Z;2

Inst
GND_547;gopGND
Pin
Z;2

Inst
GND_548;gopGND
Pin
Z;2

Inst
GND_549;gopGND
Pin
Z;2

Inst
GND_550;gopGND
Pin
Z;2

Inst
GND_551;gopGND
Pin
Z;2

Inst
GND_552;gopGND
Pin
Z;2

Inst
GND_553;gopGND
Pin
Z;2

Inst
GND_554;gopGND
Pin
Z;2

Inst
GND_555;gopGND
Pin
Z;2

Inst
GND_556;gopGND
Pin
Z;2

Inst
GND_557;gopGND
Pin
Z;2

Inst
GND_558;gopGND
Pin
Z;2

Inst
GND_559;gopGND
Pin
Z;2

Inst
GND_560;gopGND
Pin
Z;2

Inst
GND_561;gopGND
Pin
Z;2

Inst
GND_562;gopGND
Pin
Z;2

Inst
GND_563;gopGND
Pin
Z;2

Inst
GND_564;gopGND
Pin
Z;2

Inst
GND_565;gopGND
Pin
Z;2

Inst
GND_566;gopGND
Pin
Z;2

Inst
GND_567;gopGND
Pin
Z;2

Inst
GND_568;gopGND
Pin
Z;2

Inst
GND_569;gopGND
Pin
Z;2

Inst
GND_570;gopGND
Pin
Z;2

Inst
GND_571;gopGND
Pin
Z;2

Inst
GND_572;gopGND
Pin
Z;2

Inst
GND_573;gopGND
Pin
Z;2

Inst
GND_574;gopGND
Pin
Z;2

Inst
GND_575;gopGND
Pin
Z;2

Inst
GND_576;gopGND
Pin
Z;2

Inst
GND_577;gopGND
Pin
Z;2

Inst
GND_578;gopGND
Pin
Z;2

Inst
GND_579;gopGND
Pin
Z;2

Inst
GND_580;gopGND
Pin
Z;2

Inst
GND_581;gopGND
Pin
Z;2

Inst
GND_582;gopGND
Pin
Z;2

Inst
GND_583;gopGND
Pin
Z;2

Inst
GND_584;gopGND
Pin
Z;2

Inst
GND_585;gopGND
Pin
Z;2

Inst
GND_586;gopGND
Pin
Z;2

Inst
GND_587;gopGND
Pin
Z;2

Inst
GND_588;gopGND
Pin
Z;2

Inst
GND_589;gopGND
Pin
Z;2

Inst
GND_590;gopGND
Pin
Z;2

Inst
GND_591;gopGND
Pin
Z;2

Inst
GND_592;gopGND
Pin
Z;2

Inst
GND_593;gopGND
Pin
Z;2

Inst
GND_594;gopGND
Pin
Z;2

Inst
GND_595;gopGND
Pin
Z;2

Inst
GND_596;gopGND
Pin
Z;2

Inst
GND_597;gopGND
Pin
Z;2

Inst
GND_598;gopGND
Pin
Z;2

Inst
GND_599;gopGND
Pin
Z;2

Inst
GND_600;gopGND
Pin
Z;2

Inst
GND_601;gopGND
Pin
Z;2

Inst
GND_602;gopGND
Pin
Z;2

Inst
GND_603;gopGND
Pin
Z;2

Inst
GND_604;gopGND
Pin
Z;2

Inst
GND_605;gopGND
Pin
Z;2

Inst
GND_606;gopGND
Pin
Z;2

Inst
GND_607;gopGND
Pin
Z;2

Inst
GND_608;gopGND
Pin
Z;2

Inst
GND_609;gopGND
Pin
Z;2

Inst
GND_610;gopGND
Pin
Z;2

Inst
GND_611;gopGND
Pin
Z;2

Inst
GND_612;gopGND
Pin
Z;2

Inst
GND_613;gopGND
Pin
Z;2

Inst
GND_614;gopGND
Pin
Z;2

Inst
GND_615;gopGND
Pin
Z;2

Inst
GND_616;gopGND
Pin
Z;2

Inst
GND_617;gopGND
Pin
Z;2

Inst
GND_618;gopGND
Pin
Z;2

Inst
GND_619;gopGND
Pin
Z;2

Inst
GND_620;gopGND
Pin
Z;2

Inst
GND_621;gopGND
Pin
Z;2

Inst
GND_622;gopGND
Pin
Z;2

Inst
GND_623;gopGND
Pin
Z;2

Inst
GND_624;gopGND
Pin
Z;2

Inst
GND_625;gopGND
Pin
Z;2

Inst
GND_626;gopGND
Pin
Z;2

Inst
GND_627;gopGND
Pin
Z;2

Inst
GND_628;gopGND
Pin
Z;2

Inst
GND_629;gopGND
Pin
Z;2

Inst
GND_630;gopGND
Pin
Z;2

Inst
GND_631;gopGND
Pin
Z;2

Inst
GND_632;gopGND
Pin
Z;2

Inst
GND_633;gopGND
Pin
Z;2

Inst
GND_634;gopGND
Pin
Z;2

Inst
GND_635;gopGND
Pin
Z;2

Inst
GND_636;gopGND
Pin
Z;2

Inst
GND_637;gopGND
Pin
Z;2

Inst
GND_638;gopGND
Pin
Z;2

Inst
GND_639;gopGND
Pin
Z;2

Inst
GND_640;gopGND
Pin
Z;2

Inst
GND_641;gopGND
Pin
Z;2

Inst
GND_642;gopGND
Pin
Z;2

Inst
GND_643;gopGND
Pin
Z;2

Inst
GND_644;gopGND
Pin
Z;2

Inst
GND_645;gopGND
Pin
Z;2

Inst
GND_646;gopGND
Pin
Z;2

Inst
GND_647;gopGND
Pin
Z;2

Inst
GND_648;gopGND
Pin
Z;2

Inst
GND_649;gopGND
Pin
Z;2

Inst
GND_650;gopGND
Pin
Z;2

Inst
GND_651;gopGND
Pin
Z;2

Inst
GND_652;gopGND
Pin
Z;2

Inst
GND_653;gopGND
Pin
Z;2

Inst
GND_654;gopGND
Pin
Z;2

Inst
GND_655;gopGND
Pin
Z;2

Inst
GND_656;gopGND
Pin
Z;2

Inst
GND_657;gopGND
Pin
Z;2

Inst
GND_658;gopGND
Pin
Z;2

Inst
GND_659;gopGND
Pin
Z;2

Inst
GND_660;gopGND
Pin
Z;2

Inst
GND_661;gopGND
Pin
Z;2

Inst
GND_662;gopGND
Pin
Z;2

Inst
GND_663;gopGND
Pin
Z;2

Inst
GND_664;gopGND
Pin
Z;2

Inst
GND_665;gopGND
Pin
Z;2

Inst
GND_666;gopGND
Pin
Z;2

Inst
GND_667;gopGND
Pin
Z;2

Inst
GND_668;gopGND
Pin
Z;2

Inst
GND_669;gopGND
Pin
Z;2

Inst
GND_670;gopGND
Pin
Z;2

Inst
GND_671;gopGND
Pin
Z;2

Inst
GND_672;gopGND
Pin
Z;2

Inst
GND_673;gopGND
Pin
Z;2

Inst
GND_674;gopGND
Pin
Z;2

Inst
GND_675;gopGND
Pin
Z;2

Inst
GND_676;gopGND
Pin
Z;2

Inst
GND_677;gopGND
Pin
Z;2

Inst
GND_678;gopGND
Pin
Z;2

Inst
GND_679;gopGND
Pin
Z;2

Inst
GND_680;gopGND
Pin
Z;2

Inst
GND_681;gopGND
Pin
Z;2

Inst
GND_682;gopGND
Pin
Z;2

Inst
GND_683;gopGND
Pin
Z;2

Inst
GND_684;gopGND
Pin
Z;2

Inst
GND_685;gopGND
Pin
Z;2

Inst
GND_686;gopGND
Pin
Z;2

Inst
GND_687;gopGND
Pin
Z;2

Inst
GND_688;gopGND
Pin
Z;2

Inst
GND_689;gopGND
Pin
Z;2

Inst
GND_690;gopGND
Pin
Z;2

Inst
GND_691;gopGND
Pin
Z;2

Inst
GND_692;gopGND
Pin
Z;2

Inst
GND_693;gopGND
Pin
Z;2

Inst
GND_694;gopGND
Pin
Z;2

Inst
GND_695;gopGND
Pin
Z;2

Inst
GND_696;gopGND
Pin
Z;2

Inst
GND_697;gopGND
Pin
Z;2

Inst
GND_698;gopGND
Pin
Z;2

Inst
GND_699;gopGND
Pin
Z;2

Inst
GND_700;gopGND
Pin
Z;2

Inst
GND_701;gopGND
Pin
Z;2

Inst
GND_702;gopGND
Pin
Z;2

Inst
GND_703;gopGND
Pin
Z;2

Inst
GND_704;gopGND
Pin
Z;2

Inst
GND_705;gopGND
Pin
Z;2

Inst
GND_706;gopGND
Pin
Z;2

Inst
GND_707;gopGND
Pin
Z;2

Inst
GND_708;gopGND
Pin
Z;2

Inst
GND_709;gopGND
Pin
Z;2

Inst
GND_710;gopGND
Pin
Z;2

Inst
GND_711;gopGND
Pin
Z;2

Inst
GND_712;gopGND
Pin
Z;2

Inst
GND_713;gopGND
Pin
Z;2

Inst
GND_714;gopGND
Pin
Z;2

Inst
GND_715;gopGND
Pin
Z;2

Inst
GND_716;gopGND
Pin
Z;2

Inst
GND_717;gopGND
Pin
Z;2

Inst
GND_718;gopGND
Pin
Z;2

Inst
GND_719;gopGND
Pin
Z;2

Inst
GND_720;gopGND
Pin
Z;2

Inst
GND_721;gopGND
Pin
Z;2

Inst
GND_722;gopGND
Pin
Z;2

Inst
GND_723;gopGND
Pin
Z;2

Inst
GND_724;gopGND
Pin
Z;2

Inst
GND_725;gopGND
Pin
Z;2

Inst
GND_726;gopGND
Pin
Z;2

Inst
GND_727;gopGND
Pin
Z;2

Inst
GND_728;gopGND
Pin
Z;2

Inst
GND_729;gopGND
Pin
Z;2

Inst
GND_730;gopGND
Pin
Z;2

Inst
GND_731;gopGND
Pin
Z;2

Inst
GND_732;gopGND
Pin
Z;2

Inst
GND_733;gopGND
Pin
Z;2

Inst
GND_734;gopGND
Pin
Z;2

Inst
GND_735;gopGND
Pin
Z;2

Inst
GND_736;gopGND
Pin
Z;2

Inst
GND_737;gopGND
Pin
Z;2

Inst
GND_738;gopGND
Pin
Z;2

Inst
GND_739;gopGND
Pin
Z;2

Inst
GND_740;gopGND
Pin
Z;2

Inst
GND_741;gopGND
Pin
Z;2

Inst
GND_742;gopGND
Pin
Z;2

Inst
GND_743;gopGND
Pin
Z;2

Inst
GND_744;gopGND
Pin
Z;2

Inst
GND_745;gopGND
Pin
Z;2

Inst
GND_746;gopGND
Pin
Z;2

Inst
GND_747;gopGND
Pin
Z;2

Inst
GND_748;gopGND
Pin
Z;2

Inst
GND_749;gopGND
Pin
Z;2

Inst
GND_750;gopGND
Pin
Z;2

Inst
GND_751;gopGND
Pin
Z;2

Inst
GND_752;gopGND
Pin
Z;2

Inst
GND_753;gopGND
Pin
Z;2

Inst
GND_754;gopGND
Pin
Z;2

Inst
GND_755;gopGND
Pin
Z;2

Inst
GND_756;gopGND
Pin
Z;2

Inst
GND_757;gopGND
Pin
Z;2

Inst
GND_758;gopGND
Pin
Z;2

Inst
GND_759;gopGND
Pin
Z;2

Inst
GND_760;gopGND
Pin
Z;2

Inst
GND_761;gopGND
Pin
Z;2

Inst
GND_762;gopGND
Pin
Z;2

Inst
GND_763;gopGND
Pin
Z;2

Inst
GND_764;gopGND
Pin
Z;2

Inst
GND_765;gopGND
Pin
Z;2

Inst
GND_766;gopGND
Pin
Z;2

Inst
GND_767;gopGND
Pin
Z;2

Inst
GND_768;gopGND
Pin
Z;2

Inst
GND_769;gopGND
Pin
Z;2

Inst
GND_770;gopGND
Pin
Z;2

Inst
GND_771;gopGND
Pin
Z;2

Inst
GND_772;gopGND
Pin
Z;2

Inst
GND_773;gopGND
Pin
Z;2

Inst
GND_774;gopGND
Pin
Z;2

Inst
GND_775;gopGND
Pin
Z;2

Inst
GND_776;gopGND
Pin
Z;2

Inst
GND_777;gopGND
Pin
Z;2

Inst
GND_778;gopGND
Pin
Z;2

Inst
GND_779;gopGND
Pin
Z;2

Inst
GND_780;gopGND
Pin
Z;2

Inst
GND_781;gopGND
Pin
Z;2

Inst
GND_782;gopGND
Pin
Z;2

Inst
GND_783;gopGND
Pin
Z;2

Inst
GND_784;gopGND
Pin
Z;2

Inst
GND_785;gopGND
Pin
Z;2

Inst
GND_786;gopGND
Pin
Z;2

Inst
GND_787;gopGND
Pin
Z;2

Inst
GND_788;gopGND
Pin
Z;2

Inst
GND_789;gopGND
Pin
Z;2

Inst
GND_790;gopGND
Pin
Z;2

Inst
GND_791;gopGND
Pin
Z;2

Inst
GND_792;gopGND
Pin
Z;2

Inst
GND_793;gopGND
Pin
Z;2

Inst
GND_794;gopGND
Pin
Z;2

Inst
GND_795;gopGND
Pin
Z;2

Inst
GND_796;gopGND
Pin
Z;2

Inst
GND_797;gopGND
Pin
Z;2

Inst
GND_798;gopGND
Pin
Z;2

Inst
GND_799;gopGND
Pin
Z;2

Inst
GND_800;gopGND
Pin
Z;2

Inst
GND_801;gopGND
Pin
Z;2

Inst
GND_802;gopGND
Pin
Z;2

Inst
GND_803;gopGND
Pin
Z;2

Inst
GND_804;gopGND
Pin
Z;2

Inst
GND_805;gopGND
Pin
Z;2

Inst
GND_806;gopGND
Pin
Z;2

Inst
GND_807;gopGND
Pin
Z;2

Inst
GND_808;gopGND
Pin
Z;2

Inst
GND_809;gopGND
Pin
Z;2

Inst
GND_810;gopGND
Pin
Z;2

Inst
GND_811;gopGND
Pin
Z;2

Inst
GND_812;gopGND
Pin
Z;2

Inst
GND_813;gopGND
Pin
Z;2

Inst
GND_814;gopGND
Pin
Z;2

Inst
GND_815;gopGND
Pin
Z;2

Inst
GND_816;gopGND
Pin
Z;2

Inst
GND_817;gopGND
Pin
Z;2

Inst
GND_818;gopGND
Pin
Z;2

Inst
GND_819;gopGND
Pin
Z;2

Inst
GND_820;gopGND
Pin
Z;2

Inst
GND_821;gopGND
Pin
Z;2

Inst
GND_822;gopGND
Pin
Z;2

Inst
GND_823;gopGND
Pin
Z;2

Inst
GND_824;gopGND
Pin
Z;2

Inst
GND_825;gopGND
Pin
Z;2

Inst
GND_826;gopGND
Pin
Z;2

Inst
GND_827;gopGND
Pin
Z;2

Inst
GND_828;gopGND
Pin
Z;2

Inst
GND_829;gopGND
Pin
Z;2

Inst
GND_830;gopGND
Pin
Z;2

Inst
GND_831;gopGND
Pin
Z;2

Inst
GND_832;gopGND
Pin
Z;2

Inst
GND_833;gopGND
Pin
Z;2

Inst
GND_834;gopGND
Pin
Z;2

Inst
GND_835;gopGND
Pin
Z;2

Inst
GND_836;gopGND
Pin
Z;2

Inst
GND_837;gopGND
Pin
Z;2

Inst
GND_838;gopGND
Pin
Z;2

Inst
GND_839;gopGND
Pin
Z;2

Inst
GND_840;gopGND
Pin
Z;2

Inst
GND_841;gopGND
Pin
Z;2

Inst
GND_842;gopGND
Pin
Z;2

Inst
GND_843;gopGND
Pin
Z;2

Inst
GND_844;gopGND
Pin
Z;2

Inst
GND_845;gopGND
Pin
Z;2

Inst
GND_846;gopGND
Pin
Z;2

Inst
GND_847;gopGND
Pin
Z;2

Inst
GND_848;gopGND
Pin
Z;2

Inst
GND_849;gopGND
Pin
Z;2

Inst
GND_850;gopGND
Pin
Z;2

Inst
GND_851;gopGND
Pin
Z;2

Inst
GND_852;gopGND
Pin
Z;2

Inst
GND_853;gopGND
Pin
Z;2

Inst
GND_854;gopGND
Pin
Z;2

Inst
GND_855;gopGND
Pin
Z;2

Inst
GND_856;gopGND
Pin
Z;2

Inst
GND_857;gopGND
Pin
Z;2

Inst
GND_858;gopGND
Pin
Z;2

Inst
GND_859;gopGND
Pin
Z;2

Inst
GND_860;gopGND
Pin
Z;2

Inst
GND_861;gopGND
Pin
Z;2

Inst
GND_862;gopGND
Pin
Z;2

Inst
GND_863;gopGND
Pin
Z;2

Inst
GND_864;gopGND
Pin
Z;2

Inst
GND_865;gopGND
Pin
Z;2

Inst
GND_866;gopGND
Pin
Z;2

Inst
GND_867;gopGND
Pin
Z;2

Inst
GND_868;gopGND
Pin
Z;2

Inst
GND_869;gopGND
Pin
Z;2

Inst
GND_870;gopGND
Pin
Z;2

Inst
GND_871;gopGND
Pin
Z;2

Inst
GND_872;gopGND
Pin
Z;2

Inst
GND_873;gopGND
Pin
Z;2

Inst
GND_874;gopGND
Pin
Z;2

Inst
GND_875;gopGND
Pin
Z;2

Inst
GND_876;gopGND
Pin
Z;2

Inst
GND_877;gopGND
Pin
Z;2

Inst
GND_878;gopGND
Pin
Z;2

Inst
GND_879;gopGND
Pin
Z;2

Inst
GND_880;gopGND
Pin
Z;2

Inst
GND_881;gopGND
Pin
Z;2

Inst
GND_882;gopGND
Pin
Z;2

Inst
GND_883;gopGND
Pin
Z;2

Inst
GND_884;gopGND
Pin
Z;2

Inst
GND_885;gopGND
Pin
Z;2

Inst
GND_886;gopGND
Pin
Z;2

Inst
GND_887;gopGND
Pin
Z;2

Inst
GND_888;gopGND
Pin
Z;2

Inst
GND_889;gopGND
Pin
Z;2

Inst
GND_890;gopGND
Pin
Z;2

Inst
GND_891;gopGND
Pin
Z;2

Inst
GND_892;gopGND
Pin
Z;2

Inst
GND_893;gopGND
Pin
Z;2

Inst
GND_894;gopGND
Pin
Z;2

Inst
GND_895;gopGND
Pin
Z;2

Inst
GND_896;gopGND
Pin
Z;2

Inst
GND_897;gopGND
Pin
Z;2

Inst
GND_898;gopGND
Pin
Z;2

Inst
GND_899;gopGND
Pin
Z;2

Inst
GND_900;gopGND
Pin
Z;2

Inst
GND_901;gopGND
Pin
Z;2

Inst
GND_902;gopGND
Pin
Z;2

Inst
GND_903;gopGND
Pin
Z;2

Inst
GND_904;gopGND
Pin
Z;2

Inst
GND_905;gopGND
Pin
Z;2

Inst
GND_906;gopGND
Pin
Z;2

Inst
GND_907;gopGND
Pin
Z;2

Inst
GND_908;gopGND
Pin
Z;2

Inst
GND_909;gopGND
Pin
Z;2

Inst
GND_910;gopGND
Pin
Z;2

Inst
GND_911;gopGND
Pin
Z;2

Inst
GND_912;gopGND
Pin
Z;2

Inst
GND_913;gopGND
Pin
Z;2

Inst
GND_914;gopGND
Pin
Z;2

Inst
GND_915;gopGND
Pin
Z;2

Inst
GND_916;gopGND
Pin
Z;2

Inst
GND_917;gopGND
Pin
Z;2

Inst
GND_918;gopGND
Pin
Z;2

Inst
GND_919;gopGND
Pin
Z;2

Inst
GND_920;gopGND
Pin
Z;2

Inst
GND_921;gopGND
Pin
Z;2

Inst
GND_922;gopGND
Pin
Z;2

Inst
GND_923;gopGND
Pin
Z;2

Inst
GND_924;gopGND
Pin
Z;2

Inst
GND_925;gopGND
Pin
Z;2

Inst
GND_926;gopGND
Pin
Z;2

Inst
GND_927;gopGND
Pin
Z;2

Inst
GND_928;gopGND
Pin
Z;2

Inst
GND_929;gopGND
Pin
Z;2

Inst
GND_930;gopGND
Pin
Z;2

Inst
GND_931;gopGND
Pin
Z;2

Inst
GND_932;gopGND
Pin
Z;2

Inst
GND_933;gopGND
Pin
Z;2

Inst
GND_934;gopGND
Pin
Z;2

Inst
GND_935;gopGND
Pin
Z;2

Inst
GND_936;gopGND
Pin
Z;2

Inst
GND_937;gopGND
Pin
Z;2

Inst
GND_938;gopGND
Pin
Z;2

Inst
GND_939;gopGND
Pin
Z;2

Inst
GND_940;gopGND
Pin
Z;2

Inst
GND_941;gopGND
Pin
Z;2

Inst
GND_942;gopGND
Pin
Z;2

Inst
GND_943;gopGND
Pin
Z;2

Inst
GND_944;gopGND
Pin
Z;2

Inst
GND_945;gopGND
Pin
Z;2

Inst
GND_946;gopGND
Pin
Z;2

Inst
GND_947;gopGND
Pin
Z;2

Inst
GND_948;gopGND
Pin
Z;2

Inst
GND_949;gopGND
Pin
Z;2

Inst
GND_950;gopGND
Pin
Z;2

Inst
GND_951;gopGND
Pin
Z;2

Inst
GND_952;gopGND
Pin
Z;2

Inst
GND_953;gopGND
Pin
Z;2

Inst
GND_954;gopGND
Pin
Z;2

Inst
GND_955;gopGND
Pin
Z;2

Inst
GND_956;gopGND
Pin
Z;2

Inst
GND_957;gopGND
Pin
Z;2

Inst
GND_958;gopGND
Pin
Z;2

Inst
GND_959;gopGND
Pin
Z;2

Inst
GND_960;gopGND
Pin
Z;2

Inst
GND_961;gopGND
Pin
Z;2

Inst
GND_962;gopGND
Pin
Z;2

Inst
GND_963;gopGND
Pin
Z;2

Inst
GND_964;gopGND
Pin
Z;2

Inst
GND_965;gopGND
Pin
Z;2

Inst
GND_966;gopGND
Pin
Z;2

Inst
GND_967;gopGND
Pin
Z;2

Inst
GND_968;gopGND
Pin
Z;2

Inst
GND_969;gopGND
Pin
Z;2

Inst
GND_970;gopGND
Pin
Z;2

Inst
GND_971;gopGND
Pin
Z;2

Inst
GND_972;gopGND
Pin
Z;2

Inst
GND_973;gopGND
Pin
Z;2

Inst
GND_974;gopGND
Pin
Z;2

Inst
GND_975;gopGND
Pin
Z;2

Inst
GND_976;gopGND
Pin
Z;2

Inst
GND_977;gopGND
Pin
Z;2

Inst
GND_978;gopGND
Pin
Z;2

Inst
GND_979;gopGND
Pin
Z;2

Inst
GND_980;gopGND
Pin
Z;2

Inst
GND_981;gopGND
Pin
Z;2

Inst
GND_982;gopGND
Pin
Z;2

Inst
GND_983;gopGND
Pin
Z;2

Inst
GND_984;gopGND
Pin
Z;2

Inst
GND_985;gopGND
Pin
Z;2

Inst
GND_986;gopGND
Pin
Z;2

Inst
GND_987;gopGND
Pin
Z;2

Inst
GND_988;gopGND
Pin
Z;2

Inst
GND_989;gopGND
Pin
Z;2

Inst
GND_990;gopGND
Pin
Z;2

Inst
GND_991;gopGND
Pin
Z;2

Inst
GND_992;gopGND
Pin
Z;2

Inst
GND_993;gopGND
Pin
Z;2

Inst
GND_994;gopGND
Pin
Z;2

Inst
GND_995;gopGND
Pin
Z;2

Inst
GND_996;gopGND
Pin
Z;2

Inst
GND_997;gopGND
Pin
Z;2

Inst
GND_998;gopGND
Pin
Z;2

Inst
GND_999;gopGND
Pin
Z;2

Inst
GND_1000;gopGND
Pin
Z;2

Inst
GND_1001;gopGND
Pin
Z;2

Inst
GND_1002;gopGND
Pin
Z;2

Inst
GND_1003;gopGND
Pin
Z;2

Inst
GND_1004;gopGND
Pin
Z;2

Inst
GND_1005;gopGND
Pin
Z;2

Inst
GND_1006;gopGND
Pin
Z;2

Inst
GND_1007;gopGND
Pin
Z;2

Inst
GND_1008;gopGND
Pin
Z;2

Inst
GND_1009;gopGND
Pin
Z;2

Inst
GND_1010;gopGND
Pin
Z;2

Inst
GND_1011;gopGND
Pin
Z;2

Inst
GND_1012;gopGND
Pin
Z;2

Inst
GND_1013;gopGND
Pin
Z;2

Inst
GND_1014;gopGND
Pin
Z;2

Inst
GND_1015;gopGND
Pin
Z;2

Inst
GND_1016;gopGND
Pin
Z;2

Inst
GND_1017;gopGND
Pin
Z;2

Inst
GND_1018;gopGND
Pin
Z;2

Inst
GND_1019;gopGND
Pin
Z;2

Inst
GND_1020;gopGND
Pin
Z;2

Inst
GND_1021;gopGND
Pin
Z;2

Inst
GND_1022;gopGND
Pin
Z;2

Inst
GND_1023;gopGND
Pin
Z;2

Inst
GND_1024;gopGND
Pin
Z;2

Inst
GND_1025;gopGND
Pin
Z;2

Inst
GND_1026;gopGND
Pin
Z;2

Inst
GND_1027;gopGND
Pin
Z;2

Inst
GND_1028;gopGND
Pin
Z;2

Inst
GND_1029;gopGND
Pin
Z;2

Inst
GND_1030;gopGND
Pin
Z;2

Inst
GND_1031;gopGND
Pin
Z;2

Inst
GND_1032;gopGND
Pin
Z;2

Inst
GND_1033;gopGND
Pin
Z;2

Inst
GND_1034;gopGND
Pin
Z;2

Inst
GND_1035;gopGND
Pin
Z;2

Inst
GND_1036;gopGND
Pin
Z;2

Inst
GND_1037;gopGND
Pin
Z;2

Inst
GND_1038;gopGND
Pin
Z;2

Inst
GND_1039;gopGND
Pin
Z;2

Inst
GND_1040;gopGND
Pin
Z;2

Inst
GND_1041;gopGND
Pin
Z;2

Inst
GND_1042;gopGND
Pin
Z;2

Inst
GND_1043;gopGND
Pin
Z;2

Inst
GND_1044;gopGND
Pin
Z;2

Inst
GND_1045;gopGND
Pin
Z;2

Inst
GND_1046;gopGND
Pin
Z;2

Inst
GND_1047;gopGND
Pin
Z;2

Inst
GND_1048;gopGND
Pin
Z;2

Inst
GND_1049;gopGND
Pin
Z;2

Inst
GND_1050;gopGND
Pin
Z;2

Inst
GND_1051;gopGND
Pin
Z;2

Inst
GND_1052;gopGND
Pin
Z;2

Inst
GND_1053;gopGND
Pin
Z;2

Inst
GND_1054;gopGND
Pin
Z;2

Inst
GND_1055;gopGND
Pin
Z;2

Inst
GND_1056;gopGND
Pin
Z;2

Inst
GND_1057;gopGND
Pin
Z;2

Inst
GND_1058;gopGND
Pin
Z;2

Inst
GND_1059;gopGND
Pin
Z;2

Inst
GND_1060;gopGND
Pin
Z;2

Inst
GND_1061;gopGND
Pin
Z;2

Inst
GND_1062;gopGND
Pin
Z;2

Inst
GND_1063;gopGND
Pin
Z;2

Inst
GND_1064;gopGND
Pin
Z;2

Inst
GND_1065;gopGND
Pin
Z;2

Inst
GND_1066;gopGND
Pin
Z;2

Inst
GND_1067;gopGND
Pin
Z;2

Inst
GND_1068;gopGND
Pin
Z;2

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
VCC_124;gopVCC
Pin
Z;2

Inst
VCC_125;gopVCC
Pin
Z;2

Inst
VCC_126;gopVCC
Pin
Z;2

Inst
VCC_127;gopVCC
Pin
Z;2

Inst
VCC_128;gopVCC
Pin
Z;2

Inst
VCC_129;gopVCC
Pin
Z;2

Inst
VCC_130;gopVCC
Pin
Z;2

Inst
VCC_131;gopVCC
Pin
Z;2

Inst
VCC_132;gopVCC
Pin
Z;2

Inst
VCC_133;gopVCC
Pin
Z;2

Inst
VCC_134;gopVCC
Pin
Z;2

Inst
VCC_135;gopVCC
Pin
Z;2

Inst
VCC_136;gopVCC
Pin
Z;2

Inst
VCC_137;gopVCC
Pin
Z;2

Inst
VCC_138;gopVCC
Pin
Z;2

Inst
VCC_139;gopVCC
Pin
Z;2

Inst
VCC_140;gopVCC
Pin
Z;2

Inst
VCC_141;gopVCC
Pin
Z;2

Inst
VCC_142;gopVCC
Pin
Z;2

Inst
VCC_143;gopVCC
Pin
Z;2

Inst
VCC_144;gopVCC
Pin
Z;2

Inst
VCC_145;gopVCC
Pin
Z;2

Inst
VCC_146;gopVCC
Pin
Z;2

Inst
VCC_147;gopVCC
Pin
Z;2

Inst
VCC_148;gopVCC
Pin
Z;2

Inst
VCC_149;gopVCC
Pin
Z;2

Inst
VCC_150;gopVCC
Pin
Z;2

Inst
VCC_151;gopVCC
Pin
Z;2

Inst
VCC_152;gopVCC
Pin
Z;2

Inst
VCC_153;gopVCC
Pin
Z;2

Inst
VCC_154;gopVCC
Pin
Z;2

Inst
VCC_155;gopVCC
Pin
Z;2

Inst
VCC_156;gopVCC
Pin
Z;2

Inst
VCC_157;gopVCC
Pin
Z;2

Inst
VCC_158;gopVCC
Pin
Z;2

Inst
VCC_159;gopVCC
Pin
Z;2

Inst
VCC_160;gopVCC
Pin
Z;2

Inst
VCC_161;gopVCC
Pin
Z;2

Inst
VCC_162;gopVCC
Pin
Z;2

Inst
VCC_163;gopVCC
Pin
Z;2

Inst
VCC_164;gopVCC
Pin
Z;2

Inst
VCC_165;gopVCC
Pin
Z;2

Inst
VCC_166;gopVCC
Pin
Z;2

Inst
VCC_167;gopVCC
Pin
Z;2

Inst
VCC_168;gopVCC
Pin
Z;2

Inst
VCC_169;gopVCC
Pin
Z;2

Inst
VCC_170;gopVCC
Pin
Z;2

Inst
VCC_171;gopVCC
Pin
Z;2

Inst
VCC_172;gopVCC
Pin
Z;2

Inst
VCC_173;gopVCC
Pin
Z;2

Inst
VCC_174;gopVCC
Pin
Z;2

Inst
VCC_175;gopVCC
Pin
Z;2

Inst
VCC_176;gopVCC
Pin
Z;2

Inst
VCC_177;gopVCC
Pin
Z;2

Inst
VCC_178;gopVCC
Pin
Z;2

Inst
VCC_179;gopVCC
Pin
Z;2

Inst
VCC_180;gopVCC
Pin
Z;2

Inst
VCC_181;gopVCC
Pin
Z;2

Inst
VCC_182;gopVCC
Pin
Z;2

Inst
VCC_183;gopVCC
Pin
Z;2

Inst
VCC_184;gopVCC
Pin
Z;2

Inst
VCC_185;gopVCC
Pin
Z;2

Inst
VCC_186;gopVCC
Pin
Z;2

Inst
VCC_187;gopVCC
Pin
Z;2

Inst
VCC_188;gopVCC
Pin
Z;2

Inst
VCC_189;gopVCC
Pin
Z;2

Inst
VCC_190;gopVCC
Pin
Z;2

Inst
VCC_191;gopVCC
Pin
Z;2

Inst
VCC_192;gopVCC
Pin
Z;2

Inst
VCC_193;gopVCC
Pin
Z;2

Inst
VCC_194;gopVCC
Pin
Z;2

Inst
VCC_195;gopVCC
Pin
Z;2

Inst
VCC_196;gopVCC
Pin
Z;2

Inst
VCC_197;gopVCC
Pin
Z;2

Inst
VCC_198;gopVCC
Pin
Z;2

Inst
VCC_199;gopVCC
Pin
Z;2

Inst
VCC_200;gopVCC
Pin
Z;2

Inst
VCC_201;gopVCC
Pin
Z;2

Inst
VCC_202;gopVCC
Pin
Z;2

Inst
VCC_203;gopVCC
Pin
Z;2

Inst
VCC_204;gopVCC
Pin
Z;2

Inst
VCC_205;gopVCC
Pin
Z;2

Inst
VCC_206;gopVCC
Pin
Z;2

Inst
VCC_207;gopVCC
Pin
Z;2

Inst
VCC_208;gopVCC
Pin
Z;2

Inst
VCC_209;gopVCC
Pin
Z;2

Inst
VCC_210;gopVCC
Pin
Z;2

Inst
VCC_211;gopVCC
Pin
Z;2

Inst
VCC_212;gopVCC
Pin
Z;2

Inst
VCC_213;gopVCC
Pin
Z;2

Inst
VCC_214;gopVCC
Pin
Z;2

Inst
VCC_215;gopVCC
Pin
Z;2

Inst
VCC_216;gopVCC
Pin
Z;2

Inst
VCC_217;gopVCC
Pin
Z;2

Inst
VCC_218;gopVCC
Pin
Z;2

Inst
VCC_219;gopVCC
Pin
Z;2

Inst
VCC_220;gopVCC
Pin
Z;2

Inst
VCC_221;gopVCC
Pin
Z;2

Inst
VCC_222;gopVCC
Pin
Z;2

Inst
VCC_223;gopVCC
Pin
Z;2

Inst
VCC_224;gopVCC
Pin
Z;2

Inst
VCC_225;gopVCC
Pin
Z;2

Inst
VCC_226;gopVCC
Pin
Z;2

Inst
VCC_227;gopVCC
Pin
Z;2

Inst
VCC_228;gopVCC
Pin
Z;2

Inst
VCC_229;gopVCC
Pin
Z;2

Inst
VCC_230;gopVCC
Pin
Z;2

Inst
VCC_231;gopVCC
Pin
Z;2

Inst
VCC_232;gopVCC
Pin
Z;2

Inst
VCC_233;gopVCC
Pin
Z;2

Inst
VCC_234;gopVCC
Pin
Z;2

Inst
VCC_235;gopVCC
Pin
Z;2

Inst
VCC_236;gopVCC
Pin
Z;2

Inst
VCC_237;gopVCC
Pin
Z;2

Inst
VCC_238;gopVCC
Pin
Z;2

Inst
VCC_239;gopVCC
Pin
Z;2

Inst
VCC_240;gopVCC
Pin
Z;2

Inst
VCC_241;gopVCC
Pin
Z;2

Inst
VCC_242;gopVCC
Pin
Z;2

Inst
VCC_243;gopVCC
Pin
Z;2

Inst
VCC_244;gopVCC
Pin
Z;2

Inst
VCC_245;gopVCC
Pin
Z;2

Inst
VCC_246;gopVCC
Pin
Z;2

Inst
VCC_247;gopVCC
Pin
Z;2

Inst
VCC_248;gopVCC
Pin
Z;2

Inst
VCC_249;gopVCC
Pin
Z;2

Inst
VCC_250;gopVCC
Pin
Z;2

Inst
VCC_251;gopVCC
Pin
Z;2

Inst
VCC_252;gopVCC
Pin
Z;2

Inst
VCC_253;gopVCC
Pin
Z;2

Inst
VCC_254;gopVCC
Pin
Z;2

Inst
VCC_255;gopVCC
Pin
Z;2

Inst
VCC_256;gopVCC
Pin
Z;2

Inst
VCC_257;gopVCC
Pin
Z;2

Inst
VCC_258;gopVCC
Pin
Z;2

Inst
VCC_259;gopVCC
Pin
Z;2

Inst
VCC_260;gopVCC
Pin
Z;2

Inst
VCC_261;gopVCC
Pin
Z;2

Inst
VCC_262;gopVCC
Pin
Z;2

Inst
VCC_263;gopVCC
Pin
Z;2

Inst
VCC_264;gopVCC
Pin
Z;2

Inst
VCC_265;gopVCC
Pin
Z;2

Inst
VCC_266;gopVCC
Pin
Z;2

Inst
VCC_267;gopVCC
Pin
Z;2

Inst
VCC_268;gopVCC
Pin
Z;2

Inst
VCC_269;gopVCC
Pin
Z;2

Inst
VCC_270;gopVCC
Pin
Z;2

Inst
VCC_271;gopVCC
Pin
Z;2

Inst
VCC_272;gopVCC
Pin
Z;2

Inst
VCC_273;gopVCC
Pin
Z;2

Inst
VCC_274;gopVCC
Pin
Z;2

Inst
VCC_275;gopVCC
Pin
Z;2

Inst
VCC_276;gopVCC
Pin
Z;2

Inst
VCC_277;gopVCC
Pin
Z;2

Inst
VCC_278;gopVCC
Pin
Z;2

Inst
VCC_279;gopVCC
Pin
Z;2

Inst
VCC_280;gopVCC
Pin
Z;2

Inst
VCC_281;gopVCC
Pin
Z;2

Inst
VCC_282;gopVCC
Pin
Z;2

Inst
VCC_283;gopVCC
Pin
Z;2

Inst
VCC_284;gopVCC
Pin
Z;2

Inst
VCC_285;gopVCC
Pin
Z;2

Inst
VCC_286;gopVCC
Pin
Z;2

Inst
VCC_287;gopVCC
Pin
Z;2

Inst
VCC_288;gopVCC
Pin
Z;2

Inst
VCC_289;gopVCC
Pin
Z;2

Inst
VCC_290;gopVCC
Pin
Z;2

Inst
VCC_291;gopVCC
Pin
Z;2

Inst
VCC_292;gopVCC
Pin
Z;2

Inst
VCC_293;gopVCC
Pin
Z;2

Inst
VCC_294;gopVCC
Pin
Z;2

Inst
VCC_295;gopVCC
Pin
Z;2

Inst
VCC_296;gopVCC
Pin
Z;2

Inst
VCC_297;gopVCC
Pin
Z;2

Inst
VCC_298;gopVCC
Pin
Z;2

Inst
VCC_299;gopVCC
Pin
Z;2

Inst
VCC_300;gopVCC
Pin
Z;2

Inst
VCC_301;gopVCC
Pin
Z;2

Inst
VCC_302;gopVCC
Pin
Z;2

Inst
VCC_303;gopVCC
Pin
Z;2

Inst
VCC_304;gopVCC
Pin
Z;2

Inst
VCC_305;gopVCC
Pin
Z;2

Inst
VCC_306;gopVCC
Pin
Z;2

Inst
VCC_307;gopVCC
Pin
Z;2

Inst
VCC_308;gopVCC
Pin
Z;2

Inst
VCC_309;gopVCC
Pin
Z;2

Inst
VCC_310;gopVCC
Pin
Z;2

Inst
VCC_311;gopVCC
Pin
Z;2

Inst
VCC_312;gopVCC
Pin
Z;2

Inst
VCC_313;gopVCC
Pin
Z;2

Inst
VCC_314;gopVCC
Pin
Z;2

Inst
VCC_315;gopVCC
Pin
Z;2

Inst
VCC_316;gopVCC
Pin
Z;2

Inst
VCC_317;gopVCC
Pin
Z;2

Inst
VCC_318;gopVCC
Pin
Z;2

Inst
VCC_319;gopVCC
Pin
Z;2

Inst
VCC_320;gopVCC
Pin
Z;2

Inst
VCC_321;gopVCC
Pin
Z;2

Inst
VCC_322;gopVCC
Pin
Z;2

Inst
VCC_323;gopVCC
Pin
Z;2

Inst
VCC_324;gopVCC
Pin
Z;2

Inst
VCC_325;gopVCC
Pin
Z;2

Inst
VCC_326;gopVCC
Pin
Z;2

Inst
VCC_327;gopVCC
Pin
Z;2

Inst
VCC_328;gopVCC
Pin
Z;2

Inst
VCC_329;gopVCC
Pin
Z;2

Inst
VCC_330;gopVCC
Pin
Z;2

Inst
VCC_331;gopVCC
Pin
Z;2

Inst
VCC_332;gopVCC
Pin
Z;2

Inst
VCC_333;gopVCC
Pin
Z;2

Inst
VCC_334;gopVCC
Pin
Z;2

Inst
VCC_335;gopVCC
Pin
Z;2

Inst
VCC_336;gopVCC
Pin
Z;2

Inst
VCC_337;gopVCC
Pin
Z;2

Inst
VCC_338;gopVCC
Pin
Z;2

Inst
VCC_339;gopVCC
Pin
Z;2

Inst
VCC_340;gopVCC
Pin
Z;2

Inst
VCC_341;gopVCC
Pin
Z;2

Inst
VCC_342;gopVCC
Pin
Z;2

Inst
VCC_343;gopVCC
Pin
Z;2

Inst
VCC_344;gopVCC
Pin
Z;2

Inst
VCC_345;gopVCC
Pin
Z;2

Inst
VCC_346;gopVCC
Pin
Z;2

Inst
VCC_347;gopVCC
Pin
Z;2

Inst
VCC_348;gopVCC
Pin
Z;2

Inst
VCC_349;gopVCC
Pin
Z;2

Inst
VCC_350;gopVCC
Pin
Z;2

Inst
VCC_351;gopVCC
Pin
Z;2

Inst
VCC_352;gopVCC
Pin
Z;2

Inst
VCC_353;gopVCC
Pin
Z;2

Inst
VCC_354;gopVCC
Pin
Z;2

Inst
VCC_355;gopVCC
Pin
Z;2

Inst
VCC_356;gopVCC
Pin
Z;2

Inst
VCC_357;gopVCC
Pin
Z;2

Inst
VCC_358;gopVCC
Pin
Z;2

Inst
VCC_359;gopVCC
Pin
Z;2

Inst
VCC_360;gopVCC
Pin
Z;2

Inst
VCC_361;gopVCC
Pin
Z;2

Inst
VCC_362;gopVCC
Pin
Z;2

Inst
VCC_363;gopVCC
Pin
Z;2

Inst
VCC_364;gopVCC
Pin
Z;2

Inst
VCC_365;gopVCC
Pin
Z;2

Inst
VCC_366;gopVCC
Pin
Z;2

Inst
VCC_367;gopVCC
Pin
Z;2

Inst
VCC_368;gopVCC
Pin
Z;2

Inst
VCC_369;gopVCC
Pin
Z;2

Inst
VCC_370;gopVCC
Pin
Z;2

Inst
VCC_371;gopVCC
Pin
Z;2

Inst
VCC_372;gopVCC
Pin
Z;2

Inst
VCC_373;gopVCC
Pin
Z;2

Inst
VCC_374;gopVCC
Pin
Z;2

Inst
VCC_375;gopVCC
Pin
Z;2

Inst
VCC_376;gopVCC
Pin
Z;2

Inst
VCC_377;gopVCC
Pin
Z;2

Inst
VCC_378;gopVCC
Pin
Z;2

Inst
VCC_379;gopVCC
Pin
Z;2

Inst
VCC_380;gopVCC
Pin
Z;2

Inst
VCC_381;gopVCC
Pin
Z;2

Inst
VCC_382;gopVCC
Pin
Z;2

Inst
VCC_383;gopVCC
Pin
Z;2

Inst
VCC_384;gopVCC
Pin
Z;2

Inst
VCC_385;gopVCC
Pin
Z;2

Inst
VCC_386;gopVCC
Pin
Z;2

Inst
VCC_387;gopVCC
Pin
Z;2

Inst
VCC_388;gopVCC
Pin
Z;2

Inst
VCC_389;gopVCC
Pin
Z;2

Inst
VCC_390;gopVCC
Pin
Z;2

Inst
VCC_391;gopVCC
Pin
Z;2

Inst
VCC_392;gopVCC
Pin
Z;2

Inst
VCC_393;gopVCC
Pin
Z;2

Inst
VCC_394;gopVCC
Pin
Z;2

Inst
VCC_395;gopVCC
Pin
Z;2

Inst
VCC_396;gopVCC
Pin
Z;2

Inst
VCC_397;gopVCC
Pin
Z;2

Inst
VCC_398;gopVCC
Pin
Z;2

Inst
VCC_399;gopVCC
Pin
Z;2

Inst
VCC_400;gopVCC
Pin
Z;2

Inst
VCC_401;gopVCC
Pin
Z;2

Inst
VCC_402;gopVCC
Pin
Z;2

Inst
VCC_403;gopVCC
Pin
Z;2

Inst
VCC_404;gopVCC
Pin
Z;2

Inst
VCC_405;gopVCC
Pin
Z;2

Inst
VCC_406;gopVCC
Pin
Z;2

Inst
VCC_407;gopVCC
Pin
Z;2

Inst
VCC_408;gopVCC
Pin
Z;2

Inst
VCC_409;gopVCC
Pin
Z;2

Inst
VCC_410;gopVCC
Pin
Z;2

Inst
VCC_411;gopVCC
Pin
Z;2

Inst
VCC_412;gopVCC
Pin
Z;2

Inst
VCC_413;gopVCC
Pin
Z;2

Inst
VCC_414;gopVCC
Pin
Z;2

Inst
VCC_415;gopVCC
Pin
Z;2

Inst
VCC_416;gopVCC
Pin
Z;2

Inst
VCC_417;gopVCC
Pin
Z;2

Inst
VCC_418;gopVCC
Pin
Z;2

Inst
VCC_419;gopVCC
Pin
Z;2

Inst
VCC_420;gopVCC
Pin
Z;2

Inst
VCC_421;gopVCC
Pin
Z;2

Inst
VCC_422;gopVCC
Pin
Z;2

Inst
VCC_423;gopVCC
Pin
Z;2

Inst
VCC_424;gopVCC
Pin
Z;2

Inst
VCC_425;gopVCC
Pin
Z;2

Inst
VCC_426;gopVCC
Pin
Z;2

Inst
VCC_427;gopVCC
Pin
Z;2

Inst
VCC_428;gopVCC
Pin
Z;2

Inst
VCC_429;gopVCC
Pin
Z;2

Inst
VCC_430;gopVCC
Pin
Z;2

Inst
VCC_431;gopVCC
Pin
Z;2

Inst
VCC_432;gopVCC
Pin
Z;2

Inst
VCC_433;gopVCC
Pin
Z;2

Inst
VCC_434;gopVCC
Pin
Z;2

Inst
VCC_435;gopVCC
Pin
Z;2

Inst
VCC_436;gopVCC
Pin
Z;2

Inst
VCC_437;gopVCC
Pin
Z;2

Inst
VCC_438;gopVCC
Pin
Z;2

Inst
VCC_439;gopVCC
Pin
Z;2

Inst
VCC_440;gopVCC
Pin
Z;2

Inst
VCC_441;gopVCC
Pin
Z;2

Inst
VCC_442;gopVCC
Pin
Z;2

Inst
VCC_443;gopVCC
Pin
Z;2

Inst
VCC_444;gopVCC
Pin
Z;2

Inst
VCC_445;gopVCC
Pin
Z;2

Inst
VCC_446;gopVCC
Pin
Z;2

Inst
VCC_447;gopVCC
Pin
Z;2

Inst
VCC_448;gopVCC
Pin
Z;2

Inst
VCC_449;gopVCC
Pin
Z;2

Inst
VCC_450;gopVCC
Pin
Z;2

Inst
VCC_451;gopVCC
Pin
Z;2

Inst
VCC_452;gopVCC
Pin
Z;2

Inst
VCC_453;gopVCC
Pin
Z;2

Inst
VCC_454;gopVCC
Pin
Z;2

Inst
VCC_455;gopVCC
Pin
Z;2

Inst
VCC_456;gopVCC
Pin
Z;2

Inst
VCC_457;gopVCC
Pin
Z;2

Inst
VCC_458;gopVCC
Pin
Z;2

Inst
VCC_459;gopVCC
Pin
Z;2

Inst
VCC_460;gopVCC
Pin
Z;2

Inst
VCC_461;gopVCC
Pin
Z;2

Inst
VCC_462;gopVCC
Pin
Z;2

Inst
VCC_463;gopVCC
Pin
Z;2

Inst
VCC_464;gopVCC
Pin
Z;2

Inst
VCC_465;gopVCC
Pin
Z;2

Inst
VCC_466;gopVCC
Pin
Z;2

Inst
VCC_467;gopVCC
Pin
Z;2

Inst
VCC_468;gopVCC
Pin
Z;2

Inst
VCC_469;gopVCC
Pin
Z;2

Inst
VCC_470;gopVCC
Pin
Z;2

Inst
VCC_471;gopVCC
Pin
Z;2

Inst
VCC_472;gopVCC
Pin
Z;2

Inst
VCC_473;gopVCC
Pin
Z;2

Inst
VCC_474;gopVCC
Pin
Z;2

Inst
VCC_475;gopVCC
Pin
Z;2

Inst
VCC_476;gopVCC
Pin
Z;2

Inst
VCC_477;gopVCC
Pin
Z;2

Inst
VCC_478;gopVCC
Pin
Z;2

Inst
VCC_479;gopVCC
Pin
Z;2

Inst
VCC_480;gopVCC
Pin
Z;2

Inst
VCC_481;gopVCC
Pin
Z;2

Inst
VCC_482;gopVCC
Pin
Z;2

Inst
VCC_483;gopVCC
Pin
Z;2

Inst
VCC_484;gopVCC
Pin
Z;2

Inst
VCC_485;gopVCC
Pin
Z;2

Inst
VCC_486;gopVCC
Pin
Z;2

Inst
VCC_487;gopVCC
Pin
Z;2

Inst
VCC_488;gopVCC
Pin
Z;2

Inst
VCC_489;gopVCC
Pin
Z;2

Inst
VCC_490;gopVCC
Pin
Z;2

Inst
VCC_491;gopVCC
Pin
Z;2

Inst
VCC_492;gopVCC
Pin
Z;2

Inst
VCC_493;gopVCC
Pin
Z;2

Inst
VCC_494;gopVCC
Pin
Z;2

Inst
VCC_495;gopVCC
Pin
Z;2

Inst
VCC_496;gopVCC
Pin
Z;2

Inst
VCC_497;gopVCC
Pin
Z;2

Inst
VCC_498;gopVCC
Pin
Z;2

Inst
VCC_499;gopVCC
Pin
Z;2

Inst
VCC_500;gopVCC
Pin
Z;2

Inst
VCC_501;gopVCC
Pin
Z;2

Inst
VCC_502;gopVCC
Pin
Z;2

Inst
VCC_503;gopVCC
Pin
Z;2

Inst
VCC_504;gopVCC
Pin
Z;2

Inst
VCC_505;gopVCC
Pin
Z;2

Inst
VCC_506;gopVCC
Pin
Z;2

Inst
VCC_507;gopVCC
Pin
Z;2

Inst
VCC_508;gopVCC
Pin
Z;2

Inst
VCC_509;gopVCC
Pin
Z;2

Inst
VCC_510;gopVCC
Pin
Z;2

Inst
VCC_511;gopVCC
Pin
Z;2

Inst
VCC_512;gopVCC
Pin
Z;2

Inst
VCC_513;gopVCC
Pin
Z;2

Inst
VCC_514;gopVCC
Pin
Z;2

Inst
VCC_515;gopVCC
Pin
Z;2

Inst
VCC_516;gopVCC
Pin
Z;2

Inst
VCC_517;gopVCC
Pin
Z;2

Inst
VCC_518;gopVCC
Pin
Z;2

Inst
VCC_519;gopVCC
Pin
Z;2

Inst
VCC_520;gopVCC
Pin
Z;2

Inst
VCC_521;gopVCC
Pin
Z;2

Inst
VCC_522;gopVCC
Pin
Z;2

Inst
VCC_523;gopVCC
Pin
Z;2

Inst
VCC_524;gopVCC
Pin
Z;2

Inst
VCC_525;gopVCC
Pin
Z;2

Inst
VCC_526;gopVCC
Pin
Z;2

Inst
VCC_527;gopVCC
Pin
Z;2

Inst
VCC_528;gopVCC
Pin
Z;2

Inst
VCC_529;gopVCC
Pin
Z;2

Inst
VCC_530;gopVCC
Pin
Z;2

Inst
VCC_531;gopVCC
Pin
Z;2

Inst
VCC_532;gopVCC
Pin
Z;2

Inst
VCC_533;gopVCC
Pin
Z;2

Inst
VCC_534;gopVCC
Pin
Z;2

Inst
VCC_535;gopVCC
Pin
Z;2

Inst
VCC_536;gopVCC
Pin
Z;2

Inst
VCC_537;gopVCC
Pin
Z;2

Inst
VCC_538;gopVCC
Pin
Z;2

Inst
VCC_539;gopVCC
Pin
Z;2

Inst
VCC_540;gopVCC
Pin
Z;2

Inst
VCC_541;gopVCC
Pin
Z;2

Inst
VCC_542;gopVCC
Pin
Z;2

Inst
VCC_543;gopVCC
Pin
Z;2

Inst
VCC_544;gopVCC
Pin
Z;2

Inst
VCC_545;gopVCC
Pin
Z;2

Inst
VCC_546;gopVCC
Pin
Z;2

Inst
VCC_547;gopVCC
Pin
Z;2

Inst
VCC_548;gopVCC
Pin
Z;2

Inst
VCC_549;gopVCC
Pin
Z;2

Inst
VCC_550;gopVCC
Pin
Z;2

Inst
VCC_551;gopVCC
Pin
Z;2

Inst
VCC_552;gopVCC
Pin
Z;2

Inst
VCC_553;gopVCC
Pin
Z;2

Inst
VCC_554;gopVCC
Pin
Z;2

Inst
VCC_555;gopVCC
Pin
Z;2

Inst
VCC_556;gopVCC
Pin
Z;2

Inst
VCC_557;gopVCC
Pin
Z;2

Inst
VCC_558;gopVCC
Pin
Z;2

Inst
VCC_559;gopVCC
Pin
Z;2

Inst
VCC_560;gopVCC
Pin
Z;2

Inst
VCC_561;gopVCC
Pin
Z;2

Inst
VCC_562;gopVCC
Pin
Z;2

Inst
VCC_563;gopVCC
Pin
Z;2

Inst
VCC_564;gopVCC
Pin
Z;2

Inst
VCC_565;gopVCC
Pin
Z;2

Inst
VCC_566;gopVCC
Pin
Z;2

Inst
VCC_567;gopVCC
Pin
Z;2

Inst
VCC_568;gopVCC
Pin
Z;2

Inst
VCC_569;gopVCC
Pin
Z;2

Inst
VCC_570;gopVCC
Pin
Z;2

Inst
VCC_571;gopVCC
Pin
Z;2

Inst
VCC_572;gopVCC
Pin
Z;2

Inst
VCC_573;gopVCC
Pin
Z;2

Inst
VCC_574;gopVCC
Pin
Z;2

Inst
VCC_575;gopVCC
Pin
Z;2

Inst
VCC_576;gopVCC
Pin
Z;2

Inst
VCC_577;gopVCC
Pin
Z;2

Inst
VCC_578;gopVCC
Pin
Z;2

Inst
VCC_579;gopVCC
Pin
Z;2

Inst
VCC_580;gopVCC
Pin
Z;2

Inst
VCC_581;gopVCC
Pin
Z;2

Inst
VCC_582;gopVCC
Pin
Z;2

Inst
VCC_583;gopVCC
Pin
Z;2

Inst
VCC_584;gopVCC
Pin
Z;2

Inst
VCC_585;gopVCC
Pin
Z;2

Inst
VCC_586;gopVCC
Pin
Z;2

Inst
VCC_587;gopVCC
Pin
Z;2

Inst
VCC_588;gopVCC
Pin
Z;2

Inst
VCC_589;gopVCC
Pin
Z;2

Inst
VCC_590;gopVCC
Pin
Z;2

Inst
VCC_591;gopVCC
Pin
Z;2

Inst
VCC_592;gopVCC
Pin
Z;2

Inst
VCC_593;gopVCC
Pin
Z;2

Inst
VCC_594;gopVCC
Pin
Z;2

Inst
VCC_595;gopVCC
Pin
Z;2

Inst
VCC_596;gopVCC
Pin
Z;2

Inst
VCC_597;gopVCC
Pin
Z;2

Inst
VCC_598;gopVCC
Pin
Z;2

Inst
VCC_599;gopVCC
Pin
Z;2

Inst
VCC_600;gopVCC
Pin
Z;2

Inst
VCC_601;gopVCC
Pin
Z;2

Inst
VCC_602;gopVCC
Pin
Z;2

Inst
VCC_603;gopVCC
Pin
Z;2

Inst
VCC_604;gopVCC
Pin
Z;2

Inst
VCC_605;gopVCC
Pin
Z;2

Inst
VCC_606;gopVCC
Pin
Z;2

Inst
VCC_607;gopVCC
Pin
Z;2

Inst
VCC_608;gopVCC
Pin
Z;2

Inst
VCC_609;gopVCC
Pin
Z;2

Inst
VCC_610;gopVCC
Pin
Z;2

Inst
VCC_611;gopVCC
Pin
Z;2

Inst
VCC_612;gopVCC
Pin
Z;2

Inst
VCC_613;gopVCC
Pin
Z;2

Inst
VCC_614;gopVCC
Pin
Z;2

Inst
VCC_615;gopVCC
Pin
Z;2

Inst
VCC_616;gopVCC
Pin
Z;2

Inst
VCC_617;gopVCC
Pin
Z;2

Inst
VCC_618;gopVCC
Pin
Z;2

Inst
VCC_619;gopVCC
Pin
Z;2

Inst
VCC_620;gopVCC
Pin
Z;2

Inst
VCC_621;gopVCC
Pin
Z;2

Inst
VCC_622;gopVCC
Pin
Z;2

Inst
VCC_623;gopVCC
Pin
Z;2

Inst
VCC_624;gopVCC
Pin
Z;2

Inst
VCC_625;gopVCC
Pin
Z;2

Inst
VCC_626;gopVCC
Pin
Z;2

Inst
VCC_627;gopVCC
Pin
Z;2

Inst
VCC_628;gopVCC
Pin
Z;2

Inst
VCC_629;gopVCC
Pin
Z;2

Inst
VCC_630;gopVCC
Pin
Z;2

Inst
VCC_631;gopVCC
Pin
Z;2

Inst
VCC_632;gopVCC
Pin
Z;2

Inst
VCC_633;gopVCC
Pin
Z;2

Inst
VCC_634;gopVCC
Pin
Z;2

Inst
VCC_635;gopVCC
Pin
Z;2

Inst
VCC_636;gopVCC
Pin
Z;2

Inst
VCC_637;gopVCC
Pin
Z;2

Inst
VCC_638;gopVCC
Pin
Z;2

Inst
VCC_639;gopVCC
Pin
Z;2

Inst
VCC_640;gopVCC
Pin
Z;2

Inst
VCC_641;gopVCC
Pin
Z;2

Inst
VCC_642;gopVCC
Pin
Z;2

Inst
VCC_643;gopVCC
Pin
Z;2

Inst
VCC_644;gopVCC
Pin
Z;2

Inst
VCC_645;gopVCC
Pin
Z;2

Inst
VCC_646;gopVCC
Pin
Z;2

Inst
VCC_647;gopVCC
Pin
Z;2

Inst
VCC_648;gopVCC
Pin
Z;2

Inst
VCC_649;gopVCC
Pin
Z;2

Inst
VCC_650;gopVCC
Pin
Z;2

Inst
VCC_651;gopVCC
Pin
Z;2

Inst
VCC_652;gopVCC
Pin
Z;2

Inst
VCC_653;gopVCC
Pin
Z;2

Inst
VCC_654;gopVCC
Pin
Z;2

Inst
VCC_655;gopVCC
Pin
Z;2

Inst
VCC_656;gopVCC
Pin
Z;2

Inst
VCC_657;gopVCC
Pin
Z;2

Inst
VCC_658;gopVCC
Pin
Z;2

Inst
VCC_659;gopVCC
Pin
Z;2

Inst
VCC_660;gopVCC
Pin
Z;2

Inst
VCC_661;gopVCC
Pin
Z;2

Inst
VCC_662;gopVCC
Pin
Z;2

Inst
VCC_663;gopVCC
Pin
Z;2

Inst
VCC_664;gopVCC
Pin
Z;2

Inst
VCC_665;gopVCC
Pin
Z;2

Inst
VCC_666;gopVCC
Pin
Z;2

Inst
VCC_667;gopVCC
Pin
Z;2

Inst
VCC_668;gopVCC
Pin
Z;2

Inst
VCC_669;gopVCC
Pin
Z;2

Inst
VCC_670;gopVCC
Pin
Z;2

Inst
VCC_671;gopVCC
Pin
Z;2

Inst
VCC_672;gopVCC
Pin
Z;2

Inst
VCC_673;gopVCC
Pin
Z;2

Inst
VCC_674;gopVCC
Pin
Z;2

Inst
VCC_675;gopVCC
Pin
Z;2

Inst
VCC_676;gopVCC
Pin
Z;2

Inst
VCC_677;gopVCC
Pin
Z;2

Inst
VCC_678;gopVCC
Pin
Z;2

Inst
VCC_679;gopVCC
Pin
Z;2

Inst
VCC_680;gopVCC
Pin
Z;2

Inst
VCC_681;gopVCC
Pin
Z;2

Inst
VCC_682;gopVCC
Pin
Z;2

Inst
VCC_683;gopVCC
Pin
Z;2

Inst
VCC_684;gopVCC
Pin
Z;2

Inst
VCC_685;gopVCC
Pin
Z;2

Inst
VCC_686;gopVCC
Pin
Z;2

Inst
VCC_687;gopVCC
Pin
Z;2

Inst
VCC_688;gopVCC
Pin
Z;2

Inst
VCC_689;gopVCC
Pin
Z;2

Inst
VCC_690;gopVCC
Pin
Z;2

Inst
VCC_691;gopVCC
Pin
Z;2

Inst
VCC_692;gopVCC
Pin
Z;2

Inst
VCC_693;gopVCC
Pin
Z;2

Inst
VCC_694;gopVCC
Pin
Z;2

Inst
VCC_695;gopVCC
Pin
Z;2

Inst
VCC_696;gopVCC
Pin
Z;2

Inst
VCC_697;gopVCC
Pin
Z;2

Inst
VCC_698;gopVCC
Pin
Z;2

Inst
VCC_699;gopVCC
Pin
Z;2

Inst
VCC_700;gopVCC
Pin
Z;2

Inst
VCC_701;gopVCC
Pin
Z;2

Inst
VCC_702;gopVCC
Pin
Z;2

Inst
VCC_703;gopVCC
Pin
Z;2

Inst
VCC_704;gopVCC
Pin
Z;2

Inst
VCC_705;gopVCC
Pin
Z;2

Inst
VCC_706;gopVCC
Pin
Z;2

Inst
VCC_707;gopVCC
Pin
Z;2

Inst
VCC_708;gopVCC
Pin
Z;2

Inst
VCC_709;gopVCC
Pin
Z;2

Inst
VCC_710;gopVCC
Pin
Z;2

Inst
VCC_711;gopVCC
Pin
Z;2

Inst
VCC_712;gopVCC
Pin
Z;2

Inst
VCC_713;gopVCC
Pin
Z;2

Inst
VCC_714;gopVCC
Pin
Z;2

Inst
VCC_715;gopVCC
Pin
Z;2

Inst
VCC_716;gopVCC
Pin
Z;2

Inst
VCC_717;gopVCC
Pin
Z;2

Inst
VCC_718;gopVCC
Pin
Z;2

Inst
VCC_719;gopVCC
Pin
Z;2

Inst
VCC_720;gopVCC
Pin
Z;2

Inst
VCC_721;gopVCC
Pin
Z;2

Inst
VCC_722;gopVCC
Pin
Z;2

Inst
VCC_723;gopVCC
Pin
Z;2

Inst
VCC_724;gopVCC
Pin
Z;2

Inst
VCC_725;gopVCC
Pin
Z;2

Inst
VCC_726;gopVCC
Pin
Z;2

Inst
VCC_727;gopVCC
Pin
Z;2

Inst
VCC_728;gopVCC
Pin
Z;2

Inst
VCC_729;gopVCC
Pin
Z;2

Inst
VCC_730;gopVCC
Pin
Z;2

Inst
VCC_731;gopVCC
Pin
Z;2

Inst
VCC_732;gopVCC
Pin
Z;2

Inst
VCC_733;gopVCC
Pin
Z;2

Inst
VCC_734;gopVCC
Pin
Z;2

Inst
VCC_735;gopVCC
Pin
Z;2

Inst
VCC_736;gopVCC
Pin
Z;2

Inst
VCC_737;gopVCC
Pin
Z;2

Inst
VCC_738;gopVCC
Pin
Z;2

Inst
VCC_739;gopVCC
Pin
Z;2

Inst
VCC_740;gopVCC
Pin
Z;2

Inst
VCC_741;gopVCC
Pin
Z;2

Inst
VCC_742;gopVCC
Pin
Z;2

Inst
VCC_743;gopVCC
Pin
Z;2

Inst
VCC_744;gopVCC
Pin
Z;2

Inst
VCC_745;gopVCC
Pin
Z;2

Inst
VCC_746;gopVCC
Pin
Z;2

Inst
VCC_747;gopVCC
Pin
Z;2

Inst
VCC_748;gopVCC
Pin
Z;2

Inst
VCC_749;gopVCC
Pin
Z;2

Inst
VCC_750;gopVCC
Pin
Z;2

Inst
VCC_751;gopVCC
Pin
Z;2

Inst
VCC_752;gopVCC
Pin
Z;2

Inst
VCC_753;gopVCC
Pin
Z;2

Inst
VCC_754;gopVCC
Pin
Z;2

Inst
VCC_755;gopVCC
Pin
Z;2

Inst
VCC_756;gopVCC
Pin
Z;2

Inst
VCC_757;gopVCC
Pin
Z;2

Inst
VCC_758;gopVCC
Pin
Z;2

Inst
VCC_759;gopVCC
Pin
Z;2

Inst
VCC_760;gopVCC
Pin
Z;2

Inst
VCC_761;gopVCC
Pin
Z;2

Inst
VCC_762;gopVCC
Pin
Z;2

Inst
VCC_763;gopVCC
Pin
Z;2

Inst
VCC_764;gopVCC
Pin
Z;2

Inst
VCC_765;gopVCC
Pin
Z;2

Inst
VCC_766;gopVCC
Pin
Z;2

Inst
VCC_767;gopVCC
Pin
Z;2

Inst
VCC_768;gopVCC
Pin
Z;2

Inst
VCC_769;gopVCC
Pin
Z;2

Inst
VCC_770;gopVCC
Pin
Z;2

Inst
VCC_771;gopVCC
Pin
Z;2

Inst
VCC_772;gopVCC
Pin
Z;2

Inst
VCC_773;gopVCC
Pin
Z;2

Inst
VCC_774;gopVCC
Pin
Z;2

Inst
VCC_775;gopVCC
Pin
Z;2

Inst
VCC_776;gopVCC
Pin
Z;2

Inst
VCC_777;gopVCC
Pin
Z;2

Inst
VCC_778;gopVCC
Pin
Z;2

Inst
VCC_779;gopVCC
Pin
Z;2

Inst
VCC_780;gopVCC
Pin
Z;2

Inst
VCC_781;gopVCC
Pin
Z;2

Inst
VCC_782;gopVCC
Pin
Z;2

Inst
VCC_783;gopVCC
Pin
Z;2

Inst
VCC_784;gopVCC
Pin
Z;2

Inst
VCC_785;gopVCC
Pin
Z;2

Inst
VCC_786;gopVCC
Pin
Z;2

Inst
VCC_787;gopVCC
Pin
Z;2

Inst
VCC_788;gopVCC
Pin
Z;2

Inst
VCC_789;gopVCC
Pin
Z;2

Inst
VCC_790;gopVCC
Pin
Z;2

Inst
VCC_791;gopVCC
Pin
Z;2

Inst
VCC_792;gopVCC
Pin
Z;2

Inst
VCC_793;gopVCC
Pin
Z;2

Inst
VCC_794;gopVCC
Pin
Z;2

Inst
VCC_795;gopVCC
Pin
Z;2

Inst
VCC_796;gopVCC
Pin
Z;2

Inst
VCC_797;gopVCC
Pin
Z;2

Inst
VCC_798;gopVCC
Pin
Z;2

Inst
VCC_799;gopVCC
Pin
Z;2

Inst
VCC_800;gopVCC
Pin
Z;2

Inst
VCC_801;gopVCC
Pin
Z;2

Inst
VCC_802;gopVCC
Pin
Z;2

Inst
VCC_803;gopVCC
Pin
Z;2

Inst
VCC_804;gopVCC
Pin
Z;2

Inst
VCC_805;gopVCC
Pin
Z;2

Inst
VCC_806;gopVCC
Pin
Z;2

Inst
VCC_807;gopVCC
Pin
Z;2

Inst
VCC_808;gopVCC
Pin
Z;2

Inst
VCC_809;gopVCC
Pin
Z;2

Inst
VCC_810;gopVCC
Pin
Z;2

Inst
VCC_811;gopVCC
Pin
Z;2

Inst
VCC_812;gopVCC
Pin
Z;2

Inst
VCC_813;gopVCC
Pin
Z;2

Inst
VCC_814;gopVCC
Pin
Z;2

Inst
VCC_815;gopVCC
Pin
Z;2

Inst
VCC_816;gopVCC
Pin
Z;2

Inst
VCC_817;gopVCC
Pin
Z;2

Inst
VCC_818;gopVCC
Pin
Z;2

Inst
VCC_819;gopVCC
Pin
Z;2

Inst
VCC_820;gopVCC
Pin
Z;2

Inst
VCC_821;gopVCC
Pin
Z;2

Inst
VCC_822;gopVCC
Pin
Z;2

Inst
VCC_823;gopVCC
Pin
Z;2

Inst
VCC_824;gopVCC
Pin
Z;2

Inst
VCC_825;gopVCC
Pin
Z;2

Inst
VCC_826;gopVCC
Pin
Z;2

Inst
VCC_827;gopVCC
Pin
Z;2

Inst
VCC_828;gopVCC
Pin
Z;2

Inst
VCC_829;gopVCC
Pin
Z;2

Inst
VCC_830;gopVCC
Pin
Z;2

Inst
VCC_831;gopVCC
Pin
Z;2

Inst
VCC_832;gopVCC
Pin
Z;2

Inst
VCC_833;gopVCC
Pin
Z;2

Inst
VCC_834;gopVCC
Pin
Z;2

Inst
VCC_835;gopVCC
Pin
Z;2

Inst
VCC_836;gopVCC
Pin
Z;2

Inst
VCC_837;gopVCC
Pin
Z;2

Inst
VCC_838;gopVCC
Pin
Z;2

Inst
VCC_839;gopVCC
Pin
Z;2

Inst
VCC_840;gopVCC
Pin
Z;2

Inst
VCC_841;gopVCC
Pin
Z;2

Inst
VCC_842;gopVCC
Pin
Z;2

Inst
VCC_843;gopVCC
Pin
Z;2

Inst
VCC_844;gopVCC
Pin
Z;2

Inst
VCC_845;gopVCC
Pin
Z;2

Inst
VCC_846;gopVCC
Pin
Z;2

Inst
VCC_847;gopVCC
Pin
Z;2

Inst
VCC_848;gopVCC
Pin
Z;2

Inst
VCC_849;gopVCC
Pin
Z;2

Inst
VCC_850;gopVCC
Pin
Z;2

Inst
VCC_851;gopVCC
Pin
Z;2

Inst
VCC_852;gopVCC
Pin
Z;2

Inst
VCC_853;gopVCC
Pin
Z;2

Inst
VCC_854;gopVCC
Pin
Z;2

Inst
VCC_855;gopVCC
Pin
Z;2

Inst
VCC_856;gopVCC
Pin
Z;2

Inst
VCC_857;gopVCC
Pin
Z;2

Inst
VCC_858;gopVCC
Pin
Z;2

Inst
VCC_859;gopVCC
Pin
Z;2

Inst
VCC_860;gopVCC
Pin
Z;2

Inst
VCC_861;gopVCC
Pin
Z;2

Inst
VCC_862;gopVCC
Pin
Z;2

Inst
VCC_863;gopVCC
Pin
Z;2

Inst
VCC_864;gopVCC
Pin
Z;2

Inst
VCC_865;gopVCC
Pin
Z;2

Inst
VCC_866;gopVCC
Pin
Z;2

Inst
VCC_867;gopVCC
Pin
Z;2

Inst
VCC_868;gopVCC
Pin
Z;2

Inst
VCC_869;gopVCC
Pin
Z;2

Inst
VCC_870;gopVCC
Pin
Z;2

Inst
VCC_871;gopVCC
Pin
Z;2

Inst
VCC_872;gopVCC
Pin
Z;2

Inst
VCC_873;gopVCC
Pin
Z;2

Inst
VCC_874;gopVCC
Pin
Z;2

Inst
VCC_875;gopVCC
Pin
Z;2

Inst
VCC_876;gopVCC
Pin
Z;2

Inst
VCC_877;gopVCC
Pin
Z;2

Inst
VCC_878;gopVCC
Pin
Z;2

Inst
VCC_879;gopVCC
Pin
Z;2

Inst
VCC_880;gopVCC
Pin
Z;2

Inst
VCC_881;gopVCC
Pin
Z;2

Inst
VCC_882;gopVCC
Pin
Z;2

Inst
VCC_883;gopVCC
Pin
Z;2

Inst
VCC_884;gopVCC
Pin
Z;2

Inst
VCC_885;gopVCC
Pin
Z;2

Inst
VCC_886;gopVCC
Pin
Z;2

Inst
VCC_887;gopVCC
Pin
Z;2

Inst
VCC_888;gopVCC
Pin
Z;2

Inst
VCC_889;gopVCC
Pin
Z;2

Inst
VCC_890;gopVCC
Pin
Z;2

Inst
VCC_891;gopVCC
Pin
Z;2

Inst
VCC_892;gopVCC
Pin
Z;2

Inst
VCC_893;gopVCC
Pin
Z;2

Inst
VCC_894;gopVCC
Pin
Z;2

Inst
VCC_895;gopVCC
Pin
Z;2

Inst
VCC_896;gopVCC
Pin
Z;2

Inst
VCC_897;gopVCC
Pin
Z;2

Inst
VCC_898;gopVCC
Pin
Z;2

Inst
VCC_899;gopVCC
Pin
Z;2

Inst
VCC_900;gopVCC
Pin
Z;2

Inst
VCC_901;gopVCC
Pin
Z;2

Inst
VCC_902;gopVCC
Pin
Z;2

Inst
VCC_903;gopVCC
Pin
Z;2

Inst
VCC_904;gopVCC
Pin
Z;2

Inst
VCC_905;gopVCC
Pin
Z;2

Inst
VCC_906;gopVCC
Pin
Z;2

Inst
VCC_907;gopVCC
Pin
Z;2

Inst
VCC_908;gopVCC
Pin
Z;2

Inst
VCC_909;gopVCC
Pin
Z;2

Inst
VCC_910;gopVCC
Pin
Z;2

Inst
VCC_911;gopVCC
Pin
Z;2

Inst
VCC_912;gopVCC
Pin
Z;2

Inst
VCC_913;gopVCC
Pin
Z;2

Inst
VCC_914;gopVCC
Pin
Z;2

Inst
VCC_915;gopVCC
Pin
Z;2

Inst
VCC_916;gopVCC
Pin
Z;2

Inst
VCC_917;gopVCC
Pin
Z;2

Inst
VCC_918;gopVCC
Pin
Z;2

Inst
VCC_919;gopVCC
Pin
Z;2

Inst
VCC_920;gopVCC
Pin
Z;2

Inst
VCC_921;gopVCC
Pin
Z;2

Inst
VCC_922;gopVCC
Pin
Z;2

Inst
VCC_923;gopVCC
Pin
Z;2

Inst
VCC_924;gopVCC
Pin
Z;2

Inst
VCC_925;gopVCC
Pin
Z;2

Inst
VCC_926;gopVCC
Pin
Z;2

Inst
VCC_927;gopVCC
Pin
Z;2

Inst
VCC_928;gopVCC
Pin
Z;2

Inst
VCC_929;gopVCC
Pin
Z;2

Inst
VCC_930;gopVCC
Pin
Z;2

Inst
VCC_931;gopVCC
Pin
Z;2

Inst
VCC_932;gopVCC
Pin
Z;2

Inst
VCC_933;gopVCC
Pin
Z;2

Inst
VCC_934;gopVCC
Pin
Z;2

Inst
VCC_935;gopVCC
Pin
Z;2

Inst
VCC_936;gopVCC
Pin
Z;2

Inst
VCC_937;gopVCC
Pin
Z;2

Inst
VCC_938;gopVCC
Pin
Z;2

Inst
VCC_939;gopVCC
Pin
Z;2

Inst
VCC_940;gopVCC
Pin
Z;2

Inst
VCC_941;gopVCC
Pin
Z;2

Inst
VCC_942;gopVCC
Pin
Z;2

Inst
VCC_943;gopVCC
Pin
Z;2

Inst
VCC_944;gopVCC
Pin
Z;2

Inst
VCC_945;gopVCC
Pin
Z;2

Inst
VCC_946;gopVCC
Pin
Z;2

Inst
VCC_947;gopVCC
Pin
Z;2

Inst
VCC_948;gopVCC
Pin
Z;2

Inst
VCC_949;gopVCC
Pin
Z;2

Inst
VCC_950;gopVCC
Pin
Z;2

Inst
VCC_951;gopVCC
Pin
Z;2

Inst
VCC_952;gopVCC
Pin
Z;2

Inst
VCC_953;gopVCC
Pin
Z;2

Inst
VCC_954;gopVCC
Pin
Z;2

Inst
VCC_955;gopVCC
Pin
Z;2

Inst
VCC_956;gopVCC
Pin
Z;2

Inst
VCC_957;gopVCC
Pin
Z;2

Inst
VCC_958;gopVCC
Pin
Z;2

Inst
VCC_959;gopVCC
Pin
Z;2

Inst
VCC_960;gopVCC
Pin
Z;2

Inst
VCC_961;gopVCC
Pin
Z;2

Inst
VCC_962;gopVCC
Pin
Z;2

Inst
VCC_963;gopVCC
Pin
Z;2

Inst
VCC_964;gopVCC
Pin
Z;2

Inst
VCC_965;gopVCC
Pin
Z;2

Inst
VCC_966;gopVCC
Pin
Z;2

Inst
VCC_967;gopVCC
Pin
Z;2

Inst
VCC_968;gopVCC
Pin
Z;2

Inst
VCC_969;gopVCC
Pin
Z;2

Inst
VCC_970;gopVCC
Pin
Z;2

Inst
VCC_971;gopVCC
Pin
Z;2

Inst
VCC_972;gopVCC
Pin
Z;2

Inst
VCC_973;gopVCC
Pin
Z;2

Inst
VCC_974;gopVCC
Pin
Z;2

Inst
VCC_975;gopVCC
Pin
Z;2

Inst
VCC_976;gopVCC
Pin
Z;2

Inst
VCC_977;gopVCC
Pin
Z;2

Inst
VCC_978;gopVCC
Pin
Z;2

Inst
VCC_979;gopVCC
Pin
Z;2

Inst
VCC_980;gopVCC
Pin
Z;2

Inst
VCC_981;gopVCC
Pin
Z;2

Inst
VCC_982;gopVCC
Pin
Z;2

Inst
VCC_983;gopVCC
Pin
Z;2

Inst
VCC_984;gopVCC
Pin
Z;2

Inst
VCC_985;gopVCC
Pin
Z;2

Inst
VCC_986;gopVCC
Pin
Z;2

Inst
VCC_987;gopVCC
Pin
Z;2

Inst
VCC_988;gopVCC
Pin
Z;2

Inst
VCC_989;gopVCC
Pin
Z;2

Inst
VCC_990;gopVCC
Pin
Z;2

Inst
VCC_991;gopVCC
Pin
Z;2

Inst
VCC_992;gopVCC
Pin
Z;2

Inst
VCC_993;gopVCC
Pin
Z;2

Inst
VCC_994;gopVCC
Pin
Z;2

Inst
VCC_995;gopVCC
Pin
Z;2

Inst
VCC_996;gopVCC
Pin
Z;2

Inst
VCC_997;gopVCC
Pin
Z;2

Inst
VCC_998;gopVCC
Pin
Z;2

Inst
VCC_999;gopVCC
Pin
Z;2

Inst
VCC_1000;gopVCC
Pin
Z;2

Inst
VCC_1001;gopVCC
Pin
Z;2

Inst
VCC_1002;gopVCC
Pin
Z;2

Inst
VCC_1003;gopVCC
Pin
Z;2

Inst
VCC_1004;gopVCC
Pin
Z;2

Inst
VCC_1005;gopVCC
Pin
Z;2

Inst
VCC_1006;gopVCC
Pin
Z;2

Inst
VCC_1007;gopVCC
Pin
Z;2

Inst
VCC_1008;gopVCC
Pin
Z;2

Inst
VCC_1009;gopVCC
Pin
Z;2

Inst
VCC_1010;gopVCC
Pin
Z;2

Inst
VCC_1011;gopVCC
Pin
Z;2

Inst
VCC_1012;gopVCC
Pin
Z;2

Inst
VCC_1013;gopVCC
Pin
Z;2

Inst
VCC_1014;gopVCC
Pin
Z;2

Inst
VCC_1015;gopVCC
Pin
Z;2

Inst
VCC_1016;gopVCC
Pin
Z;2

Inst
VCC_1017;gopVCC
Pin
Z;2

Inst
VCC_1018;gopVCC
Pin
Z;2

Inst
VCC_1019;gopVCC
Pin
Z;2

Inst
VCC_1020;gopVCC
Pin
Z;2

Inst
VCC_1021;gopVCC
Pin
Z;2

Inst
VCC_1022;gopVCC
Pin
Z;2

Inst
VCC_1023;gopVCC
Pin
Z;2

Inst
VCC_1024;gopVCC
Pin
Z;2

Inst
VCC_1025;gopVCC
Pin
Z;2

Inst
VCC_1026;gopVCC
Pin
Z;2

Inst
VCC_1027;gopVCC
Pin
Z;2

Inst
VCC_1028;gopVCC
Pin
Z;2

Inst
VCC_1029;gopVCC
Pin
Z;2

Inst
VCC_1030;gopVCC
Pin
Z;2

Inst
VCC_1031;gopVCC
Pin
Z;2

Inst
VCC_1032;gopVCC
Pin
Z;2

Inst
VCC_1033;gopVCC
Pin
Z;2

Inst
VCC_1034;gopVCC
Pin
Z;2

Inst
VCC_1035;gopVCC
Pin
Z;2

Inst
VCC_1036;gopVCC
Pin
Z;2

Inst
VCC_1037;gopVCC
Pin
Z;2

Inst
VCC_1038;gopVCC
Pin
Z;2

Inst
VCC_1039;gopVCC
Pin
Z;2

Inst
VCC_1040;gopVCC
Pin
Z;2

Inst
VCC_1041;gopVCC
Pin
Z;2

Inst
VCC_1042;gopVCC
Pin
Z;2

Inst
VCC_1043;gopVCC
Pin
Z;2

Inst
VCC_1044;gopVCC
Pin
Z;2

Inst
VCC_1045;gopVCC
Pin
Z;2

Inst
VCC_1046;gopVCC
Pin
Z;2

Inst
VCC_1047;gopVCC
Pin
Z;2

Inst
VCC_1048;gopVCC
Pin
Z;2

Inst
VCC_1049;gopVCC
Pin
Z;2

Inst
VCC_1050;gopVCC
Pin
Z;2

Inst
VCC_1051;gopVCC
Pin
Z;2

Inst
VCC_1052;gopVCC
Pin
Z;2

Inst
VCC_1053;gopVCC
Pin
Z;2

Inst
VCC_1054;gopVCC
Pin
Z;2

Inst
VCC_1055;gopVCC
Pin
Z;2

Inst
VCC_1056;gopVCC
Pin
Z;2

Inst
VCC_1057;gopVCC
Pin
Z;2

Inst
VCC_1058;gopVCC
Pin
Z;2

Inst
VCC_1059;gopVCC
Pin
Z;2

Inst
VCC_1060;gopVCC
Pin
Z;2

Inst
VCC_1061;gopVCC
Pin
Z;2

Inst
VCC_1062;gopVCC
Pin
Z;2

Inst
VCC_1063;gopVCC
Pin
Z;2

Inst
VCC_1064;gopVCC
Pin
Z;2

Inst
VCC_1065;gopVCC
Pin
Z;2

Inst
VCC_1066;gopVCC
Pin
Z;2

Inst
VCC_1067;gopVCC
Pin
Z;2

Inst
VCC_1068;gopVCC
Pin
Z;2

Inst
VCC_1069;gopVCC
Pin
Z;2

Inst
VCC_1070;gopVCC
Pin
Z;2

Inst
VCC_1071;gopVCC
Pin
Z;2

Inst
VCC_1072;gopVCC
Pin
Z;2

Inst
VCC_1073;gopVCC
Pin
Z;2

Inst
VCC_1074;gopVCC
Pin
Z;2

Inst
VCC_1075;gopVCC
Pin
Z;2

Inst
VCC_1076;gopVCC
Pin
Z;2

Inst
VCC_1077;gopVCC
Pin
Z;2

Inst
VCC_1078;gopVCC
Pin
Z;2

Inst
VCC_1079;gopVCC
Pin
Z;2

Inst
VCC_1080;gopVCC
Pin
Z;2

Inst
VCC_1081;gopVCC
Pin
Z;2

Inst
VCC_1082;gopVCC
Pin
Z;2

Inst
VCC_1083;gopVCC
Pin
Z;2

Inst
VCC_1084;gopVCC
Pin
Z;2

Inst
VCC_1085;gopVCC
Pin
Z;2

Inst
VCC_1086;gopVCC
Pin
Z;2

Inst
VCC_1087;gopVCC
Pin
Z;2

Inst
VCC_1088;gopVCC
Pin
Z;2

Inst
VCC_1089;gopVCC
Pin
Z;2

Inst
VCC_1090;gopVCC
Pin
Z;2

Inst
VCC_1091;gopVCC
Pin
Z;2

Inst
VCC_1092;gopVCC
Pin
Z;2

Inst
VCC_1093;gopVCC
Pin
Z;2

Inst
VCC_1094;gopVCC
Pin
Z;2

Inst
VCC_1095;gopVCC
Pin
Z;2

Inst
VCC_1096;gopVCC
Pin
Z;2

Inst
VCC_1097;gopVCC
Pin
Z;2

Inst
VCC_1098;gopVCC
Pin
Z;2

Inst
VCC_1099;gopVCC
Pin
Z;2

Inst
VCC_1100;gopVCC
Pin
Z;2

Inst
VCC_1101;gopVCC
Pin
Z;2

Inst
VCC_1102;gopVCC
Pin
Z;2

Inst
VCC_1103;gopVCC
Pin
Z;2

Inst
VCC_1104;gopVCC
Pin
Z;2

Inst
VCC_1105;gopVCC
Pin
Z;2

Inst
VCC_1106;gopVCC
Pin
Z;2

Inst
VCC_1107;gopVCC
Pin
Z;2

Inst
VCC_1108;gopVCC
Pin
Z;2

Inst
VCC_1109;gopVCC
Pin
Z;2

Inst
VCC_1110;gopVCC
Pin
Z;2

Inst
VCC_1111;gopVCC
Pin
Z;2

Inst
VCC_1112;gopVCC
Pin
Z;2

Inst
VCC_1113;gopVCC
Pin
Z;2

Inst
VCC_1114;gopVCC
Pin
Z;2

Inst
VCC_1115;gopVCC
Pin
Z;2

Inst
VCC_1116;gopVCC
Pin
Z;2

Inst
VCC_1117;gopVCC
Pin
Z;2

Inst
VCC_1118;gopVCC
Pin
Z;2

Inst
VCC_1119;gopVCC
Pin
Z;2

Inst
VCC_1120;gopVCC
Pin
Z;2

Inst
VCC_1121;gopVCC
Pin
Z;2

Inst
VCC_1122;gopVCC
Pin
Z;2

Inst
VCC_1123;gopVCC
Pin
Z;2

Inst
VCC_1124;gopVCC
Pin
Z;2

Inst
VCC_1125;gopVCC
Pin
Z;2

Inst
VCC_1126;gopVCC
Pin
Z;2

Inst
VCC_1127;gopVCC
Pin
Z;2

Inst
VCC_1128;gopVCC
Pin
Z;2

Inst
VCC_1129;gopVCC
Pin
Z;2

Inst
VCC_1130;gopVCC
Pin
Z;2

Inst
VCC_1131;gopVCC
Pin
Z;2

Inst
VCC_1132;gopVCC
Pin
Z;2

Inst
VCC_1133;gopVCC
Pin
Z;2

Inst
VCC_1134;gopVCC
Pin
Z;2

Inst
VCC_1135;gopVCC
Pin
Z;2

Inst
VCC_1136;gopVCC
Pin
Z;2

Inst
VCC_1137;gopVCC
Pin
Z;2

Inst
VCC_1138;gopVCC
Pin
Z;2

Inst
VCC_1139;gopVCC
Pin
Z;2

Inst
VCC_1140;gopVCC
Pin
Z;2

Inst
VCC_1141;gopVCC
Pin
Z;2

Inst
VCC_1142;gopVCC
Pin
Z;2

Inst
VCC_1143;gopVCC
Pin
Z;2

Inst
VCC_1144;gopVCC
Pin
Z;2

Inst
VCC_1145;gopVCC
Pin
Z;2

Inst
VCC_1146;gopVCC
Pin
Z;2

Inst
VCC_1147;gopVCC
Pin
Z;2

Inst
VCC_1148;gopVCC
Pin
Z;2

Inst
VCC_1149;gopVCC
Pin
Z;2

Inst
VCC_1150;gopVCC
Pin
Z;2

Inst
VCC_1151;gopVCC
Pin
Z;2

Inst
VCC_1152;gopVCC
Pin
Z;2

Inst
VCC_1153;gopVCC
Pin
Z;2

Inst
VCC_1154;gopVCC
Pin
Z;2

Inst
VCC_1155;gopVCC
Pin
Z;2

Inst
VCC_1156;gopVCC
Pin
Z;2

Inst
VCC_1157;gopVCC
Pin
Z;2

Inst
VCC_1158;gopVCC
Pin
Z;2

Inst
VCC_1159;gopVCC
Pin
Z;2

Inst
VCC_1160;gopVCC
Pin
Z;2

Inst
VCC_1161;gopVCC
Pin
Z;2

Inst
VCC_1162;gopVCC
Pin
Z;2

Inst
VCC_1163;gopVCC
Pin
Z;2

Inst
VCC_1164;gopVCC
Pin
Z;2

Inst
VCC_1165;gopVCC
Pin
Z;2

Inst
VCC_1166;gopVCC
Pin
Z;2

Inst
VCC_1167;gopVCC
Pin
Z;2

Inst
VCC_1168;gopVCC
Pin
Z;2

Inst
VCC_1169;gopVCC
Pin
Z;2

Inst
VCC_1170;gopVCC
Pin
Z;2

Inst
VCC_1171;gopVCC
Pin
Z;2

Inst
VCC_1172;gopVCC
Pin
Z;2

Inst
VCC_1173;gopVCC
Pin
Z;2

Inst
VCC_1174;gopVCC
Pin
Z;2

Inst
VCC_1175;gopVCC
Pin
Z;2

Inst
VCC_1176;gopVCC
Pin
Z;2

Inst
VCC_1177;gopVCC
Pin
Z;2

Inst
VCC_1178;gopVCC
Pin
Z;2

Inst
VCC_1179;gopVCC
Pin
Z;2

Inst
VCC_1180;gopVCC
Pin
Z;2

Inst
VCC_1181;gopVCC
Pin
Z;2

Inst
VCC_1182;gopVCC
Pin
Z;2

Inst
VCC_1183;gopVCC
Pin
Z;2

Inst
VCC_1184;gopVCC
Pin
Z;2

Inst
VCC_1185;gopVCC
Pin
Z;2

Inst
VCC_1186;gopVCC
Pin
Z;2

Inst
VCC_1187;gopVCC
Pin
Z;2

Inst
VCC_1188;gopVCC
Pin
Z;2

Inst
VCC_1189;gopVCC
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
CR;2
M;1

Inst
HCKBROUTE_0;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_1;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_2;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_3;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_4;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_5;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_0;gopRCLKBUFRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_6;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_7;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_8;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_9;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_10;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_11;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_12;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_13;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_14;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_15;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_16;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_17;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_18;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_19;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_20;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_21;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_22;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_23;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_24;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_25;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_26;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_27;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_28;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_29;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_30;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Net
N36;
N50;
N70;
N109_inv;
N271;
N341;
N364;
N441;
N443;
N445;
N552;
N559;
N753_inv;
N804;
N831;
N850;
N857;
N875;
N921;
N1016;
N1028;
N1033;
N1122;
N1177;
N1208;
N1239;
N1287_inv;
Reg0_wr_en;
Reg1_wr_en;
Reg_wr_state;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N8;
_N50;
_N648;
_N656;
_N677;
_N8367;
_N8368;
_N8369;
_N8370;
_N8371;
_N8372;
_N8373;
_N8374;
_N8375;
_N8376;
_N8377;
_N8378;
_N8379;
_N8380;
_N8381;
_N8382;
_N8383;
_N8384;
_N8385;
_N8386;
_N8387;
_N8388;
_N8391;
_N8392;
_N8393;
_N8394;
_N8395;
_N8396;
_N8397;
_N8398;
_N8399;
_N8400;
_N8401;
_N8402;
_N8403;
_N8406;
_N8407;
_N8408;
_N8409;
_N8410;
_N8411;
_N8412;
_N8413;
_N8414;
_N8415;
_N8416;
_N8417;
_N8418;
_N8419;
_N8420;
_N8421;
_N8422;
_N8423;
_N9585;
_N9586;
_N9587;
_N9588;
_N9589;
_N9590;
_N9591;
_N9592;
_N9593;
_N9594;
_N9595;
_N9596;
_N9597;
_N9598;
_N9599;
_N9600;
_N9601;
_N9602;
_N9603;
_N9604;
_N9605;
_N9606;
_N9607;
_N9608;
_N9609;
_N9779;
_N9780;
_N9781;
_N9782;
_N9783;
_N9784;
_N9785;
_N9786;
_N9787;
_N9788;
_N10004;
_N10005;
_N10006;
_N10007;
_N10008;
_N10009;
_N10010;
_N10011;
_N10012;
_N10013;
_N10014;
_N10015;
_N10016;
_N10017;
_N10018;
_N10050;
_N10051;
_N10052;
_N10053;
_N10054;
_N10055;
_N10056;
_N10057;
_N10058;
_N10059;
_N10060;
_N10061;
_N10062;
_N10063;
_N10064;
_N10065;
_N10066;
_N10067;
_N10068;
_N10069;
_N10070;
_N11300;
_N13369;
_N13878;
_N16187;
_N50573;
_N51044;
_N56349;
_N57066_co;
_N57069;
_N57116;
_N57122;
_N57163;
_N57168;
_N57173;
_N57177;
_N57179;
_N57183;
_N57210;
_N57211;
_N57212;
_N57219;
_N57224;
_N57229;
_N57237;
_N57238;
_N57256;
_N57266;
_N57268;
_N58684;
_N58700;
_N58701;
_N58712;
_N58733;
_N58899;
_N58901;
_N58903;
_N58978;
_N58979;
_N59060;
_N59097;
_N59102;
_N59107;
_N59112;
_N59117;
_N59125;
_N59130;
_N59135;
_N59140;
_N59169;
_N59431;
axis_master_tlast_mem;
axis_master_tvalid_mem;
axis_slave0_tlast;
axis_slave0_tready;
axis_slave0_tvalid;
axis_slave1_tlast;
axis_slave1_tready;
axis_slave2_tlast;
axis_slave2_tready;
axis_slave2_tvalid;
bar0_wr_en;
buf_en;
buf_full;
buf_full_co;
button_rst_n;
button_rst_n_ibuf/ntD;
button_rst_n_ibuf/ntDO;
button_rst_n_ibuf/ntDO_N;
clk_50M;
clk_100m;
cmos1_8_16bit/N8;
cmos1_8_16bit/N14;
cmos1_8_16bit/N14_co;
cmos1_8_16bit/N51;
cmos1_8_16bit/de_i_r;
cmos1_8_16bit/de_i_r1;
cmos1_8_16bit/de_out1;
cmos1_8_16bit/de_out3;
cmos1_8_16bit/enble;
cmos1_8_16bit/pclk_IOCLKBUF;
cmos1_8_16bit/vs_i_reg;
cmos1_data_ibuf[0]/ntD;
cmos1_data_ibuf[0]/ntDO;
cmos1_data_ibuf[0]/ntDO_N;
cmos1_data_ibuf[1]/ntD;
cmos1_data_ibuf[1]/ntDO;
cmos1_data_ibuf[1]/ntDO_N;
cmos1_data_ibuf[2]/ntD;
cmos1_data_ibuf[2]/ntDO;
cmos1_data_ibuf[2]/ntDO_N;
cmos1_data_ibuf[3]/ntD;
cmos1_data_ibuf[3]/ntDO;
cmos1_data_ibuf[3]/ntDO_N;
cmos1_data_ibuf[4]/ntD;
cmos1_data_ibuf[4]/ntDO;
cmos1_data_ibuf[4]/ntDO_N;
cmos1_data_ibuf[5]/ntD;
cmos1_data_ibuf[5]/ntDO;
cmos1_data_ibuf[5]/ntDO_N;
cmos1_data_ibuf[6]/ntD;
cmos1_data_ibuf[6]/ntDO;
cmos1_data_ibuf[6]/ntDO_N;
cmos1_data_ibuf[7]/ntD;
cmos1_data_ibuf[7]/ntDO;
cmos1_data_ibuf[7]/ntDO_N;
cmos1_href;
cmos1_href_16bit;
cmos1_href_d0;
cmos1_href_ibuf/ntD;
cmos1_href_ibuf/ntDO;
cmos1_href_ibuf/ntDO_N;
cmos1_pclk;
cmos1_pclk_16bit;
cmos1_pclk_ibuf/ntD;
cmos1_pclk_ibuf/ntDO;
cmos1_pclk_ibuf/ntDO_N;
cmos1_reset;
cmos1_reset_obuf/ntO;
cmos1_reset_obuf/ntT;
cmos1_scl;
cmos1_scl_iobuf/ntO;
cmos1_scl_iobuf/ntT;
cmos1_vsync;
cmos1_vsync_d0;
cmos1_vsync_d1;
cmos1_vsync_empty_en;
cmos1_vsync_ibuf/ntD;
cmos1_vsync_ibuf/ntDO;
cmos1_vsync_ibuf/ntDO_N;
cmos1_vsync_neg;
cmos1_vsync_pos;
cmos1_vsync_pos_1;
cmos1_vsync_pos_1_dly;
cmos1_vsync_start_en;
cmos2_reset;
cmos2_reset_obuf/ntO;
cmos2_reset_obuf/ntT;
cmos2_scl;
cmos2_scl_iobuf/ntO;
cmos2_scl_iobuf/ntT;
cmos_init_done1;
cmos_init_done2;
coms1_reg_config.u1.i2c_sdat_tri/ntO;
coms1_reg_config.u1.i2c_sdat_tri/ntT;
coms1_reg_config/N4;
coms1_reg_config/N8;
coms1_reg_config/N1131;
coms1_reg_config/N1166;
coms1_reg_config/N1190;
coms1_reg_config/_N7565;
coms1_reg_config/_N7618;
coms1_reg_config/_N9930;
coms1_reg_config/_N9931;
coms1_reg_config/_N9932;
coms1_reg_config/_N9933;
coms1_reg_config/_N9934;
coms1_reg_config/_N9935;
coms1_reg_config/_N9936;
coms1_reg_config/_N9937;
coms1_reg_config/_N9938;
coms1_reg_config/_N51045;
coms1_reg_config/_N57200;
coms1_reg_config/_N59041;
coms1_reg_config/clock_20k;
coms1_reg_config/start;
coms1_reg_config/tr_end;
coms1_reg_config/u1/N196;
coms1_reg_config/u1/N257;
coms1_reg_config/u1/N263;
coms1_reg_config/u1/_N7684;
coms1_reg_config/u1/_N17867;
coms1_reg_config/u1/_N17870;
coms1_reg_config/u1/_N17873;
coms1_reg_config/u1/_N17878;
coms1_reg_config/u1/_N17884;
coms1_reg_config/u1/_N17885;
coms1_reg_config/u1/_N51049;
coms1_reg_config/u1/reg_sdat_rnmt;
coms1_reg_config/u1/sclk;
coms2_reg_config.u1.i2c_sdat_tri/ntO;
coms2_reg_config.u1.i2c_sdat_tri/ntT;
coms2_reg_config/N1131;
coms2_reg_config/N1166;
coms2_reg_config/N1190;
coms2_reg_config/_N7756;
coms2_reg_config/start;
coms2_reg_config/tr_end;
coms2_reg_config/u1/N196;
coms2_reg_config/u1/N240;
coms2_reg_config/u1/N257;
coms2_reg_config/u1/N263;
coms2_reg_config/u1/_N7808;
coms2_reg_config/u1/_N17478;
coms2_reg_config/u1/_N17481;
coms2_reg_config/u1/_N17484;
coms2_reg_config/u1/_N17489;
coms2_reg_config/u1/_N17495;
coms2_reg_config/u1/_N17496;
coms2_reg_config/u1/reg_sdat_rnmt;
coms2_reg_config/u1/sclk;
core_rst_n;
counter_24bit_end;
ddr_almost_empty;
ddr_almost_full;
ddr_axi_arready;
ddr_axi_arvalid;
ddr_axi_arvalid_en;
ddr_axi_awready;
ddr_axi_awvalid;
ddr_axi_awvalid_en;
ddr_axi_awvalid_en_d1;
ddr_axi_awvalid_en_end;
ddr_axi_awvalid_en_neg;
ddr_axi_rlast;
ddr_axi_wready;
ddr_axi_wusero_last;
ddr_core_clk;
ddr_fifo_empty;
ddr_fifo_full;
ddr_fifo_rd_en;
ddr_fifo_rd_en_early;
ddr_fifo_rd_en_early_reg;
ddr_fifo_wr_en;
ddr_init_done;
ddr_mem_cas_n;
ddr_mem_ck;
ddr_mem_ck_n;
ddr_mem_cke;
ddr_mem_cs_n;
ddr_mem_odt;
ddr_mem_ras_n;
ddr_mem_rst_n;
ddr_mem_rst_n_obuf/ntO;
ddr_mem_rst_n_obuf/ntT;
ddr_mem_we_n;
ddrphy_cpd_lock_ip;
fifo_almost_empty;
fifo_almost_full;
fifo_empty;
fifo_full;
fifo_rd_en;
fifo_rd_en_early;
fifo_rd_en_early_reg;
fifo_wr_en;
i2cSlave_u.sda_tri/ntI;
i2cSlave_u.sda_tri/ntO;
i2cSlave_u.sda_tri/ntT;
i2cSlave_u/N72;
i2cSlave_u/N96;
i2cSlave_u/N97;
i2cSlave_u/_N57078;
i2cSlave_u/_N57079;
i2cSlave_u/_N57086;
i2cSlave_u/_N57087;
i2cSlave_u/_N57096;
i2cSlave_u/_N57097;
i2cSlave_u/_N57104;
i2cSlave_u/_N57105;
i2cSlave_u/clearStartStopDet;
i2cSlave_u/sclDeb;
i2cSlave_u/sdaDeb;
i2cSlave_u/sdaOut_rnmt;
i2cSlave_u/startEdgeDet;
i2cSlave_u/u_registerInterface/N8_1;
i2cSlave_u/u_registerInterface/N38;
i2cSlave_u/u_registerInterface/N58;
i2cSlave_u/u_registerInterface/N71;
i2cSlave_u/u_registerInterface/_N46644;
i2cSlave_u/u_registerInterface/_N46664;
i2cSlave_u/u_registerInterface/_N46680;
i2cSlave_u/u_registerInterface/_N46696;
i2cSlave_u/u_registerInterface/_N46712;
i2cSlave_u/u_registerInterface/_N46728;
i2cSlave_u/u_registerInterface/_N46744;
i2cSlave_u/u_registerInterface/_N46760;
i2cSlave_u/u_registerInterface/_N51594;
i2cSlave_u/u_registerInterface/_N57057;
i2cSlave_u/u_serialInterface/N147;
i2cSlave_u/u_serialInterface/N298;
i2cSlave_u/u_serialInterface/N306;
i2cSlave_u/u_serialInterface/N323;
i2cSlave_u/u_serialInterface/N332;
i2cSlave_u/u_serialInterface/N361;
i2cSlave_u/u_serialInterface/N404;
i2cSlave_u/u_serialInterface/N407;
i2cSlave_u/u_serialInterface/N419;
i2cSlave_u/u_serialInterface/N443;
i2cSlave_u/u_serialInterface/N469;
i2cSlave_u/u_serialInterface/N475;
i2cSlave_u/u_serialInterface/N479;
i2cSlave_u/u_serialInterface/N482;
i2cSlave_u/u_serialInterface/_N7832;
i2cSlave_u/u_serialInterface/_N7840;
i2cSlave_u/u_serialInterface/_N10834;
i2cSlave_u/u_serialInterface/_N10838;
i2cSlave_u/u_serialInterface/_N17610;
i2cSlave_u/u_serialInterface/_N50191;
i2cSlave_u/u_serialInterface/_N57008;
i2cSlave_u/u_serialInterface/_N57009;
i2cSlave_u/u_serialInterface/_N57013;
i2cSlave_u/u_serialInterface/_N57018;
i2cSlave_u/u_serialInterface/_N57036;
i2cSlave_u/u_serialInterface/_N57040;
i2cSlave_u/u_serialInterface/_N57048;
i2cSlave_u/u_serialInterface/regAddr[7:0]_and_1;
i2cSlave_u/writeEn;
i2c_scl;
i2c_scl_ibuf/ntD;
i2c_scl_ibuf/ntDO;
i2c_scl_ibuf/ntDO_N;
iolotcmp_in_0;
iolotcmp_in_1;
iolotcmp_out_0;
iolotcmp_out_1;
iolotcmp_ts_0;
iolotcmp_ts_1;
iolotcmp_tsout_0;
iolotcmp_tsout_1;
is_special_trans;
nt_button_rst_n;
nt_cmos1_href;
nt_cmos1_pclk;
nt_cmos1_scl;
nt_cmos1_sda;
nt_cmos1_vsync;
nt_cmos2_reset;
nt_cmos2_scl;
nt_cmos2_sda;
nt_ddr_mem_rst_n;
nt_i2c_scl;
nt_i2c_sda;
nt_pclk_led;
nt_perst_n;
nt_ref_clk_n;
nt_ref_clk_p;
nt_ref_led;
nt_sys_clk;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
ntclkbufg_3;
ntclkbufg_4;
ntclkbufg_5;
p_ce;
p_rdy_dma;
pclk;
pclk_div2;
pclk_led;
pclk_led_obuf/ntO;
pclk_led_obuf/ntT;
perst_n;
perst_n_ibuf/ntD;
perst_n_ibuf/ntDO;
perst_n_ibuf/ntDO_N;
power_on_delay_inst/N15;
power_on_delay_inst/_N9487;
power_on_delay_inst/_N9488;
power_on_delay_inst/_N9489;
power_on_delay_inst/_N9490;
power_on_delay_inst/_N9491;
power_on_delay_inst/_N9492;
power_on_delay_inst/_N9493;
power_on_delay_inst/_N9494;
power_on_delay_inst/_N9495;
power_on_delay_inst/_N9496;
power_on_delay_inst/_N9497;
power_on_delay_inst/_N9498;
power_on_delay_inst/_N9499;
power_on_delay_inst/_N9500;
power_on_delay_inst/_N9501;
power_on_delay_inst/_N9502;
power_on_delay_inst/_N9503;
power_on_delay_inst/_N9942;
power_on_delay_inst/_N9943;
power_on_delay_inst/_N9944;
power_on_delay_inst/_N9945;
power_on_delay_inst/_N9946;
power_on_delay_inst/_N9947;
power_on_delay_inst/_N9948;
power_on_delay_inst/_N9949;
power_on_delay_inst/_N9950;
power_on_delay_inst/_N9951;
power_on_delay_inst/_N9952;
power_on_delay_inst/_N9953;
power_on_delay_inst/_N9954;
power_on_delay_inst/_N9955;
power_on_delay_inst/_N59023_co;
power_on_delay_inst/_N59024;
power_on_delay_inst/_N59026;
power_on_delay_inst/camera_pwnd;
rdlh_link_up;
ref_clk;
ref_clk_n;
ref_clk_p;
ref_led;
ref_led_obuf/ntO;
ref_led_obuf/ntT;
rst_n;
smlh_link_up;
sync_button_rst_n;
sync_cmos1_vsync_pos_1_neg;
sync_perst_n;
sys_clk;
sys_clk_ibuf/ntD;
sys_clk_ibuf/ntDO;
sys_clk_ibuf/ntDO_N;
u_CORES/capt_o;
u_CORES/conf_tdi;
u_CORES/drck_o;
u_CORES/sel1_wire;
u_CORES/shift_d;
u_CORES/shift_wire;
u_CORES/tdo1_wire;
u_CORES/u_debug_core_0/_N5066;
u_CORES/u_debug_core_0/_N5633;
u_CORES/u_debug_core_0/_N6957;
u_CORES/u_debug_core_0/conf_rst;
u_CORES/u_debug_core_0/conf_sel_o;
u_CORES/u_debug_core_0/conf_tdi;
u_CORES/u_debug_core_0/data_start;
u_CORES/u_debug_core_0/data_start_d1;
u_CORES/u_debug_core_0/operation_ind;
u_CORES/u_debug_core_0/ram_wdat0;
u_CORES/u_debug_core_0/ram_wren;
u_CORES/u_debug_core_0/resetn;
u_CORES/u_debug_core_0/start;
u_CORES/u_debug_core_0/start_d2;
u_CORES/u_debug_core_0/start_d3;
u_CORES/u_debug_core_0/trigger;
u_CORES/u_debug_core_0/u0_trig_unit/N11648;
u_CORES/u_debug_core_0/u0_trig_unit/_N6644;
u_CORES/u_debug_core_0/u0_trig_unit/_N6646;
u_CORES/u_debug_core_0/u0_trig_unit/_N6648;
u_CORES/u_debug_core_0/u0_trig_unit/_N6659;
u_CORES/u_debug_core_0/u0_trig_unit/_N6661;
u_CORES/u_debug_core_0/u0_trig_unit/_N6663;
u_CORES/u_debug_core_0/u0_trig_unit/_N6674;
u_CORES/u_debug_core_0/u0_trig_unit/_N6676;
u_CORES/u_debug_core_0/u0_trig_unit/_N6678;
u_CORES/u_debug_core_0/u0_trig_unit/_N6689;
u_CORES/u_debug_core_0/u0_trig_unit/_N6691;
u_CORES/u_debug_core_0/u0_trig_unit/_N6693;
u_CORES/u_debug_core_0/u0_trig_unit/_N6704;
u_CORES/u_debug_core_0/u0_trig_unit/_N6706;
u_CORES/u_debug_core_0/u0_trig_unit/_N6708;
u_CORES/u_debug_core_0/u0_trig_unit/_N6719;
u_CORES/u_debug_core_0/u0_trig_unit/_N6721;
u_CORES/u_debug_core_0/u0_trig_unit/_N6723;
u_CORES/u_debug_core_0/u0_trig_unit/_N6734;
u_CORES/u_debug_core_0/u0_trig_unit/_N6736;
u_CORES/u_debug_core_0/u0_trig_unit/_N6738;
u_CORES/u_debug_core_0/u0_trig_unit/_N6749;
u_CORES/u_debug_core_0/u0_trig_unit/_N6751;
u_CORES/u_debug_core_0/u0_trig_unit/_N6753;
u_CORES/u_debug_core_0/u0_trig_unit/_N6764;
u_CORES/u_debug_core_0/u0_trig_unit/_N6766;
u_CORES/u_debug_core_0/u0_trig_unit/_N6768;
u_CORES/u_debug_core_0/u0_trig_unit/_N6779;
u_CORES/u_debug_core_0/u0_trig_unit/_N6781;
u_CORES/u_debug_core_0/u0_trig_unit/_N6783;
u_CORES/u_debug_core_0/u0_trig_unit/_N6794;
u_CORES/u_debug_core_0/u0_trig_unit/_N6796;
u_CORES/u_debug_core_0/u0_trig_unit/_N6798;
u_CORES/u_debug_core_0/u0_trig_unit/_N6809;
u_CORES/u_debug_core_0/u0_trig_unit/_N6811;
u_CORES/u_debug_core_0/u0_trig_unit/_N6813;
u_CORES/u_debug_core_0/u0_trig_unit/_N6824;
u_CORES/u_debug_core_0/u0_trig_unit/_N6825;
u_CORES/u_debug_core_0/u0_trig_unit/_N6981;
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1525;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1527;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N91;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N92;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N93;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N94;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N95;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N96;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N97;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N98;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1590;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1605;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1621;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1636;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1653;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1668;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1684;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1699;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1717;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1732;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1748;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1763;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1780;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1795;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1811;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1826;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1830;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1845;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1860;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1875;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1878;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1893;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1909;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1924;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1927;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1942;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1957;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1973;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1988;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2005;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2020;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2036;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2051;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2069;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2084;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2100;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2115;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2132;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2147;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2163;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2178;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2182;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N6975;
u_CORES/u_debug_core_0/u_Storage_Condition/N281;
u_CORES/u_debug_core_0/u_Storage_Condition/N316;
u_CORES/u_debug_core_0/u_Storage_Condition/N377;
u_CORES/u_debug_core_0/u_Storage_Condition/N445;
u_CORES/u_debug_core_0/u_Storage_Condition/N449;
u_CORES/u_debug_core_0/u_Storage_Condition/N453;
u_CORES/u_debug_core_0/u_Storage_Condition/N457;
u_CORES/u_debug_core_0/u_Storage_Condition/N465;
u_CORES/u_debug_core_0/u_Storage_Condition/_N67;
u_CORES/u_debug_core_0/u_Storage_Condition/_N68;
u_CORES/u_debug_core_0/u_Storage_Condition/_N69;
u_CORES/u_debug_core_0/u_Storage_Condition/_N70;
u_CORES/u_debug_core_0/u_Storage_Condition/_N71;
u_CORES/u_debug_core_0/u_Storage_Condition/_N72;
u_CORES/u_debug_core_0/u_Storage_Condition/_N73;
u_CORES/u_debug_core_0/u_Storage_Condition/_N74;
u_CORES/u_debug_core_0/u_Storage_Condition/_N75;
u_CORES/u_debug_core_0/u_Storage_Condition/_N76;
u_CORES/u_debug_core_0/u_Storage_Condition/_N101;
u_CORES/u_debug_core_0/u_Storage_Condition/_N102;
u_CORES/u_debug_core_0/u_Storage_Condition/_N103;
u_CORES/u_debug_core_0/u_Storage_Condition/_N104;
u_CORES/u_debug_core_0/u_Storage_Condition/_N105;
u_CORES/u_debug_core_0/u_Storage_Condition/_N106;
u_CORES/u_debug_core_0/u_Storage_Condition/_N107;
u_CORES/u_debug_core_0/u_Storage_Condition/_N108;
u_CORES/u_debug_core_0/u_Storage_Condition/_N109;
u_CORES/u_debug_core_0/u_Storage_Condition/_N110;
u_CORES/u_debug_core_0/u_Storage_Condition/_N113;
u_CORES/u_debug_core_0/u_Storage_Condition/_N114;
u_CORES/u_debug_core_0/u_Storage_Condition/_N115;
u_CORES/u_debug_core_0/u_Storage_Condition/_N116;
u_CORES/u_debug_core_0/u_Storage_Condition/_N117;
u_CORES/u_debug_core_0/u_Storage_Condition/_N118;
u_CORES/u_debug_core_0/u_Storage_Condition/_N119;
u_CORES/u_debug_core_0/u_Storage_Condition/_N120;
u_CORES/u_debug_core_0/u_Storage_Condition/_N121;
u_CORES/u_debug_core_0/u_Storage_Condition/_N122;
u_CORES/u_debug_core_0/u_Storage_Condition/_N138;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2196;
u_CORES/u_debug_core_0/u_Storage_Condition/_N5107;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6609;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6611;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6615;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6617;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6618;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6621;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6622;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6623;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6836;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6837;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6838;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6905;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6907;
u_CORES/u_debug_core_0/u_Storage_Condition/position_p[8]_inv;
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa_c;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N333;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2230;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2237;
u_CORES/u_debug_core_0/u_Trigger_Condition/N147;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N149;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182;
u_CORES/u_debug_core_0/u_hub_data_decode/N255;
u_CORES/u_debug_core_0/u_hub_data_decode/N257;
u_CORES/u_debug_core_0/u_hub_data_decode/N258;
u_CORES/u_debug_core_0/u_hub_data_decode/N368;
u_CORES/u_debug_core_0/u_hub_data_decode/N1207;
u_CORES/u_debug_core_0/u_hub_data_decode/_N3472;
u_CORES/u_debug_core_0/u_hub_data_decode/_N6949;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb;
u_CORES/u_debug_core_0/u_rd_addr_gen/N52;
u_CORES/u_debug_core_0/u_rd_addr_gen/N658;
u_CORES/u_debug_core_0/u_rd_addr_gen/N666;
u_CORES/u_debug_core_0/u_rd_addr_gen/N669;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N20;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N28;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N79;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N80;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N81;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N82;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N83;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N84;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N85;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N86;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N87;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N88;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N136;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N143;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N150;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N152;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3352;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3404;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3420;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3477;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3493;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3494;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3496;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3500;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3503;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3511;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3552;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3570;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3586;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3596;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3622;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3638;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3666;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3682;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3692;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3708;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3724;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3734;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3794;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3805;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3815;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3828;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3843;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3853;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3869;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3885;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3895;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3918;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3923;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3927;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3937;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3950;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3966;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3976;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3998;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4014;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4030;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4040;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4068;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4078;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4100;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4141;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4150;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4178;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4183;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4198;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4208;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4236;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4246;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4268;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4308;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4335;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4339;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4349;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4370;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4416;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4426;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4448;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4488;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4579;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4585;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4591;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4612;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4651;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4793;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5034;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5037;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5043;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5045;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5046;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5047;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5048;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5053;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5068;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5069;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5071;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5072;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5077;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5079;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5080;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6535_3;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6536_4;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6579;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6583;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6584;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6590;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6595;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6597;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6861;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6862;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6863;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6864;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6865;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6866;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6911;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6912;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6913;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6914;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6915;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6918;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6919;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6920;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6925;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6926;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6929;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6930;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6932;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6934;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6935;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6939;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N6941;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_info;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_status;
u_CORES/u_jtag_hub/N178;
u_CORES/u_jtag_hub/_N237_2;
u_CORES/u_jtag_hub/data_ctrl;
u_CORES/u_jtag_hub/shift;
u_CORES/update_wire;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9958;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9959;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9960;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9961;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9962;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9963;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9964;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9965;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9966;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9967;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9992;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9993;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9994;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9995;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9996;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9997;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9998;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9999;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N10000;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N10001;
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N59151;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8537;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8538;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8539;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8540;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8541;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8542;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8543;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8544;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8545;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N8546;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9360;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9361;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9362;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9363;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9364;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9365;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9366;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9367;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9368;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/_N9369;
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr[7]_co;
u_ddr3/ddrc_rstn;
u_ddr3/u_ddrc_rstn_sync/N0_rnmt;
u_ddr3/u_ddrphy_top/_N1402;
u_ddr3/u_ddrphy_top/_N51676;
u_ddr3/u_ddrphy_top/_N51690;
u_ddr3/u_ddrphy_top/_N58357;
u_ddr3/u_ddrphy_top/_N58433;
u_ddr3/u_ddrphy_top/bitslip_ctrl;
u_ddr3/u_ddrphy_top/calib_cas_n;
u_ddr3/u_ddrphy_top/calib_cke;
u_ddr3/u_ddrphy_top/calib_cs_n;
u_ddr3/u_ddrphy_top/calib_done;
u_ddr3/u_ddrphy_top/calib_odt;
u_ddr3/u_ddrphy_top/calib_ras_n;
u_ddr3/u_ddrphy_top/calib_rst;
u_ddr3/u_ddrphy_top/calib_we_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/_N12791;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/_N50603;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/_N50604;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/_N50674;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/_N51275;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N46;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12705;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12706;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12707;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12713;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12718;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12719;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12720;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N12721;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N51273;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N51278;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N57875;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N57888;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N59094;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N161;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N275;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N313;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N314;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N316;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N324;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N1269;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N1273;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N18485;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N50577;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N50657;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N50972;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N51262;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N51405;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N51422;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N57829;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N57830;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N58390;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N58391;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N58666;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt_trfc_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N207;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N278;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N280;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N318;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N347;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N354;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N830;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8487;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8488;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8489;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8490;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8491;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8492;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8493;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8494;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8495;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8496;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8497;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8498;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8499;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8500;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8501;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8502;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8503;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8504;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8507;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8508;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8509;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8510;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8511;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8512;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8513;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8514;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8515;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8516;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8517;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8518;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8519;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8520;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8521;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8522;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8523;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8524;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8527;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8528;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8529;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8530;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8531;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8532;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8533;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N8534;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15940;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15946;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15947;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15948;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15949;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15952;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15954;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15956;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N15958;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17768;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17769;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17770;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17771;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17772;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17773;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17774;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17775;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17776;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17777;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17778;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17779;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17780;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17781;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17782;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N50595;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57742;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57747;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57752;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57755;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57764;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57769;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57774;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57777;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57792;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57801;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N57807;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cke_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N2;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N6;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N18164;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N18173;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N18182;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N214;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N257;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N273;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N371;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N611;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N620;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N626;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N773;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N774;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N775;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N785;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N845;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N854;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N875;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N919;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N927;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N167;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N870;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N10875;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N10876;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N10893;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N10903;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N12790;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N18195;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N47798;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N50616;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N50627;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N50631;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N50633;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N51267;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N51474;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N51539;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N51573;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N51602;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N57823;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N57857;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N58021;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N58930;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N58933;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N58934;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N58944;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N58947;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_start;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt_trfc_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_success;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N127;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N149;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N498;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N543;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N610;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8696;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8697;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8698;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8699;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8700;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8701;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8702;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8703;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8704;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8705;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8706;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8707;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8708;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8709;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8710;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N8711;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10916_inv;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N51465;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N51535;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N51650;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N52134;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57407;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57413;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57415;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57419;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57843;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57845;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N57860;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt_trfc_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N128;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N144;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N179;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N10;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N1151;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N1163;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N51283;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N58000;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N58005;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N58011;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_twldqsen_pass;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_cas_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_cke;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_cs_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_ras_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_start;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_we_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecalib_error;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_cke;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_cs_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_ras_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_start;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_we_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_cas_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_cs_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_odt;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_ras_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_start;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_we_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_cas_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_cs_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_odt;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_ras_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_start;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_we_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_cs_n;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_done;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_odt;
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_start;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N31;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N225;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N258;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N325;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N334;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N1311;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N1341;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8714;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8715;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8716;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8717;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8718;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8719;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8720;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N8721;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N50596;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57326;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57331;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57335;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57356;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57357;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/_N57360;
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d1;
u_ddr3/u_ddrphy_top/ddrphy_cpd_done;
u_ddr3/u_ddrphy_top/ddrphy_cpd_rstn;
u_ddr3/u_ddrphy_top/ddrphy_cpd_rstn_synced;
u_ddr3/u_ddrphy_top/ddrphy_cpd_start;
u_ddr3/u_ddrphy_top/ddrphy_cpd_up_dnb;
u_ddr3/u_ddrphy_top/ddrphy_dfi/calib_done_r;
u_ddr3/u_ddrphy_top/ddrphy_dfi/w_phy_cke[0]_co;
u_ddr3/u_ddrphy_top/ddrphy_dll_rst_n;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/N103_co;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/N107;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/N127;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9813;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9814;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9815;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9816;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9817;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9818;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9819;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9820;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9821;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9822;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9823;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9824;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9825;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9826;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9827;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9828;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/_N9829;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d2;
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3;
u_ddr3/u_ddrphy_top/ddrphy_dqs_rst;
u_ddr3/u_ddrphy_top/ddrphy_dqs_training_rstn;
u_ddr3/u_ddrphy_top/ddrphy_info/N18;
u_ddr3/u_ddrphy_top/ddrphy_info/N287;
u_ddr3/u_ddrphy_top/ddrphy_info/N354;
u_ddr3/u_ddrphy_top/ddrphy_info/N421;
u_ddr3/u_ddrphy_top/ddrphy_info/N488;
u_ddr3/u_ddrphy_top/ddrphy_info/_N25845;
u_ddr3/u_ddrphy_top/ddrphy_info/_N27224;
u_ddr3/u_ddrphy_top/ddrphy_info/_N28679;
u_ddr3/u_ddrphy_top/ddrphy_info/_N30158;
u_ddr3/u_ddrphy_top/ddrphy_info/_N50681;
u_ddr3/u_ddrphy_top/ddrphy_info/_N50682;
u_ddr3/u_ddrphy_top/ddrphy_info/_N57872;
u_ddr3/u_ddrphy_top/ddrphy_iol_rst;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N165;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N187;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N331;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N338;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N352;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/N356;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N4;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N1421;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N1433;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N10933;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N51540;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N57306;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N57384;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N57385;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/_N57385_co;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d0;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d1;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_n_rg;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49_co;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8724;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8725;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8726;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8727;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8728;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8729;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8730;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8731;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8732;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8733;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8734;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8735;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8736;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8737;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8738;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8739;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N8740;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N57366;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N57371;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N57376;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N57378;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_deb;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d2;
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d3;
u_ddr3/u_ddrphy_top/ddrphy_rst_n;
u_ddr3/u_ddrphy_top/ddrphy_rst_req;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/N26;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N50696;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N50755;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N50804;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N50811;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N50834;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N50862;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51229;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51252;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51321;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51654;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51655;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51662;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51663;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51725;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51728;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51729;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51731;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51735;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51744;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51747;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51756;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51761;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51762;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51763;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51764;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51765;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51766;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51801;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51803;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51806;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51812;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51854;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51855;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51861;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N51868;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N57288;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N57289;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N58404;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N58405;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N58528;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N58599;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/_N58600;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/all_group_ca_dly;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/bitslip_dq;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N133;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_inv;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N230;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N2115;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14564;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14576;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14579;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14581;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14592;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14604;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14606;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14609;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N50570;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N59182;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N59184;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N1494;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N1497;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N1501;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N1505;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N1509;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8761;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8762;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8763;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8764;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8765;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8766;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N8767;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17942;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17946;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17948;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17950;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N51239;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N52246;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N58332;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_n;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N118;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N129;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N286;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N522;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N37;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N1580;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N1588;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N1652;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8770;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8771;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8772;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8773;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8774;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8775;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8776;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8777;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8780;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8781;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8782;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8783;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8784;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8785;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8786;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N8787;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N17955;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N17974;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N17977;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N48027;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N50728;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58140;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58162;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58176;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58239;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N54;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N293;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N378;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N11;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N17;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N27;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N1699;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N1711;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N48043;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N48046;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N50705;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N50717;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N55106_2;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57953;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57978;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N59429;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_done_flag;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N107;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48079;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48093;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48094;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48120;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48121;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51653;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51666;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51726;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51733;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51753;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51755;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51757;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51783;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51790;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51795;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51798;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51805;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51811;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51815;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51816;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51826;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51827;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51848;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51850;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51853;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55698_1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58074;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58099;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58104;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58109;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58114;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58119;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58123;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58205;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58206;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58210;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58213;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58214;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58229;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58263;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58273;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58276;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58308;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58309;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58320;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58322;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58854;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58855;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_inv_1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312_rnmt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_inv_1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N734;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N823_rnmt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1070;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N30;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1799;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1853;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1857;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1891;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1899;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1903;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1953;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1957;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1991;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N1999;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2003;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2027;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2031;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2059;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2063;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2078;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8789;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8790;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8791;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8792;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8793;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8794;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8795;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8796;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8799;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8800;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8801;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8802;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8803;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8804;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8805;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8806;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8809;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8810;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8811;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8812;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8813;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8814;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8815;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8816;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8818;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8819;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8820;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8821;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8822;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8823;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8824;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8825;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11282;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11290;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11309;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11310;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11311;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11312;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11313;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11314;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11315;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11317;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11318;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11319;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11320;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11321;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11322;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11323;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N11324;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13351;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13359;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13378;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13379;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13380;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13381;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13382;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13383;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13384;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13386;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13387;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13388;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13389;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13390;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13391;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13392;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13393;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N48138;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N48145;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N50781;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N50783;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N50784;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N57275;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N57282;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N57295;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N57395;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58091;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58285;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58286;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58294;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58380;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58382;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58384;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58875;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_gatei;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_read_valid;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N13096;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N13098;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N13103;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_sample;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_vld;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_in;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqsi_del;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqst;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntDIFFIN;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/padt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/rdel_cal_vld;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/rdel_rvalid0;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/rdel_rvalid1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/read_pattern_error;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wclk;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wclk_del;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrcal_move_done;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrdata_check_pass;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_dqs;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_dqs_en;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_gatei;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/bitslip_dq;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_inv;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N2151;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14384;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14407;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14431;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14453;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14454;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14455;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14456;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14457;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14458;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14459;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14460;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14461;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14478;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14479;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14480;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14481;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14482;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14483;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14484;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14485;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14510;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14511;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14514;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14515;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14534;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14535;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14536;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14537;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14538;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14539;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14540;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14541;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14648;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14660;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14663;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14665;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14676;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14688;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14690;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14693;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N50571;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N59188;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N59190;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N240;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N244;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2188;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2191;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2191_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2195;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2199;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2199_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N2203;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9371;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9372;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9373;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9374;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9375;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9376;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N9377;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N13022;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N13027;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N13028;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N13029;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N13029_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N13030;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N50795;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N50795_co;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N52396;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N118;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N129;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N286;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N522;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N37;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N2314;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N2322;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N2386;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9404;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9405;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9406;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9407;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9408;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9409;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9410;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9411;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9414;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9415;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9416;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9417;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9418;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9419;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9420;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N9421;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N16366;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N16385;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N16388;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N48198;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N50780;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58449;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58471;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58485;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N58584;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N293;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N500;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N513;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N11;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N17;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N27;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N2435;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N48232;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N50645;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N50805;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57942;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57991;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N58970;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N59430;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_done_flag;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N628;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48267;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48284;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48285;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48308;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N48309;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51547;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51664;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51675;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51727;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51732;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51759;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51788;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51793;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51799;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51807;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51808;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51813;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51814;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51831;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51847;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51852;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N51856;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55704_1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58190;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58509;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58523;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58526;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58539;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58541;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58542;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58547;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58548;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58551;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58556;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58558;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58572;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58623;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58628;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58633;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58638;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58643;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58647;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58790;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58795;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58813;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58814;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58841;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58842;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N58918;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_inv_1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312_rnmt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_inv_1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N734;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N823_rnmt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N30;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2539;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2593;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2597;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2631;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2639;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2643;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2693;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2697;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2731;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2739;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2743;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2767;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2771;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2799;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2803;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N2818;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8752;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8753;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8754;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8755;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8756;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8757;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8758;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N8759;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9435;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9436;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9437;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9438;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9439;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9440;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9441;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9442;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9445;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9446;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9447;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9448;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9449;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9450;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9451;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9452;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9455;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9456;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9457;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9458;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9459;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9460;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9461;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N9462;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13860;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13868;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13887;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13888;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13889;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13890;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13891;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13892;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13893;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13895;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13896;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13897;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13898;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13899;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13900;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13901;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13902;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16169;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16177;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16196;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16197;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16198;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16199;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16200;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16201;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16202;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16204;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16205;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16206;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16207;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16208;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16209;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16210;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16211;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N48329;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N48336;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N50836;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N50837;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N57271;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58398;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58411;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58419;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58606;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58614;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58651;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58653;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58655;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N58865;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_gatei;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_read_valid;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17813;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17815;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17820;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_sample;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_vld;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_in;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqsi_del;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqst;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntDIFFIN;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntI;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/padt;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/rdel_rvalid0;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/rdel_rvalid1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/read_pattern_error;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wclk;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wclk_del;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrcal_move_done;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrdata_check_pass;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_dqs;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_dqs_en;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_gatei;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/ntO;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/ntT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntDIFF_O;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntDQ_CAS_OUT;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntO0;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntO1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntT0;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntT1;
u_ddr3/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntTQ_CAS_OUT;
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/N18;
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d;
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d2;
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d3;
u_ddr3/u_ddrphy_top/dfi_error;
u_ddr3/u_ddrphy_top/dll_freeze;
u_ddr3/u_ddrphy_top/dll_freeze_syn;
u_ddr3/u_ddrphy_top/dll_update_code_done;
u_ddr3/u_ddrphy_top/dll_update_n;
u_ddr3/u_ddrphy_top/dll_update_n_syn;
u_ddr3/u_ddrphy_top/dll_update_req_rst_ctrl;
u_ddr3/u_ddrphy_top/eye_calibration;
u_ddr3/u_ddrphy_top/eyecal_move_en;
u_ddr3/u_ddrphy_top/gate_adj_done;
u_ddr3/u_ddrphy_top/gate_move_en;
u_ddr3/u_ddrphy_top/gatecal_start;
u_ddr3/u_ddrphy_top/gpll_clkout0;
u_ddr3/u_ddrphy_top/gpll_dps_dir;
u_ddr3/u_ddrphy_top/gpll_dps_done;
u_ddr3/u_ddrphy_top/gpll_dps_en;
u_ddr3/u_ddrphy_top/gpll_lock;
u_ddr3/u_ddrphy_top/init_adj_rdel;
u_ddr3/u_ddrphy_top/logic_rstn;
u_ddr3/u_ddrphy_top/mc_wl[2]_inv;
u_ddr3/u_ddrphy_top/phy_ioclk_fb;
u_ddr3/u_ddrphy_top/phy_pll_rst;
u_ddr3/u_ddrphy_top/phy_sysclk_fb;
u_ddr3/u_ddrphy_top/pll_refclk;
u_ddr3/u_ddrphy_top/rddata_cal;
u_ddr3/u_ddrphy_top/rdel_calibration;
u_ddr3/u_ddrphy_top/rdel_move_done;
u_ddr3/u_ddrphy_top/rdel_move_en;
u_ddr3/u_ddrphy_top/rst_clk;
u_ddr3/u_ddrphy_top/rst_clk_adj_done;
u_ddr3/u_ddrphy_top/rst_clk_adj_en;
u_ddr3/u_ddrphy_top/rst_clk_adj_start;
u_ddr3/u_ddrphy_top/rst_clk_dps_done;
u_ddr3/u_ddrphy_top/rst_gpll_clkout0;
u_ddr3/u_ddrphy_top/rst_gpll_lock;
u_ddr3/u_ddrphy_top/rst_seq_rstn;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_pls;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N114;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N141;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N2883;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9465;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9466;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9467;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9468;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9469;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9470;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9471;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N9472;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N57130;
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N57131;
u_ddr3/u_ddrphy_top/wrlvl_dqs_req;
u_ddr3/u_ddrphy_top/wrlvl_dqs_resp;
u_ddr3/u_ips_ddrc_top/_N9768;
u_ddr3/u_ips_ddrc_top/_N9772;
u_ddr3/u_ips_ddrc_top/dcd_wr_en;
u_ddr3/u_ips_ddrc_top/dcd_wr_last;
u_ddr3/u_ips_ddrc_top/dcd_wr_tworw;
u_ddr3/u_ips_ddrc_top/ddrc_init_done;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/_N50709;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_done;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_double_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_new_row;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_new_valid;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_pre_row;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_refresh;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_write;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N62;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N304;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N3671;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N3682;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10021;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10022;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10023;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10024;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10025;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10026;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10027;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10028;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10029;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10030;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10031;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11407;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11416;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11417;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11418;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11419;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11420;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11421;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11422;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11423;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11424;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11425;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11426;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11427;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11428;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11429;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N11430;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N50887;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_req;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/rowaddr_check_diff;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/rowaddr_check_valid;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N39;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N89;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N393;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N404;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N416;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N461;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N9714;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N16228;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N16237;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N58688;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N58757;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N59427;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_double_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/rw_diff;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_valid;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/ctrl_back_rdy;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N259;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N267;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1199;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1200;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1201;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1202;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1203;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1204;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1205;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1206;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/_N51242;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/_N57682;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/_N51246;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/_N57626;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/_N51244;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/_N57654;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/_N50969;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/_N57598;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/_N50965;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/_N57668;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/_N51247;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/_N57612;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/_N51143;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/_N57640;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N50;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N61;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/_N51114;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/_N57584;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/_N6057;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/_N6109;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/_N6149;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/_N6189;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/_N6229;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/_N6269;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/_N6309;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/_N6349;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/_N51440;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/_N51436;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/_N51442;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/_N51368;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/_N51394;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/_N51396;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/_N51366;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/_N51398;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N16326;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N16333;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N47737;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N50913;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N55234_2;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N55234_9;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N55234_11;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N55234_13;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N55234_15;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N55486_2;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_timing_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_prea_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_rd_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_rd_pass_l;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_rd_pass_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_ref_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_l;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N27;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N98;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N106;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_prea;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_ref;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_zqcs;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N33;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N3931;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N4049;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N14730;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N16452;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N50931;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N53813;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N57684;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N57690;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N55;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/_N57553;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N7;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N13;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N22;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N29;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N35_inv_1;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N4253;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N14756;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N51181;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N51222;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N27;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/full;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N26;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3103;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3135;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N15379;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N58759;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_en_real;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/full;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N26;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3337;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3369;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N15414;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N57141;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_en_real;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N48;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N52;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N203;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N217;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N220;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act2rd;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act2wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_pre;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_rd;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_wr;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_b_valid;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_empty_a;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_empty_b;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll_d;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N155;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N51484;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N51491;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N55022_2;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N58722;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/wvld_l;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/wvld_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_cmd_accepted_l;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_cmd_accepted_m;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_cmd_act;
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_last;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N149;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N311;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N329;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N338;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N348;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N366;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N524;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N531;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N532;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N749;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N754;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N1796;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2053;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2188;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N3;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N50868;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N50872;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N50874;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N51373;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N51378;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N51379;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N51492;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N51493;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N51495;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/_N59085;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/r_brd_m;
u_ddr3/u_ips_ddrc_top/mcdq_dfi/r_bwr_m;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/_N55785;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/data_out_valid;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N5;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/empty;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/full;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3506;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3526;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3536;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N37010;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N58715;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N58724;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N58726;
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/wr_en;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N54;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N63;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N228;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N254;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N258;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N262;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N266;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N270;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N274;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N278;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N282;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N3606;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9548;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9549;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9550;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9551;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9552;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9553;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9554;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9555;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9556;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9557;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9558;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9559;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9560;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9561;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9562;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9563;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9564;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9565;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9566;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9567;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9568;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9569;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9570;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9571;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N9572;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N54298;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N55787;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N57438;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/_N57439;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/double_wr;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/grant_read_rnmt;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N14;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0_rnmt;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1_rnmt;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/rptr;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_data_in_valid;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_write;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ptr;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr;
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/full;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3214;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3215;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3216;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N3217;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rempty;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_en_real;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wvld_m;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/rd_en;
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/w_wvld;
u_ddr3/u_ips_ddrc_top/rlast;
u_ddr3/u_ips_ddrc_top/rvld;
u_ddr3/u_ips_ddrc_top/user_cmd_ready;
u_ddr3/u_ips_ddrc_top/wvld_l;
u_ddr3/u_ips_ddrc_top/wvld_m;
u_ips2l_pcie_dma/_N16914;
u_ips2l_pcie_dma/bar0_rd_clk_en;
u_ips2l_pcie_dma/bar2_rd_clk_en;
u_ips2l_pcie_dma/cpld_rcv;
u_ips2l_pcie_dma/cpld_req_vld;
u_ips2l_pcie_dma/mrd32_req;
u_ips2l_pcie_dma/mrd32_req_ack;
u_ips2l_pcie_dma/mrd64_req;
u_ips2l_pcie_dma/mrd64_req_ack;
u_ips2l_pcie_dma/mwr32_req;
u_ips2l_pcie_dma/mwr32_req_ack;
u_ips2l_pcie_dma/mwr64_req;
u_ips2l_pcie_dma/mwr64_req_ack;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N16;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N7888;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9506;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9507;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9508;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9509;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9510;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9511;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9512;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9513;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9970;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9971;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9972;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9973;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9974;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9975;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9976;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9977;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9978;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N9979;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N51563;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N51596;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N56411;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N56412;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N56579;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N56589;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N56590;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N56596;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/_N59436;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/cmd_reg_cfg_done;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/cross_4kb_boundary;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr_vld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr_vld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg_vld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/h_addr_cfg_done;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/l_addr_cfg_done;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_wr_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N249;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N537;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N825;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1113;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N249;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N537;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N825;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/N1113;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/multicpld_flag;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_wr_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9540;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9541;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9542;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9543;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9544;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9545;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N9546;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N17533;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/_N50979;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/addr_ram_wr_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N156;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N205;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N211;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N216;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9474;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9475;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9476;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9477;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9478;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9479;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9480;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9481;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9482;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9483;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9484;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9907;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9908;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9909;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9910;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9911;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9912;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9913;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9914;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N9915;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N55603_2;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N55604_2;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N55605_2;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N55606_2;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N56739;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N56758;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/_N59432;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_start_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/last_dw;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/rx_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N57;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N369;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N389;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N484;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N494;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N595;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N633;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/_N51446;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/_N53870;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/_N56420;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tlast;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tlast_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tvld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tvld_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/cpld_data_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/eop;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/mwr_data_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/mwr_rcv;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/with_data;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_gen_tlp_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_tlp_tx;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_gen_tlp_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_tlp_tx;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_tx_busy;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N40;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N44;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N246;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N249;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N254;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N304;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8633;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8634;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8635;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8636;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8637;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8638;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8639;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8640;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8641;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8642;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8643;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8644;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N8645;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/_N56889;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/fifo_data_out;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/is_first_cpl;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size[2]_cpy;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/tx_busy;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/tx_done;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/empty;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/full;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N55;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N1732;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N56874;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N56880;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/rd_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/wr_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length[0]_co;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length[1]_co;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N3;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N25;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N40;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N51;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2560;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2567;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2580;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2844;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2871;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N2884;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8426;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8427;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8428;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8429;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8430;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8431;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8432;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8433;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8434;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8435;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8436;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8437;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8438;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8439;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8440;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8441;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8442;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8443;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8444;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8445;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8446;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8447;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8448;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8449;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8450;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8451;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8452;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8453;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8454;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8455;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8456;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8457;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8458;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8459;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8460;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8461;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8462;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8463;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8464;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8465;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8466;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8467;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8468;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8469;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8470;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8471;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8472;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8473;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8474;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8475;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8476;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8477;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8478;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8479;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8480;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8481;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8482;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8483;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N8484;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17430_inv;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17434;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17435;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17436;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17437;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17438;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17439;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N17440;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N50639;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N50659;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N50660;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N50661;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N50662;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51296;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51297;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51298;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51299;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51300;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51301;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51302;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51303;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51304;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51305;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51306;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51307;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51308;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51309;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51310;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51311;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51603;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51604;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51605;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51606;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51634;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51635;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51636;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51637;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51638;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51639;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51640;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51641;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51642;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51643;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51644;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51645;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51646;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51647;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51648;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N51649;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56425;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56428;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56434;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56439;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56444;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56449;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56454;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56459;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56464;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56469;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56474;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56479;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56483;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56488;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56491;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56492;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56494;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56496;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56497;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56499;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56501;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56502;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56504;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56506;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56507;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56508;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56511;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56512;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56514;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56516;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56517;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56519;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56521;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56522;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56524;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56526;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56527;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56528;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56529;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56530;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56533;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56534;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56535;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56539;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56541;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56542;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56547;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56549;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56555;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56569;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56570;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56850;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/_N56851;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd32_req_tx;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd64_req_tx;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tx_halt;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_busy;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_mrd;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_mrd_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/tx_tag_vld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N28;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N55;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N288;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N295;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N303;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N327;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N328;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N334;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N3742;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9635;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9636;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9637;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9638;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9639;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9640;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9641;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9642;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9643;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9644;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9645;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9646;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9647;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9648;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9649;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9650;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9651;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9652;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9653;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9654;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9655;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9656;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9657;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9658;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9659;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9660;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9661;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9662;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9663;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9664;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9665;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9666;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9667;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9668;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9669;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9670;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9671;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9672;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9673;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9674;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9675;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9676;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9677;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9678;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9679;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9680;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9681;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9682;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9683;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9684;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9685;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9686;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9687;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9688;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9689;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9690;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9691;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9692;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9693;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N9694;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16907_inv;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16911;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16912;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16913;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16915;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16916;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N16917;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N47787;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N56614;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N56841;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/_N56843;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr32_req_tx;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr64_req_tx;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tx_done;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N56_inv_1;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N74;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N89;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N110;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N124;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N128;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N150;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N152;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N157;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N183;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N192;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N194;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N1_inv;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N7535;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9390;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9394;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9398;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9423;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9424;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9425;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9426;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9427;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9428;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9429;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9430;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9431;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9432;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9433;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9522;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9526;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9534;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N9727;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10072;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10073;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10074;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10075;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10076;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10077;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10078;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10079;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10080;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10081;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10082;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10618;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10619;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10623_co;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10638;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10641;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10642;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10644;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N11177;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N11178;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N50975;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N51221;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N52893;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N56894;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N56902_co;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N56912;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N56940;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N56941;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N56958;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_in_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_in;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/ram_data_out_vld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_en_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_ram_hold_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_out_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/empty;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/full;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9091;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9092;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9093;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9094;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9095;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9096;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9097;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9098;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9099;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9100;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9101;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9102;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9103;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9104;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9105;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9106;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9107;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9108;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9109;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9110;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9111;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9112;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9113;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9114;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9115;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9116;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9117;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9118;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9119;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9120;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9121;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9122;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9123;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9124;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9125;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9126;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9127;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9128;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9129;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9130;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9131;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9132;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9133;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9134;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9135;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9136;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9137;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9138;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9139;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9140;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9141;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9142;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9143;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9144;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9145;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9146;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9147;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9148;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9149;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9150;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9151;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9152;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9153;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9154;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9155;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9156;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9157;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9158;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9159;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9160;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9161;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9162;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9163;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9164;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9165;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9166;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9167;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9168;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9169;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9170;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9171;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9172;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9173;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9174;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9175;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9176;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9177;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9178;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9179;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9180;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9181;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9182;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9183;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9184;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9185;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9186;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9187;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9188;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9189;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9190;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9191;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9192;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9193;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9194;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9195;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9196;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9197;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9198;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9199;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9200;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9201;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9202;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9203;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9204;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9205;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9206;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9207;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9208;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9209;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9210;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9211;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9212;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9213;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9214;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9215;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9216;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9217;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9218;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9219;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9220;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9221;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9222;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9223;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9224;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9225;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9226;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9227;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9228;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9229;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9230;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9231;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9232;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9233;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9234;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9235;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9236;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9237;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9238;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9239;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9240;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9241;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9242;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9243;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9244;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9245;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9246;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9247;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9248;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9249;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9250;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9251;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9252;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9253;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9254;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9255;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9256;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9257;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9258;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9259;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9260;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9261;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9262;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9263;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9264;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9265;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9266;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9267;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9268;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9269;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9270;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9271;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9272;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9273;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9274;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9275;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9276;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9277;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9278;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9279;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9280;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9281;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9282;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9283;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9284;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9285;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9286;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9287;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9288;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9289;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9290;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9291;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9292;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9293;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9294;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9295;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9296;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9297;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9298;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9299;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9300;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9301;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9302;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9303;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9304;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9305;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9306;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9307;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9308;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9309;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9310;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9311;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9312;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9313;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9314;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9315;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9316;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9317;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9318;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9319;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9320;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9321;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9322;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9323;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9324;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9325;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9326;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9327;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9328;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9329;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9330;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9331;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9332;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9333;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9334;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9335;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9336;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9337;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9338;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9339;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9340;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9341;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9342;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9343;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9344;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9345;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9346;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N10340;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N10468;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N56;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N1481;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N1775;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N2492;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N56992;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N59433;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/rd_en;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N7_inv_1;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N27;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N53;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N58;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9347;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9348;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9349;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9350;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9351;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9352;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9353;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9354;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9355;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9356;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9357;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9626;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N9630;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N53275;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/_N56669;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_en_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N56_inv_1;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N74;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N89;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N110;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N124;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N128;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N150;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N152;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N157;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N183;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N192;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N196;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N1_inv;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N1077;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N1089;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N1105;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8548;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8549;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8550;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8551;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8552;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8553;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8554;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8555;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8556;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8557;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8558;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8579;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8591;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8591_co;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8599;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N8623;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9800;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9801;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9802;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9803;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9804;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9805;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9806;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9807;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9808;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9809;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9810;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10600;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10603;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10604;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10605;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10606;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10609;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10610;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10611;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10612;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10613;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N10616;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N12389;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N51216;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N51217;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N52094;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N52803;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56619;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56626;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56627;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56637;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56676;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56677;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N56694;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_in_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_in;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/ram_data_out_vld;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_en_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_ram_hold_ff;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_start;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_out_valid;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/empty;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/full;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8831;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8832;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8833;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8834;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8835;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8836;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8837;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8838;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8839;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8840;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8841;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8842;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8843;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8844;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8845;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8846;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8847;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8848;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8849;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8850;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8851;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8852;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8853;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8854;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8855;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8856;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8857;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8858;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8859;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8860;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8861;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8862;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8863;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8864;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8865;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8866;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8867;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8868;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8869;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8870;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8871;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8872;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8873;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8874;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8875;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8876;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8877;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8878;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8879;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8880;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8881;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8882;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8883;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8884;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8885;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8886;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8887;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8888;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8889;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8890;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8891;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8892;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8893;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8894;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8895;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8896;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8897;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8898;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8899;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8900;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8901;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8902;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8903;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8904;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8905;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8906;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8907;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8908;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8909;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8910;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8911;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8912;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8913;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8914;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8915;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8916;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8917;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8918;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8919;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8920;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8921;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8922;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8923;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8924;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8925;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8926;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8927;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8928;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8929;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8930;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8931;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8932;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8933;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8934;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8935;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8936;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8937;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8938;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8939;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8940;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8941;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8942;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8943;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8944;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8945;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8946;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8947;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8948;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8949;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8950;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8951;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8952;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8953;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8954;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8955;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8956;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8957;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8958;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8959;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8960;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8961;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8962;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8963;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8964;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8965;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8966;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8967;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8968;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8969;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8970;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8971;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8972;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8973;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8974;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8975;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8976;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8977;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8978;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8979;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8980;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8981;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8982;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8983;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8984;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8985;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8986;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8987;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8988;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8989;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8990;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8991;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8992;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8993;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8994;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8995;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8996;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8997;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8998;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N8999;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9000;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9001;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9002;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9003;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9004;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9005;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9006;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9007;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9008;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9009;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9010;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9011;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9012;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9013;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9014;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9015;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9016;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9017;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9018;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9019;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9020;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9021;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9022;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9023;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9024;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9025;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9026;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9027;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9028;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9029;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9030;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9031;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9032;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9033;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9034;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9035;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9036;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9037;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9038;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9039;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9040;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9041;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9042;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9043;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9044;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9045;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9046;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9047;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9048;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9049;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9050;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9051;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9052;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9053;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9054;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9055;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9056;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9057;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9058;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9059;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9060;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9061;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9062;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9063;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9064;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9065;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9066;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9067;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9068;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9069;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9070;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9071;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9072;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9073;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9074;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9075;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9076;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9077;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9078;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9079;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9080;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9081;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9082;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9083;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9084;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9085;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N9086;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N10084;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/_N10212;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/N56;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N2168;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N2172;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N2463;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N2515;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N54051;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N56720;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N56726;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/_N59434;
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/rd_en;
u_ips2l_pcie_expd_apb_mux/_N16938;
u_ips2l_pcie_expd_apb_mux/_N59220;
u_ips2l_pcie_expd_apb_mux/expd_rdy;
u_ips2l_pcie_expd_apb_mux/pclk_div2_p_rdy;
u_ips2l_pcie_expd_apb_mux/pclk_div2_p_sel;
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/des_apb_start;
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/des_p_rdy_hold;
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_ce;
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_sel;
u_ips2l_pcie_expd_apb_mux/uart_p_rdy_co;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/N26;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N127;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N137;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N391;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N422;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N469;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N475;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N491;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N527;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LANE_SYNC_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LX_RXDCT_OUT_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LX_RXDCT_OUT_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_RX_RST_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_RX_RST_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_TX_RST_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PLLPOWERDOWN_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PLL_LOCK;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PLL_RST_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_RX_RST_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_RX_RST_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_TX_RST_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_RATE_CHG_TXPCLK_ON_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0_PHY;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/_N7040;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/_N7067;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/_N7071;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/_N51555;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/_N56308;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/_N56314;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/N6;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/N29;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/genblk5.rdata_proc_1/_N17561;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_apb_rst_n;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_ch_ready_sync[0].hsst_pciex4_sync_hsst_ch_ready/sig_async_ff;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/N43;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9864;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9865;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9866;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9867;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9868;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9869;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9870;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9871;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9872;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9873;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9874;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9875;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9876;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N9877;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N56093;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N56094;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/_N56097;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_sync;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_RX_LANE_POWERUP;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/_N50982;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N58;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N228;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N242;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N284;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N303;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N357;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N360;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N372;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N436;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N35;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N66;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N71;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N7238;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N7302;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N7314;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N49104;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N51065;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N56235;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N56249;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N56252;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N56256;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_realign;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/word_align_d;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/s_LX_CDR_ALIGN;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/s_PCS_LSM_SYNCED;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N56;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N58;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N242;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N284;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N303;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N316;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N357;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N360;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N372;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N436;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N66;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N71;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N7330;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N49151;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N49161;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N51034;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N54010;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N55165_2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N56219;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N56222;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_realign;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/word_align_d;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/s_PCS_LSM_SYNCED;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N242;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N7422;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N58990;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N242;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N7087;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/_N50977;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/main_rst_align;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N52;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N103;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N290;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N323;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N325;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N361;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N454;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N591;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N651;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9574;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9575;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9576;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9577;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9578;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9579;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9580;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9581;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9582;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9880;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9881;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9882;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9883;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9884;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9885;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9886;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9887;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9888;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9889;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9890;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9891;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9892;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N9893;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N49025;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N49062;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N49065;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N51131;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N51558;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N51719;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N55692_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56149;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56158;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56163;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56169;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56170;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56197;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56204;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56207;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56209;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56212;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56260;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N56280;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N59428;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_pll_loss_rst;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_chng;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_done_r;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_done_r_d;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N36;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N40;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9918;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9919;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9920;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9921;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9922;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9923;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9924;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9925;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9926;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N9927;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N56121;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/_N56122;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_ff;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/signal_b_neg;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/N26;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9791;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9792;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9793;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9794;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9795;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9796;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9797;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9798;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9982;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9983;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9984;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9985;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9986;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9987;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9988;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/_N9989;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_wtchdg_rst_n;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/s_P_PLL_LOCK;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/s_P_PLL_LOCK_deb;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N395;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N402;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N405;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N418;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N460;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N467;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N533;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N541;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N577;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N723;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N4;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N16;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N19;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9896;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9897;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9898;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9899;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9900;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9901;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9902;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9903;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9904;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N9905;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N11224;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N11237;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N49089;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51295;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51412;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51412_co;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51414;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51415;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51418;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51419;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51505;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51506;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51508;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51510;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51511;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51512;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N51593;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N55681_2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56047;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56047_co;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56050;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56059;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56062;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56079;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56128;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N56132;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N58986;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/rate_chng;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/s_rate;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rate_change_done;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rate_done_s;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rate_done_s_r1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rate_r;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/N6;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/N29;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rdata_proc_0/_N16966;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/ref_rst_n;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rx_det_done;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rx_detect_en;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/s_tx_rst_done_pclk_div2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/APATTERN_STATUS_CIN_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CLK_RX0_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CLK_RX90_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CLK_RX180_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CLK_RX270_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL_LOCK_SEL_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL_PD_I_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL_REFCLK_I_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL_RESET_I_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_ENABLE_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_ENABLE_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_ENABLE_PLL_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_PSEL_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_PSEL_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_PSEL_PLL_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_READY_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_READY_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_READY_PLL_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_WRITE_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_WRITE_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/P_CFG_WRITE_PLL_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/RATE_CHANGE_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/SYNC_1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/TXPCLK_PLL_SELECTED_0;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/N8;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/N52;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_APB2DBI/_N51040;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N127;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N158;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N166;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N168;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N170;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N188;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/cnt_done;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/app_dbi_ro_wr_disable;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/app_ltssm_enable;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_rnmt;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_cs;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_cs2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_app_dbi_ro_wr_disable;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_cs;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_cs2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_app_dbi_ro_wr_disable;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_cs;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_cs2;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/lbc_dbi_ack;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/mem_rst_n_inv;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/s_mem_rst_n;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/s_tx_rst_done;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/sedi_ack;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/sedo;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/sedo_en;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/_N49212;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/sedo_en_2r;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/sedo_en_r;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/sedo_in_2r;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/sedo_in_r;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_we;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/apb_core_rst_n;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/i_phy_rate_chng_halt;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_rate;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txswing;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_ce;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_rdy;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_sel;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_we;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/tx_rst_done;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/N1;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/pcie_p_rdy;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/des_apb_start;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/des_p_rdy_hold;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_ce;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_sel;
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_we;
u_refclk_buttonrstn_debounce/N43;
u_refclk_buttonrstn_debounce/_N9832;
u_refclk_buttonrstn_debounce/_N9833;
u_refclk_buttonrstn_debounce/_N9834;
u_refclk_buttonrstn_debounce/_N9835;
u_refclk_buttonrstn_debounce/_N9836;
u_refclk_buttonrstn_debounce/_N9837;
u_refclk_buttonrstn_debounce/_N9838;
u_refclk_buttonrstn_debounce/_N9839;
u_refclk_buttonrstn_debounce/_N9840;
u_refclk_buttonrstn_debounce/_N9841;
u_refclk_buttonrstn_debounce/_N9842;
u_refclk_buttonrstn_debounce/_N9843;
u_refclk_buttonrstn_debounce/_N9844;
u_refclk_buttonrstn_debounce/_N9845;
u_refclk_buttonrstn_debounce/_N56029;
u_refclk_buttonrstn_debounce/_N56031;
u_refclk_buttonrstn_debounce/_N56033;
u_refclk_buttonrstn_debounce/rstn_inner;
u_refclk_buttonrstn_debounce/rstn_sync;
u_refclk_perstn_debounce/N43;
u_refclk_perstn_debounce/_N9848;
u_refclk_perstn_debounce/_N9849;
u_refclk_perstn_debounce/_N9850;
u_refclk_perstn_debounce/_N9851;
u_refclk_perstn_debounce/_N9852;
u_refclk_perstn_debounce/_N9853;
u_refclk_perstn_debounce/_N9854;
u_refclk_perstn_debounce/_N9855;
u_refclk_perstn_debounce/_N9856;
u_refclk_perstn_debounce/_N9857;
u_refclk_perstn_debounce/_N9858;
u_refclk_perstn_debounce/_N9859;
u_refclk_perstn_debounce/_N9860;
u_refclk_perstn_debounce/_N9861;
u_refclk_perstn_debounce/_N56109;
u_refclk_perstn_debounce/_N56111;
u_refclk_perstn_debounce/_N56113;
u_refclk_perstn_debounce/rstn_inner;
u_refclk_perstn_debounce/rstn_sync;
u_uart2apb_top/rx_fifo_rd_data_valid;
u_uart2apb_top/u_apb_ctr/cmd_en;
u_uart2apb_top/u_apb_ctr/u_apb_mif/N119;
u_uart2apb_top/u_apb_ctr/u_apb_mif/_N7004;
u_uart2apb_top/u_apb_ctr/u_apb_mif/_N7008;
u_uart2apb_top/u_apb_ctr/u_apb_mif/time_out;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N124;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N129;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N134;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N138;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N142;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N146;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/N150;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/_N0;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/_N41;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/_N51582;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_idle;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_r_addrh;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_r_addrl;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_r_addrm;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_addrh;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_addrl;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_addrm;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_data_b0;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_data_b1;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_data_b2;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/in_st_w_data_b3;
u_uart2apb_top/u_apb_ctr/u_cmd_parser/u_uart2apb_top/u_apb_ctr/cmd_en_co;
u_uart2apb_top/u_apb_ctr/we;
u_uart2apb_top/u_uart_top/clk_en;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10034;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10035;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10036;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10037;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10038;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10039;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10040;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10041;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10042;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10043;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10044;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10045;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10046;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N10047;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N56337;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N56338;
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/_N56341;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/N149;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/N166;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/_N56326;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/in_cyc;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_req;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd;
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_r1;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/empty;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/full;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N6962;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N6974;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N6978;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N6984;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N43489;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N51498;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N56364;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/_N56372;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/rd_en;
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/wr_en;
uart_p_ce;
uart_p_rdy;
uart_p_sel;
uart_p_we;
N300[7];
N1308[1];
axis_master_tdata_mem[0];
axis_master_tdata_mem[1];
axis_master_tdata_mem[2];
axis_master_tdata_mem[3];
axis_master_tdata_mem[4];
axis_master_tdata_mem[5];
axis_master_tdata_mem[6];
axis_master_tdata_mem[7];
axis_master_tdata_mem[8];
axis_master_tdata_mem[9];
axis_master_tdata_mem[10];
axis_master_tdata_mem[11];
axis_master_tdata_mem[12];
axis_master_tdata_mem[13];
axis_master_tdata_mem[14];
axis_master_tdata_mem[15];
axis_master_tdata_mem[16];
axis_master_tdata_mem[17];
axis_master_tdata_mem[18];
axis_master_tdata_mem[19];
axis_master_tdata_mem[20];
axis_master_tdata_mem[21];
axis_master_tdata_mem[22];
axis_master_tdata_mem[23];
axis_master_tdata_mem[24];
axis_master_tdata_mem[25];
axis_master_tdata_mem[26];
axis_master_tdata_mem[27];
axis_master_tdata_mem[28];
axis_master_tdata_mem[29];
axis_master_tdata_mem[30];
axis_master_tdata_mem[31];
axis_master_tdata_mem[32];
axis_master_tdata_mem[33];
axis_master_tdata_mem[34];
axis_master_tdata_mem[35];
axis_master_tdata_mem[36];
axis_master_tdata_mem[37];
axis_master_tdata_mem[38];
axis_master_tdata_mem[39];
axis_master_tdata_mem[40];
axis_master_tdata_mem[41];
axis_master_tdata_mem[42];
axis_master_tdata_mem[43];
axis_master_tdata_mem[44];
axis_master_tdata_mem[45];
axis_master_tdata_mem[46];
axis_master_tdata_mem[47];
axis_master_tdata_mem[48];
axis_master_tdata_mem[49];
axis_master_tdata_mem[50];
axis_master_tdata_mem[51];
axis_master_tdata_mem[52];
axis_master_tdata_mem[53];
axis_master_tdata_mem[54];
axis_master_tdata_mem[55];
axis_master_tdata_mem[56];
axis_master_tdata_mem[57];
axis_master_tdata_mem[58];
axis_master_tdata_mem[59];
axis_master_tdata_mem[60];
axis_master_tdata_mem[61];
axis_master_tdata_mem[62];
axis_master_tdata_mem[63];
axis_master_tdata_mem[64];
axis_master_tdata_mem[65];
axis_master_tdata_mem[66];
axis_master_tdata_mem[67];
axis_master_tdata_mem[68];
axis_master_tdata_mem[69];
axis_master_tdata_mem[70];
axis_master_tdata_mem[71];
axis_master_tdata_mem[72];
axis_master_tdata_mem[73];
axis_master_tdata_mem[74];
axis_master_tdata_mem[75];
axis_master_tdata_mem[76];
axis_master_tdata_mem[77];
axis_master_tdata_mem[78];
axis_master_tdata_mem[79];
axis_master_tdata_mem[80];
axis_master_tdata_mem[81];
axis_master_tdata_mem[82];
axis_master_tdata_mem[83];
axis_master_tdata_mem[84];
axis_master_tdata_mem[85];
axis_master_tdata_mem[86];
axis_master_tdata_mem[87];
axis_master_tdata_mem[88];
axis_master_tdata_mem[89];
axis_master_tdata_mem[90];
axis_master_tdata_mem[91];
axis_master_tdata_mem[92];
axis_master_tdata_mem[93];
axis_master_tdata_mem[94];
axis_master_tdata_mem[95];
axis_master_tdata_mem[96];
axis_master_tdata_mem[97];
axis_master_tdata_mem[98];
axis_master_tdata_mem[99];
axis_master_tdata_mem[100];
axis_master_tdata_mem[101];
axis_master_tdata_mem[102];
axis_master_tdata_mem[103];
axis_master_tdata_mem[104];
axis_master_tdata_mem[105];
axis_master_tdata_mem[106];
axis_master_tdata_mem[107];
axis_master_tdata_mem[108];
axis_master_tdata_mem[109];
axis_master_tdata_mem[110];
axis_master_tdata_mem[111];
axis_master_tdata_mem[112];
axis_master_tdata_mem[113];
axis_master_tdata_mem[114];
axis_master_tdata_mem[115];
axis_master_tdata_mem[116];
axis_master_tdata_mem[117];
axis_master_tdata_mem[118];
axis_master_tdata_mem[119];
axis_master_tdata_mem[120];
axis_master_tdata_mem[121];
axis_master_tdata_mem[122];
axis_master_tdata_mem[123];
axis_master_tdata_mem[124];
axis_master_tdata_mem[125];
axis_master_tdata_mem[126];
axis_master_tdata_mem[127];
axis_master_tkeep_mem[0];
axis_master_tkeep_mem[1];
axis_master_tkeep_mem[2];
axis_master_tkeep_mem[3];
axis_master_tuser_mem[3];
axis_master_tuser_mem[4];
axis_master_tuser_mem[5];
axis_slave0_tdata[0];
axis_slave0_tdata[1];
axis_slave0_tdata[2];
axis_slave0_tdata[3];
axis_slave0_tdata[4];
axis_slave0_tdata[5];
axis_slave0_tdata[6];
axis_slave0_tdata[7];
axis_slave0_tdata[8];
axis_slave0_tdata[9];
axis_slave0_tdata[10];
axis_slave0_tdata[11];
axis_slave0_tdata[12];
axis_slave0_tdata[13];
axis_slave0_tdata[14];
axis_slave0_tdata[15];
axis_slave0_tdata[16];
axis_slave0_tdata[17];
axis_slave0_tdata[18];
axis_slave0_tdata[19];
axis_slave0_tdata[20];
axis_slave0_tdata[21];
axis_slave0_tdata[22];
axis_slave0_tdata[23];
axis_slave0_tdata[24];
axis_slave0_tdata[25];
axis_slave0_tdata[26];
axis_slave0_tdata[27];
axis_slave0_tdata[28];
axis_slave0_tdata[29];
axis_slave0_tdata[30];
axis_slave0_tdata[31];
axis_slave0_tdata[32];
axis_slave0_tdata[33];
axis_slave0_tdata[34];
axis_slave0_tdata[35];
axis_slave0_tdata[36];
axis_slave0_tdata[37];
axis_slave0_tdata[38];
axis_slave0_tdata[39];
axis_slave0_tdata[40];
axis_slave0_tdata[41];
axis_slave0_tdata[42];
axis_slave0_tdata[43];
axis_slave0_tdata[44];
axis_slave0_tdata[45];
axis_slave0_tdata[46];
axis_slave0_tdata[47];
axis_slave0_tdata[48];
axis_slave0_tdata[49];
axis_slave0_tdata[50];
axis_slave0_tdata[51];
axis_slave0_tdata[52];
axis_slave0_tdata[53];
axis_slave0_tdata[54];
axis_slave0_tdata[55];
axis_slave0_tdata[56];
axis_slave0_tdata[57];
axis_slave0_tdata[58];
axis_slave0_tdata[59];
axis_slave0_tdata[60];
axis_slave0_tdata[61];
axis_slave0_tdata[62];
axis_slave0_tdata[63];
axis_slave0_tdata[64];
axis_slave0_tdata[65];
axis_slave0_tdata[66];
axis_slave0_tdata[67];
axis_slave0_tdata[68];
axis_slave0_tdata[69];
axis_slave0_tdata[70];
axis_slave0_tdata[71];
axis_slave0_tdata[72];
axis_slave0_tdata[73];
axis_slave0_tdata[74];
axis_slave0_tdata[75];
axis_slave0_tdata[76];
axis_slave0_tdata[77];
axis_slave0_tdata[78];
axis_slave0_tdata[79];
axis_slave0_tdata[80];
axis_slave0_tdata[81];
axis_slave0_tdata[82];
axis_slave0_tdata[83];
axis_slave0_tdata[84];
axis_slave0_tdata[85];
axis_slave0_tdata[86];
axis_slave0_tdata[87];
axis_slave0_tdata[88];
axis_slave0_tdata[89];
axis_slave0_tdata[90];
axis_slave0_tdata[91];
axis_slave0_tdata[92];
axis_slave0_tdata[93];
axis_slave0_tdata[94];
axis_slave0_tdata[95];
axis_slave0_tdata[96];
axis_slave0_tdata[97];
axis_slave0_tdata[98];
axis_slave0_tdata[99];
axis_slave0_tdata[100];
axis_slave0_tdata[101];
axis_slave0_tdata[102];
axis_slave0_tdata[103];
axis_slave0_tdata[104];
axis_slave0_tdata[105];
axis_slave0_tdata[106];
axis_slave0_tdata[107];
axis_slave0_tdata[108];
axis_slave0_tdata[109];
axis_slave0_tdata[110];
axis_slave0_tdata[111];
axis_slave0_tdata[112];
axis_slave0_tdata[113];
axis_slave0_tdata[114];
axis_slave0_tdata[115];
axis_slave0_tdata[116];
axis_slave0_tdata[117];
axis_slave0_tdata[118];
axis_slave0_tdata[119];
axis_slave0_tdata[120];
axis_slave0_tdata[121];
axis_slave0_tdata[122];
axis_slave0_tdata[123];
axis_slave0_tdata[124];
axis_slave0_tdata[125];
axis_slave0_tdata[126];
axis_slave0_tdata[127];
axis_slave1_tdata[0];
axis_slave1_tdata[1];
axis_slave1_tdata[2];
axis_slave1_tdata[3];
axis_slave1_tdata[4];
axis_slave1_tdata[5];
axis_slave1_tdata[6];
axis_slave1_tdata[7];
axis_slave1_tdata[8];
axis_slave1_tdata[9];
axis_slave1_tdata[29];
axis_slave1_tdata[32];
axis_slave1_tdata[36];
axis_slave1_tdata[40];
axis_slave1_tdata[41];
axis_slave1_tdata[42];
axis_slave1_tdata[43];
axis_slave1_tdata[44];
axis_slave1_tdata[45];
axis_slave1_tdata[51];
axis_slave1_tdata[52];
axis_slave1_tdata[53];
axis_slave1_tdata[54];
axis_slave1_tdata[55];
axis_slave1_tdata[56];
axis_slave1_tdata[57];
axis_slave1_tdata[58];
axis_slave1_tdata[59];
axis_slave1_tdata[60];
axis_slave1_tdata[61];
axis_slave1_tdata[62];
axis_slave1_tdata[63];
axis_slave1_tdata[64];
axis_slave1_tdata[65];
axis_slave1_tdata[66];
axis_slave1_tdata[67];
axis_slave1_tdata[68];
axis_slave1_tdata[69];
axis_slave1_tdata[70];
axis_slave1_tdata[71];
axis_slave1_tdata[72];
axis_slave1_tdata[73];
axis_slave1_tdata[74];
axis_slave1_tdata[75];
axis_slave1_tdata[76];
axis_slave1_tdata[77];
axis_slave1_tdata[78];
axis_slave1_tdata[79];
axis_slave1_tdata[80];
axis_slave1_tdata[81];
axis_slave1_tdata[82];
axis_slave1_tdata[83];
axis_slave1_tdata[84];
axis_slave1_tdata[85];
axis_slave1_tdata[86];
axis_slave1_tdata[87];
axis_slave1_tdata[88];
axis_slave1_tdata[89];
axis_slave1_tdata[90];
axis_slave1_tdata[91];
axis_slave1_tdata[92];
axis_slave1_tdata[93];
axis_slave1_tdata[94];
axis_slave1_tdata[95];
axis_slave1_tdata[98];
axis_slave1_tdata[99];
axis_slave1_tdata[100];
axis_slave1_tdata[101];
axis_slave1_tdata[102];
axis_slave1_tdata[103];
axis_slave1_tdata[104];
axis_slave1_tdata[105];
axis_slave1_tdata[106];
axis_slave1_tdata[107];
axis_slave1_tdata[108];
axis_slave1_tdata[109];
axis_slave1_tdata[110];
axis_slave1_tdata[111];
axis_slave1_tdata[112];
axis_slave1_tdata[113];
axis_slave1_tdata[114];
axis_slave1_tdata[115];
axis_slave1_tdata[116];
axis_slave1_tdata[117];
axis_slave1_tdata[118];
axis_slave1_tdata[119];
axis_slave1_tdata[120];
axis_slave1_tdata[121];
axis_slave1_tdata[122];
axis_slave1_tdata[123];
axis_slave1_tdata[124];
axis_slave1_tdata[125];
axis_slave1_tdata[126];
axis_slave1_tdata[127];
axis_slave2_tdata[0];
axis_slave2_tdata[1];
axis_slave2_tdata[2];
axis_slave2_tdata[3];
axis_slave2_tdata[4];
axis_slave2_tdata[5];
axis_slave2_tdata[6];
axis_slave2_tdata[7];
axis_slave2_tdata[8];
axis_slave2_tdata[9];
axis_slave2_tdata[10];
axis_slave2_tdata[11];
axis_slave2_tdata[12];
axis_slave2_tdata[13];
axis_slave2_tdata[14];
axis_slave2_tdata[15];
axis_slave2_tdata[16];
axis_slave2_tdata[17];
axis_slave2_tdata[18];
axis_slave2_tdata[19];
axis_slave2_tdata[20];
axis_slave2_tdata[21];
axis_slave2_tdata[22];
axis_slave2_tdata[23];
axis_slave2_tdata[24];
axis_slave2_tdata[25];
axis_slave2_tdata[26];
axis_slave2_tdata[27];
axis_slave2_tdata[28];
axis_slave2_tdata[29];
axis_slave2_tdata[30];
axis_slave2_tdata[31];
axis_slave2_tdata[32];
axis_slave2_tdata[33];
axis_slave2_tdata[34];
axis_slave2_tdata[35];
axis_slave2_tdata[36];
axis_slave2_tdata[37];
axis_slave2_tdata[38];
axis_slave2_tdata[39];
axis_slave2_tdata[40];
axis_slave2_tdata[41];
axis_slave2_tdata[42];
axis_slave2_tdata[43];
axis_slave2_tdata[44];
axis_slave2_tdata[45];
axis_slave2_tdata[46];
axis_slave2_tdata[47];
axis_slave2_tdata[48];
axis_slave2_tdata[49];
axis_slave2_tdata[50];
axis_slave2_tdata[51];
axis_slave2_tdata[52];
axis_slave2_tdata[53];
axis_slave2_tdata[54];
axis_slave2_tdata[55];
axis_slave2_tdata[56];
axis_slave2_tdata[57];
axis_slave2_tdata[58];
axis_slave2_tdata[59];
axis_slave2_tdata[60];
axis_slave2_tdata[61];
axis_slave2_tdata[62];
axis_slave2_tdata[63];
axis_slave2_tdata[64];
axis_slave2_tdata[65];
axis_slave2_tdata[66];
axis_slave2_tdata[67];
axis_slave2_tdata[68];
axis_slave2_tdata[69];
axis_slave2_tdata[70];
axis_slave2_tdata[71];
axis_slave2_tdata[72];
axis_slave2_tdata[73];
axis_slave2_tdata[74];
axis_slave2_tdata[75];
axis_slave2_tdata[76];
axis_slave2_tdata[77];
axis_slave2_tdata[78];
axis_slave2_tdata[79];
axis_slave2_tdata[80];
axis_slave2_tdata[81];
axis_slave2_tdata[82];
axis_slave2_tdata[83];
axis_slave2_tdata[84];
axis_slave2_tdata[85];
axis_slave2_tdata[86];
axis_slave2_tdata[87];
axis_slave2_tdata[88];
axis_slave2_tdata[89];
axis_slave2_tdata[90];
axis_slave2_tdata[91];
axis_slave2_tdata[92];
axis_slave2_tdata[93];
axis_slave2_tdata[94];
axis_slave2_tdata[95];
axis_slave2_tdata[96];
axis_slave2_tdata[97];
axis_slave2_tdata[98];
axis_slave2_tdata[99];
axis_slave2_tdata[100];
axis_slave2_tdata[101];
axis_slave2_tdata[102];
axis_slave2_tdata[103];
axis_slave2_tdata[104];
axis_slave2_tdata[105];
axis_slave2_tdata[106];
axis_slave2_tdata[107];
axis_slave2_tdata[108];
axis_slave2_tdata[109];
axis_slave2_tdata[110];
axis_slave2_tdata[111];
axis_slave2_tdata[112];
axis_slave2_tdata[113];
axis_slave2_tdata[114];
axis_slave2_tdata[115];
axis_slave2_tdata[116];
axis_slave2_tdata[117];
axis_slave2_tdata[118];
axis_slave2_tdata[119];
axis_slave2_tdata[120];
axis_slave2_tdata[121];
axis_slave2_tdata[122];
axis_slave2_tdata[123];
axis_slave2_tdata[124];
axis_slave2_tdata[125];
axis_slave2_tdata[126];
axis_slave2_tdata[127];
bar0_wr_addr[0];
bar0_wr_addr[1];
bar0_wr_addr[2];
bar0_wr_addr[3];
bar0_wr_addr[4];
bar0_wr_addr[5];
bar0_wr_addr[6];
bar0_wr_addr[7];
bar0_wr_addr[8];
bar0_wr_addr[9];
bar0_wr_addr[10];
bar0_wr_addr[11];
bar0_wr_byte_en[0];
bar0_wr_data[0];
bar0_wr_data[1];
bar0_wr_data[2];
bar0_wr_data[3];
bar0_wr_data[4];
bar0_wr_data[5];
bar0_wr_data[6];
bar0_wr_data[7];
bar0_wr_data[8];
bar0_wr_data[9];
bar0_wr_data[10];
bar0_wr_data[11];
bar0_wr_data[12];
bar0_wr_data[13];
bar0_wr_data[14];
bar0_wr_data[15];
bar0_wr_data[16];
bar0_wr_data[17];
bar0_wr_data[18];
bar0_wr_data[19];
bar0_wr_data[20];
bar0_wr_data[21];
bar0_wr_data[22];
bar0_wr_data[23];
bar0_wr_data[24];
bar0_wr_data[25];
bar0_wr_data[26];
bar0_wr_data[27];
bar0_wr_data[28];
bar0_wr_data[29];
bar0_wr_data[30];
bar0_wr_data[31];
bar0_wr_data[32];
bar0_wr_data[33];
bar0_wr_data[34];
bar0_wr_data[35];
bar0_wr_data[36];
bar0_wr_data[37];
bar0_wr_data[38];
bar0_wr_data[39];
bar0_wr_data[40];
bar0_wr_data[41];
bar0_wr_data[42];
bar0_wr_data[43];
bar0_wr_data[44];
bar0_wr_data[45];
bar0_wr_data[46];
bar0_wr_data[47];
bar0_wr_data[48];
bar0_wr_data[49];
bar0_wr_data[50];
bar0_wr_data[51];
bar0_wr_data[52];
bar0_wr_data[53];
bar0_wr_data[54];
bar0_wr_data[55];
bar0_wr_data[56];
bar0_wr_data[57];
bar0_wr_data[58];
bar0_wr_data[59];
bar0_wr_data[60];
bar0_wr_data[61];
bar0_wr_data[62];
bar0_wr_data[63];
bar0_wr_data[64];
bar0_wr_data[65];
bar0_wr_data[66];
bar0_wr_data[67];
bar0_wr_data[68];
bar0_wr_data[69];
bar0_wr_data[70];
bar0_wr_data[71];
bar0_wr_data[72];
bar0_wr_data[73];
bar0_wr_data[74];
bar0_wr_data[75];
bar0_wr_data[76];
bar0_wr_data[77];
bar0_wr_data[78];
bar0_wr_data[79];
bar0_wr_data[80];
bar0_wr_data[81];
bar0_wr_data[82];
bar0_wr_data[83];
bar0_wr_data[84];
bar0_wr_data[85];
bar0_wr_data[86];
bar0_wr_data[87];
bar0_wr_data[88];
bar0_wr_data[89];
bar0_wr_data[90];
bar0_wr_data[91];
bar0_wr_data[92];
bar0_wr_data[93];
bar0_wr_data[94];
bar0_wr_data[95];
bar0_wr_data[96];
bar0_wr_data[97];
bar0_wr_data[98];
bar0_wr_data[99];
bar0_wr_data[100];
bar0_wr_data[101];
bar0_wr_data[102];
bar0_wr_data[103];
bar0_wr_data[104];
bar0_wr_data[105];
bar0_wr_data[106];
bar0_wr_data[107];
bar0_wr_data[108];
bar0_wr_data[109];
bar0_wr_data[110];
bar0_wr_data[111];
bar0_wr_data[112];
bar0_wr_data[113];
bar0_wr_data[114];
bar0_wr_data[115];
bar0_wr_data[116];
bar0_wr_data[117];
bar0_wr_data[118];
bar0_wr_data[119];
bar0_wr_data[120];
bar0_wr_data[121];
bar0_wr_data[122];
bar0_wr_data[123];
bar0_wr_data[124];
bar0_wr_data[125];
bar0_wr_data[126];
bar0_wr_data[127];
blk_state_reg[0];
blk_state_reg[1];
blk_state_reg[2];
blk_state_reg[3];
buf_cnt[0];
buf_cnt[1];
buf_cnt[2];
cam_rgb888[3];
cam_rgb888[4];
cam_rgb888[5];
cam_rgb888[6];
cam_rgb888[7];
cam_rgb888[10];
cam_rgb888[11];
cam_rgb888[12];
cam_rgb888[13];
cam_rgb888[14];
cam_rgb888[15];
cam_rgb888[19];
cam_rgb888[20];
cam_rgb888[21];
cam_rgb888[22];
cam_rgb888[23];
cfg_max_payload_size[0];
cfg_max_payload_size[1];
cfg_max_payload_size[2];
cfg_max_rd_req_size[0];
cfg_max_rd_req_size[1];
cfg_max_rd_req_size[2];
cfg_pbus_dev_num[0];
cfg_pbus_dev_num[1];
cfg_pbus_dev_num[2];
cfg_pbus_dev_num[3];
cfg_pbus_dev_num[4];
cfg_pbus_num[0];
cfg_pbus_num[1];
cfg_pbus_num[2];
cfg_pbus_num[3];
cfg_pbus_num[4];
cfg_pbus_num[5];
cfg_pbus_num[6];
cfg_pbus_num[7];
cmos1_8_16bit/cnt [0];
cmos1_8_16bit/cnt [1];
cmos1_8_16bit/pdata_i_reg [0];
cmos1_8_16bit/pdata_i_reg [1];
cmos1_8_16bit/pdata_i_reg [2];
cmos1_8_16bit/pdata_i_reg [3];
cmos1_8_16bit/pdata_i_reg [4];
cmos1_8_16bit/pdata_i_reg [5];
cmos1_8_16bit/pdata_i_reg [6];
cmos1_8_16bit/pdata_i_reg [7];
cmos1_8_16bit/pdata_out1 [0];
cmos1_8_16bit/pdata_out1 [1];
cmos1_8_16bit/pdata_out1 [2];
cmos1_8_16bit/pdata_out1 [3];
cmos1_8_16bit/pdata_out1 [4];
cmos1_8_16bit/pdata_out1 [5];
cmos1_8_16bit/pdata_out1 [6];
cmos1_8_16bit/pdata_out1 [7];
cmos1_8_16bit/pdata_out1 [8];
cmos1_8_16bit/pdata_out1 [9];
cmos1_8_16bit/pdata_out1 [10];
cmos1_8_16bit/pdata_out1 [11];
cmos1_8_16bit/pdata_out1 [12];
cmos1_8_16bit/pdata_out1 [13];
cmos1_8_16bit/pdata_out1 [14];
cmos1_8_16bit/pdata_out1 [15];
cmos1_8_16bit/pdata_out3 [0];
cmos1_8_16bit/pdata_out3 [1];
cmos1_8_16bit/pdata_out3 [2];
cmos1_8_16bit/pdata_out3 [3];
cmos1_8_16bit/pdata_out3 [4];
cmos1_8_16bit/pdata_out3 [5];
cmos1_8_16bit/pdata_out3 [6];
cmos1_8_16bit/pdata_out3 [7];
cmos1_8_16bit/pdata_out3 [8];
cmos1_8_16bit/pdata_out3 [9];
cmos1_8_16bit/pdata_out3 [10];
cmos1_8_16bit/pdata_out3 [11];
cmos1_8_16bit/pdata_out3 [12];
cmos1_8_16bit/pdata_out3 [13];
cmos1_8_16bit/pdata_out3 [14];
cmos1_8_16bit/pdata_out3 [15];
cmos1_d_16bit[0];
cmos1_d_16bit[1];
cmos1_d_16bit[2];
cmos1_d_16bit[3];
cmos1_d_16bit[4];
cmos1_d_16bit[5];
cmos1_d_16bit[6];
cmos1_d_16bit[7];
cmos1_d_16bit[8];
cmos1_d_16bit[9];
cmos1_d_16bit[10];
cmos1_d_16bit[11];
cmos1_d_16bit[12];
cmos1_d_16bit[13];
cmos1_d_16bit[14];
cmos1_d_16bit[15];
cmos1_d_d0[0];
cmos1_d_d0[1];
cmos1_d_d0[2];
cmos1_d_d0[3];
cmos1_d_d0[4];
cmos1_d_d0[5];
cmos1_d_d0[6];
cmos1_d_d0[7];
cmos1_data[0];
cmos1_data[1];
cmos1_data[2];
cmos1_data[3];
cmos1_data[4];
cmos1_data[5];
cmos1_data[6];
cmos1_data[7];
cmos1_vsync_pos_cnt[0];
cmos1_vsync_pos_cnt[1];
cmos1_vsync_pos_cnt[2];
cmos1_vsync_pos_cnt[3];
coms1_reg_config/clock_20k_cnt [0];
coms1_reg_config/clock_20k_cnt [1];
coms1_reg_config/clock_20k_cnt [2];
coms1_reg_config/clock_20k_cnt [3];
coms1_reg_config/clock_20k_cnt [4];
coms1_reg_config/clock_20k_cnt [5];
coms1_reg_config/clock_20k_cnt [6];
coms1_reg_config/clock_20k_cnt [7];
coms1_reg_config/clock_20k_cnt [8];
coms1_reg_config/clock_20k_cnt [9];
coms1_reg_config/clock_20k_cnt [10];
coms1_reg_config/config_step_reg [0];
coms1_reg_config/config_step_reg [1];
coms1_reg_config/config_step_reg [2];
coms1_reg_config/i2c_data [0];
coms1_reg_config/i2c_data [1];
coms1_reg_config/i2c_data [2];
coms1_reg_config/i2c_data [3];
coms1_reg_config/i2c_data [4];
coms1_reg_config/i2c_data [5];
coms1_reg_config/i2c_data [6];
coms1_reg_config/i2c_data [7];
coms1_reg_config/i2c_data [8];
coms1_reg_config/i2c_data [9];
coms1_reg_config/i2c_data [10];
coms1_reg_config/i2c_data [11];
coms1_reg_config/i2c_data [12];
coms1_reg_config/i2c_data [13];
coms1_reg_config/i2c_data [14];
coms1_reg_config/i2c_data [15];
coms1_reg_config/i2c_data [16];
coms1_reg_config/i2c_data [17];
coms1_reg_config/i2c_data [18];
coms1_reg_config/i2c_data [19];
coms1_reg_config/i2c_data [20];
coms1_reg_config/i2c_data [21];
coms1_reg_config/i2c_data [22];
coms1_reg_config/i2c_data [23];
coms1_reg_config/reg_index [0];
coms1_reg_config/reg_index [1];
coms1_reg_config/reg_index [2];
coms1_reg_config/reg_index [3];
coms1_reg_config/reg_index [4];
coms1_reg_config/reg_index [5];
coms1_reg_config/reg_index [6];
coms1_reg_config/reg_index [7];
coms1_reg_config/reg_index [8];
coms1_reg_config/u1/cyc_count [0];
coms1_reg_config/u1/cyc_count [1];
coms1_reg_config/u1/cyc_count [2];
coms1_reg_config/u1/cyc_count [3];
coms1_reg_config/u1/cyc_count [4];
coms1_reg_config/u1/cyc_count [5];
coms2_reg_config/config_step_reg [0];
coms2_reg_config/config_step_reg [1];
coms2_reg_config/config_step_reg [2];
coms2_reg_config/i2c_data [0];
coms2_reg_config/i2c_data [1];
coms2_reg_config/i2c_data [2];
coms2_reg_config/i2c_data [3];
coms2_reg_config/i2c_data [4];
coms2_reg_config/i2c_data [5];
coms2_reg_config/i2c_data [6];
coms2_reg_config/i2c_data [7];
coms2_reg_config/i2c_data [8];
coms2_reg_config/i2c_data [9];
coms2_reg_config/i2c_data [10];
coms2_reg_config/i2c_data [11];
coms2_reg_config/i2c_data [12];
coms2_reg_config/i2c_data [13];
coms2_reg_config/i2c_data [14];
coms2_reg_config/i2c_data [15];
coms2_reg_config/i2c_data [16];
coms2_reg_config/i2c_data [17];
coms2_reg_config/i2c_data [18];
coms2_reg_config/i2c_data [19];
coms2_reg_config/i2c_data [20];
coms2_reg_config/i2c_data [21];
coms2_reg_config/i2c_data [22];
coms2_reg_config/i2c_data [23];
coms2_reg_config/reg_index [0];
coms2_reg_config/reg_index [1];
coms2_reg_config/reg_index [2];
coms2_reg_config/reg_index [3];
coms2_reg_config/reg_index [4];
coms2_reg_config/reg_index [5];
coms2_reg_config/reg_index [6];
coms2_reg_config/reg_index [7];
coms2_reg_config/reg_index [8];
coms2_reg_config/u1/cyc_count [0];
coms2_reg_config/u1/cyc_count [1];
coms2_reg_config/u1/cyc_count [2];
coms2_reg_config/u1/cyc_count [3];
coms2_reg_config/u1/cyc_count [4];
coms2_reg_config/u1/cyc_count [5];
curr_rd_reg_reg[0];
curr_rd_reg_reg[1];
curr_rd_reg_reg[2];
curr_rd_reg_reg[3];
curr_wr_reg_reg[0];
curr_wr_reg_reg[1];
curr_wr_reg_reg[2];
curr_wr_reg_reg[3];
data_buf_128[3];
data_buf_128[4];
data_buf_128[5];
data_buf_128[6];
data_buf_128[7];
data_buf_128[10];
data_buf_128[11];
data_buf_128[12];
data_buf_128[13];
data_buf_128[14];
data_buf_128[15];
data_buf_128[19];
data_buf_128[20];
data_buf_128[21];
data_buf_128[22];
data_buf_128[23];
data_buf_128[24];
data_buf_128[25];
data_buf_128[26];
data_buf_128[27];
data_buf_128[28];
data_buf_128[29];
data_buf_128[30];
data_buf_128[31];
data_buf_128[35];
data_buf_128[36];
data_buf_128[37];
data_buf_128[38];
data_buf_128[39];
data_buf_128[42];
data_buf_128[43];
data_buf_128[44];
data_buf_128[45];
data_buf_128[46];
data_buf_128[47];
data_buf_128[51];
data_buf_128[52];
data_buf_128[53];
data_buf_128[54];
data_buf_128[55];
data_buf_128[56];
data_buf_128[57];
data_buf_128[58];
data_buf_128[59];
data_buf_128[60];
data_buf_128[61];
data_buf_128[62];
data_buf_128[63];
data_buf_128[67];
data_buf_128[68];
data_buf_128[69];
data_buf_128[70];
data_buf_128[71];
data_buf_128[74];
data_buf_128[75];
data_buf_128[76];
data_buf_128[77];
data_buf_128[78];
data_buf_128[79];
data_buf_128[83];
data_buf_128[84];
data_buf_128[85];
data_buf_128[86];
data_buf_128[87];
data_buf_128[88];
data_buf_128[89];
data_buf_128[90];
data_buf_128[91];
data_buf_128[92];
data_buf_128[93];
data_buf_128[94];
data_buf_128[95];
data_buf_128[99];
data_buf_128[100];
data_buf_128[101];
data_buf_128[102];
data_buf_128[103];
data_buf_128[106];
data_buf_128[107];
data_buf_128[108];
data_buf_128[109];
data_buf_128[110];
data_buf_128[111];
data_buf_128[115];
data_buf_128[116];
data_buf_128[117];
data_buf_128[118];
data_buf_128[119];
data_buf_128[120];
data_buf_128[121];
data_buf_128[122];
data_buf_128[123];
data_buf_128[124];
data_buf_128[125];
data_buf_128[126];
data_buf_128[127];
ddr_axi_wdata[0];
ddr_axi_wdata[1];
ddr_axi_wdata[2];
ddr_axi_wdata[3];
ddr_axi_wdata[4];
ddr_axi_wdata[5];
ddr_axi_wdata[6];
ddr_axi_wdata[7];
ddr_axi_wdata[8];
ddr_axi_wdata[9];
ddr_axi_wdata[10];
ddr_axi_wdata[11];
ddr_axi_wdata[12];
ddr_axi_wdata[13];
ddr_axi_wdata[14];
ddr_axi_wdata[15];
ddr_axi_wdata[16];
ddr_axi_wdata[17];
ddr_axi_wdata[18];
ddr_axi_wdata[19];
ddr_axi_wdata[20];
ddr_axi_wdata[21];
ddr_axi_wdata[22];
ddr_axi_wdata[23];
ddr_axi_wdata[24];
ddr_axi_wdata[25];
ddr_axi_wdata[26];
ddr_axi_wdata[27];
ddr_axi_wdata[28];
ddr_axi_wdata[29];
ddr_axi_wdata[30];
ddr_axi_wdata[31];
ddr_axi_wdata[32];
ddr_axi_wdata[33];
ddr_axi_wdata[34];
ddr_axi_wdata[35];
ddr_axi_wdata[36];
ddr_axi_wdata[37];
ddr_axi_wdata[38];
ddr_axi_wdata[39];
ddr_axi_wdata[40];
ddr_axi_wdata[41];
ddr_axi_wdata[42];
ddr_axi_wdata[43];
ddr_axi_wdata[44];
ddr_axi_wdata[45];
ddr_axi_wdata[46];
ddr_axi_wdata[47];
ddr_axi_wdata[48];
ddr_axi_wdata[49];
ddr_axi_wdata[50];
ddr_axi_wdata[51];
ddr_axi_wdata[52];
ddr_axi_wdata[53];
ddr_axi_wdata[54];
ddr_axi_wdata[55];
ddr_axi_wdata[56];
ddr_axi_wdata[57];
ddr_axi_wdata[58];
ddr_axi_wdata[59];
ddr_axi_wdata[60];
ddr_axi_wdata[61];
ddr_axi_wdata[62];
ddr_axi_wdata[63];
ddr_axi_wdata[64];
ddr_axi_wdata[65];
ddr_axi_wdata[66];
ddr_axi_wdata[67];
ddr_axi_wdata[68];
ddr_axi_wdata[69];
ddr_axi_wdata[70];
ddr_axi_wdata[71];
ddr_axi_wdata[72];
ddr_axi_wdata[73];
ddr_axi_wdata[74];
ddr_axi_wdata[75];
ddr_axi_wdata[76];
ddr_axi_wdata[77];
ddr_axi_wdata[78];
ddr_axi_wdata[79];
ddr_axi_wdata[80];
ddr_axi_wdata[81];
ddr_axi_wdata[82];
ddr_axi_wdata[83];
ddr_axi_wdata[84];
ddr_axi_wdata[85];
ddr_axi_wdata[86];
ddr_axi_wdata[87];
ddr_axi_wdata[88];
ddr_axi_wdata[89];
ddr_axi_wdata[90];
ddr_axi_wdata[91];
ddr_axi_wdata[92];
ddr_axi_wdata[93];
ddr_axi_wdata[94];
ddr_axi_wdata[95];
ddr_axi_wdata[96];
ddr_axi_wdata[97];
ddr_axi_wdata[98];
ddr_axi_wdata[99];
ddr_axi_wdata[100];
ddr_axi_wdata[101];
ddr_axi_wdata[102];
ddr_axi_wdata[103];
ddr_axi_wdata[104];
ddr_axi_wdata[105];
ddr_axi_wdata[106];
ddr_axi_wdata[107];
ddr_axi_wdata[108];
ddr_axi_wdata[109];
ddr_axi_wdata[110];
ddr_axi_wdata[111];
ddr_axi_wdata[112];
ddr_axi_wdata[113];
ddr_axi_wdata[114];
ddr_axi_wdata[115];
ddr_axi_wdata[116];
ddr_axi_wdata[117];
ddr_axi_wdata[118];
ddr_axi_wdata[119];
ddr_axi_wdata[120];
ddr_axi_wdata[121];
ddr_axi_wdata[122];
ddr_axi_wdata[123];
ddr_axi_wdata[124];
ddr_axi_wdata[125];
ddr_axi_wdata[126];
ddr_axi_wdata[127];
ddr_fifo_rd_data[0];
ddr_fifo_rd_data[1];
ddr_fifo_rd_data[2];
ddr_fifo_rd_data[3];
ddr_fifo_rd_data[4];
ddr_fifo_rd_data[5];
ddr_fifo_rd_data[6];
ddr_fifo_rd_data[7];
ddr_fifo_rd_data[8];
ddr_fifo_rd_data[9];
ddr_fifo_rd_data[10];
ddr_fifo_rd_data[11];
ddr_fifo_rd_data[12];
ddr_fifo_rd_data[13];
ddr_fifo_rd_data[14];
ddr_fifo_rd_data[15];
ddr_fifo_rd_data[16];
ddr_fifo_rd_data[17];
ddr_fifo_rd_data[18];
ddr_fifo_rd_data[19];
ddr_fifo_rd_data[20];
ddr_fifo_rd_data[21];
ddr_fifo_rd_data[22];
ddr_fifo_rd_data[23];
ddr_fifo_rd_data[24];
ddr_fifo_rd_data[25];
ddr_fifo_rd_data[26];
ddr_fifo_rd_data[27];
ddr_fifo_rd_data[28];
ddr_fifo_rd_data[29];
ddr_fifo_rd_data[30];
ddr_fifo_rd_data[31];
ddr_fifo_rd_data[32];
ddr_fifo_rd_data[33];
ddr_fifo_rd_data[34];
ddr_fifo_rd_data[35];
ddr_fifo_rd_data[36];
ddr_fifo_rd_data[37];
ddr_fifo_rd_data[38];
ddr_fifo_rd_data[39];
ddr_fifo_rd_data[40];
ddr_fifo_rd_data[41];
ddr_fifo_rd_data[42];
ddr_fifo_rd_data[43];
ddr_fifo_rd_data[44];
ddr_fifo_rd_data[45];
ddr_fifo_rd_data[46];
ddr_fifo_rd_data[47];
ddr_fifo_rd_data[48];
ddr_fifo_rd_data[49];
ddr_fifo_rd_data[50];
ddr_fifo_rd_data[51];
ddr_fifo_rd_data[52];
ddr_fifo_rd_data[53];
ddr_fifo_rd_data[54];
ddr_fifo_rd_data[55];
ddr_fifo_rd_data[56];
ddr_fifo_rd_data[57];
ddr_fifo_rd_data[58];
ddr_fifo_rd_data[59];
ddr_fifo_rd_data[60];
ddr_fifo_rd_data[61];
ddr_fifo_rd_data[62];
ddr_fifo_rd_data[63];
ddr_fifo_rd_data[64];
ddr_fifo_rd_data[65];
ddr_fifo_rd_data[66];
ddr_fifo_rd_data[67];
ddr_fifo_rd_data[68];
ddr_fifo_rd_data[69];
ddr_fifo_rd_data[70];
ddr_fifo_rd_data[71];
ddr_fifo_rd_data[72];
ddr_fifo_rd_data[73];
ddr_fifo_rd_data[74];
ddr_fifo_rd_data[75];
ddr_fifo_rd_data[76];
ddr_fifo_rd_data[77];
ddr_fifo_rd_data[78];
ddr_fifo_rd_data[79];
ddr_fifo_rd_data[80];
ddr_fifo_rd_data[81];
ddr_fifo_rd_data[82];
ddr_fifo_rd_data[83];
ddr_fifo_rd_data[84];
ddr_fifo_rd_data[85];
ddr_fifo_rd_data[86];
ddr_fifo_rd_data[87];
ddr_fifo_rd_data[88];
ddr_fifo_rd_data[89];
ddr_fifo_rd_data[90];
ddr_fifo_rd_data[91];
ddr_fifo_rd_data[92];
ddr_fifo_rd_data[93];
ddr_fifo_rd_data[94];
ddr_fifo_rd_data[95];
ddr_fifo_rd_data[96];
ddr_fifo_rd_data[97];
ddr_fifo_rd_data[98];
ddr_fifo_rd_data[99];
ddr_fifo_rd_data[100];
ddr_fifo_rd_data[101];
ddr_fifo_rd_data[102];
ddr_fifo_rd_data[103];
ddr_fifo_rd_data[104];
ddr_fifo_rd_data[105];
ddr_fifo_rd_data[106];
ddr_fifo_rd_data[107];
ddr_fifo_rd_data[108];
ddr_fifo_rd_data[109];
ddr_fifo_rd_data[110];
ddr_fifo_rd_data[111];
ddr_fifo_rd_data[112];
ddr_fifo_rd_data[113];
ddr_fifo_rd_data[114];
ddr_fifo_rd_data[115];
ddr_fifo_rd_data[116];
ddr_fifo_rd_data[117];
ddr_fifo_rd_data[118];
ddr_fifo_rd_data[119];
ddr_fifo_rd_data[120];
ddr_fifo_rd_data[121];
ddr_fifo_rd_data[122];
ddr_fifo_rd_data[123];
ddr_fifo_rd_data[124];
ddr_fifo_rd_data[125];
ddr_fifo_rd_data[126];
ddr_fifo_rd_data[127];
ddr_fifo_wr_data[0];
ddr_fifo_wr_data[1];
ddr_fifo_wr_data[2];
ddr_fifo_wr_data[3];
ddr_fifo_wr_data[4];
ddr_fifo_wr_data[5];
ddr_fifo_wr_data[6];
ddr_fifo_wr_data[7];
ddr_fifo_wr_data[8];
ddr_fifo_wr_data[9];
ddr_fifo_wr_data[10];
ddr_fifo_wr_data[11];
ddr_fifo_wr_data[12];
ddr_fifo_wr_data[13];
ddr_fifo_wr_data[14];
ddr_fifo_wr_data[15];
ddr_fifo_wr_data[16];
ddr_fifo_wr_data[17];
ddr_fifo_wr_data[18];
ddr_fifo_wr_data[19];
ddr_fifo_wr_data[20];
ddr_fifo_wr_data[21];
ddr_fifo_wr_data[22];
ddr_fifo_wr_data[23];
ddr_fifo_wr_data[24];
ddr_fifo_wr_data[25];
ddr_fifo_wr_data[26];
ddr_fifo_wr_data[27];
ddr_fifo_wr_data[28];
ddr_fifo_wr_data[29];
ddr_fifo_wr_data[30];
ddr_fifo_wr_data[31];
ddr_fifo_wr_data[32];
ddr_fifo_wr_data[33];
ddr_fifo_wr_data[34];
ddr_fifo_wr_data[35];
ddr_fifo_wr_data[36];
ddr_fifo_wr_data[37];
ddr_fifo_wr_data[38];
ddr_fifo_wr_data[39];
ddr_fifo_wr_data[40];
ddr_fifo_wr_data[41];
ddr_fifo_wr_data[42];
ddr_fifo_wr_data[43];
ddr_fifo_wr_data[44];
ddr_fifo_wr_data[45];
ddr_fifo_wr_data[46];
ddr_fifo_wr_data[47];
ddr_fifo_wr_data[48];
ddr_fifo_wr_data[49];
ddr_fifo_wr_data[50];
ddr_fifo_wr_data[51];
ddr_fifo_wr_data[52];
ddr_fifo_wr_data[53];
ddr_fifo_wr_data[54];
ddr_fifo_wr_data[55];
ddr_fifo_wr_data[56];
ddr_fifo_wr_data[57];
ddr_fifo_wr_data[58];
ddr_fifo_wr_data[59];
ddr_fifo_wr_data[60];
ddr_fifo_wr_data[61];
ddr_fifo_wr_data[62];
ddr_fifo_wr_data[63];
ddr_fifo_wr_data[64];
ddr_fifo_wr_data[65];
ddr_fifo_wr_data[66];
ddr_fifo_wr_data[67];
ddr_fifo_wr_data[68];
ddr_fifo_wr_data[69];
ddr_fifo_wr_data[70];
ddr_fifo_wr_data[71];
ddr_fifo_wr_data[72];
ddr_fifo_wr_data[73];
ddr_fifo_wr_data[74];
ddr_fifo_wr_data[75];
ddr_fifo_wr_data[76];
ddr_fifo_wr_data[77];
ddr_fifo_wr_data[78];
ddr_fifo_wr_data[79];
ddr_fifo_wr_data[80];
ddr_fifo_wr_data[81];
ddr_fifo_wr_data[82];
ddr_fifo_wr_data[83];
ddr_fifo_wr_data[84];
ddr_fifo_wr_data[85];
ddr_fifo_wr_data[86];
ddr_fifo_wr_data[87];
ddr_fifo_wr_data[88];
ddr_fifo_wr_data[89];
ddr_fifo_wr_data[90];
ddr_fifo_wr_data[91];
ddr_fifo_wr_data[92];
ddr_fifo_wr_data[93];
ddr_fifo_wr_data[94];
ddr_fifo_wr_data[95];
ddr_fifo_wr_data[96];
ddr_fifo_wr_data[97];
ddr_fifo_wr_data[98];
ddr_fifo_wr_data[99];
ddr_fifo_wr_data[100];
ddr_fifo_wr_data[101];
ddr_fifo_wr_data[102];
ddr_fifo_wr_data[103];
ddr_fifo_wr_data[104];
ddr_fifo_wr_data[105];
ddr_fifo_wr_data[106];
ddr_fifo_wr_data[107];
ddr_fifo_wr_data[108];
ddr_fifo_wr_data[109];
ddr_fifo_wr_data[110];
ddr_fifo_wr_data[111];
ddr_fifo_wr_data[112];
ddr_fifo_wr_data[113];
ddr_fifo_wr_data[114];
ddr_fifo_wr_data[115];
ddr_fifo_wr_data[116];
ddr_fifo_wr_data[117];
ddr_fifo_wr_data[118];
ddr_fifo_wr_data[119];
ddr_fifo_wr_data[120];
ddr_fifo_wr_data[121];
ddr_fifo_wr_data[122];
ddr_fifo_wr_data[123];
ddr_fifo_wr_data[124];
ddr_fifo_wr_data[125];
ddr_fifo_wr_data[126];
ddr_fifo_wr_data[127];
ddr_fifo_wr_water_level[3];
ddr_fifo_wr_water_level[4];
ddr_fifo_wr_water_level[5];
ddr_fifo_wr_water_level[6];
ddr_fifo_wr_water_level[7];
ddr_fifo_wr_water_level[8];
ddr_fifo_wr_water_level[9];
ddr_fifo_wr_water_level[10];
ddr_rd_cnt_26[6];
ddr_rd_cnt_26[7];
ddr_rd_cnt_26[8];
ddr_rd_cnt_26[9];
ddr_rd_cnt_26[10];
ddr_rd_cnt_26[11];
ddr_rd_cnt_26[12];
ddr_rd_cnt_26[13];
ddr_rd_cnt_26[14];
ddr_rd_cnt_26[15];
ddr_rd_cnt_26[16];
ddr_rd_cnt_26[17];
ddr_rd_cnt_26[18];
ddr_rd_cnt_26[19];
ddr_rd_cnt_26[20];
ddr_rd_cnt_26[21];
ddr_rd_cnt_26[22];
ddr_rd_cnt_26[23];
ddr_rd_cnt_26[24];
ddr_rd_cnt_26[25];
ddr_trans_cnt[0];
ddr_trans_cnt[1];
ddr_trans_cnt[2];
ddr_trans_cnt[3];
ddr_trans_cnt[4];
ddr_trans_cnt[5];
ddr_trans_cnt[6];
ddr_trans_cnt[7];
ddr_trans_cnt[8];
ddr_trans_cnt[9];
ddr_trans_cnt[10];
ddr_trans_cnt[11];
ddr_trans_cnt[12];
ddr_trans_cnt[13];
ddr_trans_cnt[14];
ddr_wr_cnt_26[3];
ddr_wr_cnt_26[4];
ddr_wr_cnt_26[5];
ddr_wr_cnt_26[6];
ddr_wr_cnt_26[7];
ddr_wr_cnt_26[8];
ddr_wr_cnt_26[9];
ddr_wr_cnt_26[10];
ddr_wr_cnt_26[11];
ddr_wr_cnt_26[12];
ddr_wr_cnt_26[13];
ddr_wr_cnt_26[14];
ddr_wr_cnt_26[15];
ddr_wr_cnt_26[16];
ddr_wr_cnt_26[17];
ddr_wr_cnt_26[18];
ddr_wr_cnt_26[19];
ddr_wr_cnt_26[20];
ddr_wr_cnt_26[21];
ddr_wr_cnt_26[22];
ddr_wr_cnt_26[23];
ddr_wr_cnt_26[24];
ddr_wr_cnt_26[25];
fifo_fill_byte[0];
fifo_fill_byte[1];
fifo_fill_byte[2];
fifo_fill_byte[3];
fifo_fill_byte[4];
fifo_fill_byte[5];
fifo_fill_byte[6];
fifo_fill_byte[7];
fifo_rd_water_level[0];
fifo_rd_water_level[1];
fifo_rd_water_level[2];
fifo_rd_water_level[3];
fifo_rd_water_level[4];
fifo_rd_water_level[5];
fifo_rd_water_level[6];
fifo_rd_water_level[7];
fifo_rd_water_level[8];
fifo_rd_water_level[9];
fifo_rd_water_level[10];
fifo_wr_data[3];
fifo_wr_data[4];
fifo_wr_data[5];
fifo_wr_data[6];
fifo_wr_data[7];
fifo_wr_data[10];
fifo_wr_data[11];
fifo_wr_data[12];
fifo_wr_data[13];
fifo_wr_data[14];
fifo_wr_data[15];
fifo_wr_data[19];
fifo_wr_data[20];
fifo_wr_data[21];
fifo_wr_data[22];
fifo_wr_data[23];
fifo_wr_data[24];
fifo_wr_data[25];
fifo_wr_data[26];
fifo_wr_data[27];
fifo_wr_data[28];
fifo_wr_data[29];
fifo_wr_data[30];
fifo_wr_data[31];
fifo_wr_data[35];
fifo_wr_data[36];
fifo_wr_data[37];
fifo_wr_data[38];
fifo_wr_data[39];
fifo_wr_data[42];
fifo_wr_data[43];
fifo_wr_data[44];
fifo_wr_data[45];
fifo_wr_data[46];
fifo_wr_data[47];
fifo_wr_data[51];
fifo_wr_data[52];
fifo_wr_data[53];
fifo_wr_data[54];
fifo_wr_data[55];
fifo_wr_data[56];
fifo_wr_data[57];
fifo_wr_data[58];
fifo_wr_data[59];
fifo_wr_data[60];
fifo_wr_data[61];
fifo_wr_data[62];
fifo_wr_data[63];
fifo_wr_data[67];
fifo_wr_data[68];
fifo_wr_data[69];
fifo_wr_data[70];
fifo_wr_data[71];
fifo_wr_data[74];
fifo_wr_data[75];
fifo_wr_data[76];
fifo_wr_data[77];
fifo_wr_data[78];
fifo_wr_data[79];
fifo_wr_data[83];
fifo_wr_data[84];
fifo_wr_data[85];
fifo_wr_data[86];
fifo_wr_data[87];
fifo_wr_data[88];
fifo_wr_data[89];
fifo_wr_data[90];
fifo_wr_data[91];
fifo_wr_data[92];
fifo_wr_data[93];
fifo_wr_data[94];
fifo_wr_data[95];
fifo_wr_data[99];
fifo_wr_data[100];
fifo_wr_data[101];
fifo_wr_data[102];
fifo_wr_data[103];
fifo_wr_data[106];
fifo_wr_data[107];
fifo_wr_data[108];
fifo_wr_data[109];
fifo_wr_data[110];
fifo_wr_data[111];
fifo_wr_data[115];
fifo_wr_data[116];
fifo_wr_data[117];
fifo_wr_data[118];
fifo_wr_data[119];
fifo_wr_data[120];
fifo_wr_data[121];
fifo_wr_data[122];
fifo_wr_data[123];
fifo_wr_data[124];
fifo_wr_data[125];
fifo_wr_data[126];
fifo_wr_data[127];
fifo_wr_water_level[2];
fifo_wr_water_level[3];
fifo_wr_water_level[4];
fifo_wr_water_level[5];
fifo_wr_water_level[6];
fifo_wr_water_level[7];
fifo_wr_water_level[8];
fifo_wr_water_level[9];
fifo_wr_water_level[10];
free_region_cnt_ddr[1];
free_region_cnt_ddr[2];
free_region_cnt_sync2[1];
free_region_cnt_sync2[2];
i2cSlave_u/dataFromRegIF [0];
i2cSlave_u/dataFromRegIF [1];
i2cSlave_u/dataFromRegIF [2];
i2cSlave_u/dataFromRegIF [3];
i2cSlave_u/dataFromRegIF [4];
i2cSlave_u/dataFromRegIF [5];
i2cSlave_u/dataFromRegIF [6];
i2cSlave_u/dataFromRegIF [7];
i2cSlave_u/dataToRegIF [0];
i2cSlave_u/dataToRegIF [1];
i2cSlave_u/dataToRegIF [2];
i2cSlave_u/dataToRegIF [3];
i2cSlave_u/dataToRegIF [4];
i2cSlave_u/dataToRegIF [5];
i2cSlave_u/dataToRegIF [6];
i2cSlave_u/dataToRegIF [7];
i2cSlave_u/regAddr [0];
i2cSlave_u/regAddr [1];
i2cSlave_u/regAddr [2];
i2cSlave_u/regAddr [3];
i2cSlave_u/regAddr [4];
i2cSlave_u/regAddr [5];
i2cSlave_u/regAddr [6];
i2cSlave_u/regAddr [7];
i2cSlave_u/rstPipe [0];
i2cSlave_u/rstPipe [1];
i2cSlave_u/sclDelayed [1];
i2cSlave_u/sclDelayed [3];
i2cSlave_u/sclDelayed [5];
i2cSlave_u/sclDelayed [7];
i2cSlave_u/sclDelayed [9];
i2cSlave_u/sclPipe [1];
i2cSlave_u/sclPipe [2];
i2cSlave_u/sclPipe [3];
i2cSlave_u/sclPipe [4];
i2cSlave_u/sclPipe [5];
i2cSlave_u/sclPipe [6];
i2cSlave_u/sclPipe [7];
i2cSlave_u/sclPipe [8];
i2cSlave_u/sclPipe [9];
i2cSlave_u/sdaDelayed [1];
i2cSlave_u/sdaDelayed [2];
i2cSlave_u/sdaDelayed [3];
i2cSlave_u/sdaPipe [1];
i2cSlave_u/sdaPipe [2];
i2cSlave_u/sdaPipe [3];
i2cSlave_u/sdaPipe [4];
i2cSlave_u/sdaPipe [5];
i2cSlave_u/sdaPipe [6];
i2cSlave_u/sdaPipe [7];
i2cSlave_u/sdaPipe [8];
i2cSlave_u/sdaPipe [9];
i2cSlave_u/startStopDetState [0];
i2cSlave_u/startStopDetState [1];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [1];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [2];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [3];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [4];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [5];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [6];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [8];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [10];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [11];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [12];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [13];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [14];
i2cSlave_u/u_serialInterface/CurrState_SISt_reg [15];
i2cSlave_u/u_serialInterface/N486 [4];
i2cSlave_u/u_serialInterface/N487 [3];
i2cSlave_u/u_serialInterface/N487 [4];
i2cSlave_u/u_serialInterface/N487 [5];
i2cSlave_u/u_serialInterface/N487 [6];
i2cSlave_u/u_serialInterface/N487 [7];
i2cSlave_u/u_serialInterface/bitCnt [0];
i2cSlave_u/u_serialInterface/bitCnt [1];
i2cSlave_u/u_serialInterface/bitCnt [2];
i2cSlave_u/u_serialInterface/rxData [0];
i2cSlave_u/u_serialInterface/rxData [1];
i2cSlave_u/u_serialInterface/rxData [2];
i2cSlave_u/u_serialInterface/rxData [3];
i2cSlave_u/u_serialInterface/rxData [4];
i2cSlave_u/u_serialInterface/rxData [5];
i2cSlave_u/u_serialInterface/rxData [6];
i2cSlave_u/u_serialInterface/rxData [7];
i2cSlave_u/u_serialInterface/streamSt_reg [0];
i2cSlave_u/u_serialInterface/streamSt_reg [2];
i2cSlave_u/u_serialInterface/streamSt_reg [3];
i2cSlave_u/u_serialInterface/txData [0];
i2cSlave_u/u_serialInterface/txData [1];
i2cSlave_u/u_serialInterface/txData [2];
i2cSlave_u/u_serialInterface/txData [3];
i2cSlave_u/u_serialInterface/txData [4];
i2cSlave_u/u_serialInterface/txData [5];
i2cSlave_u/u_serialInterface/txData [6];
i2cSlave_u/u_serialInterface/txData [7];
myReg0_flag[0];
myReg0_flag[1];
myReg0_flag[2];
myReg0_flag[3];
myReg0_flag[4];
myReg0_flag[5];
myReg0_flag[6];
myReg0_flag[7];
myReg1_flag[0];
myReg1_flag[1];
myReg1_flag[2];
myReg1_flag[3];
myReg1_flag[4];
myReg1_flag[5];
myReg1_flag[6];
myReg1_flag[7];
next_wr_addr[0];
next_wr_addr[1];
next_wr_addr[2];
next_wr_addr[3];
next_wr_addr[4];
next_wr_addr[5];
next_wr_addr[6];
next_wr_addr[7];
next_wr_addr[8];
next_wr_addr[9];
next_wr_addr[10];
next_wr_addr[11];
nt_cmos1_data[0];
nt_cmos1_data[1];
nt_cmos1_data[2];
nt_cmos1_data[3];
nt_cmos1_data[4];
nt_cmos1_data[5];
nt_cmos1_data[6];
nt_cmos1_data[7];
nt_ddr_mem_a[0];
nt_ddr_mem_a[1];
nt_ddr_mem_a[2];
nt_ddr_mem_a[3];
nt_ddr_mem_a[4];
nt_ddr_mem_a[5];
nt_ddr_mem_a[6];
nt_ddr_mem_a[7];
nt_ddr_mem_a[8];
nt_ddr_mem_a[9];
nt_ddr_mem_a[10];
nt_ddr_mem_a[11];
nt_ddr_mem_a[12];
nt_ddr_mem_a[13];
nt_ddr_mem_a[14];
nt_ddr_mem_ba[0];
nt_ddr_mem_ba[1];
nt_ddr_mem_ba[2];
nt_ddr_mem_dm[0];
nt_ddr_mem_dm[1];
nt_ddr_mem_dq[0];
nt_ddr_mem_dq[1];
nt_ddr_mem_dq[2];
nt_ddr_mem_dq[3];
nt_ddr_mem_dq[4];
nt_ddr_mem_dq[5];
nt_ddr_mem_dq[6];
nt_ddr_mem_dq[7];
nt_ddr_mem_dq[8];
nt_ddr_mem_dq[9];
nt_ddr_mem_dq[10];
nt_ddr_mem_dq[11];
nt_ddr_mem_dq[12];
nt_ddr_mem_dq[13];
nt_ddr_mem_dq[14];
nt_ddr_mem_dq[15];
nt_ddr_mem_dqs[0];
nt_ddr_mem_dqs[1];
nt_ddr_mem_dqs_n[0];
nt_ddr_mem_dqs_n[1];
nt_rxn[0];
nt_rxn[1];
nt_rxp[0];
nt_rxp[1];
nt_txn[0];
nt_txn[1];
nt_txp[0];
nt_txp[1];
p_addr[12];
p_addr[15];
pclk_led_cnt[0];
pclk_led_cnt[1];
pclk_led_cnt[2];
pclk_led_cnt[3];
pclk_led_cnt[4];
pclk_led_cnt[5];
pclk_led_cnt[6];
pclk_led_cnt[7];
pclk_led_cnt[8];
pclk_led_cnt[9];
pclk_led_cnt[10];
pclk_led_cnt[11];
pclk_led_cnt[12];
pclk_led_cnt[13];
pclk_led_cnt[14];
pclk_led_cnt[15];
pclk_led_cnt[16];
pclk_led_cnt[17];
pclk_led_cnt[18];
pclk_led_cnt[19];
pclk_led_cnt[20];
pclk_led_cnt[21];
pclk_led_cnt[22];
pclk_led_cnt[23];
pclk_led_cnt[24];
pclk_led_cnt[25];
pclk_led_cnt[26];
power_on_delay_inst/cnt1 [0];
power_on_delay_inst/cnt1 [1];
power_on_delay_inst/cnt1 [2];
power_on_delay_inst/cnt1 [3];
power_on_delay_inst/cnt1 [4];
power_on_delay_inst/cnt1 [5];
power_on_delay_inst/cnt1 [6];
power_on_delay_inst/cnt1 [7];
power_on_delay_inst/cnt1 [8];
power_on_delay_inst/cnt1 [9];
power_on_delay_inst/cnt1 [10];
power_on_delay_inst/cnt1 [11];
power_on_delay_inst/cnt1 [12];
power_on_delay_inst/cnt1 [13];
power_on_delay_inst/cnt1 [14];
power_on_delay_inst/cnt1 [15];
power_on_delay_inst/cnt1 [16];
power_on_delay_inst/cnt1 [17];
power_on_delay_inst/cnt1 [18];
power_on_delay_inst/cnt2 [0];
power_on_delay_inst/cnt2 [1];
power_on_delay_inst/cnt2 [2];
power_on_delay_inst/cnt2 [3];
power_on_delay_inst/cnt2 [4];
power_on_delay_inst/cnt2 [5];
power_on_delay_inst/cnt2 [6];
power_on_delay_inst/cnt2 [7];
power_on_delay_inst/cnt2 [8];
power_on_delay_inst/cnt2 [9];
power_on_delay_inst/cnt2 [10];
power_on_delay_inst/cnt2 [11];
power_on_delay_inst/cnt2 [12];
power_on_delay_inst/cnt2 [13];
power_on_delay_inst/cnt2 [14];
power_on_delay_inst/cnt2 [15];
ref_led_cnt[0];
ref_led_cnt[1];
ref_led_cnt[2];
ref_led_cnt[3];
ref_led_cnt[4];
ref_led_cnt[5];
ref_led_cnt[6];
ref_led_cnt[7];
ref_led_cnt[8];
ref_led_cnt[9];
ref_led_cnt[10];
ref_led_cnt[11];
ref_led_cnt[12];
ref_led_cnt[13];
ref_led_cnt[14];
ref_led_cnt[15];
ref_led_cnt[16];
ref_led_cnt[17];
ref_led_cnt[18];
ref_led_cnt[19];
ref_led_cnt[20];
ref_led_cnt[21];
ref_led_cnt[22];
rstn_1ms[0];
rstn_1ms[1];
rstn_1ms[2];
rstn_1ms[3];
rstn_1ms[4];
rstn_1ms[5];
rstn_1ms[6];
rstn_1ms[7];
rstn_1ms[8];
rstn_1ms[9];
rstn_1ms[10];
rstn_1ms[11];
rstn_1ms[12];
rstn_1ms[13];
rstn_1ms[14];
rstn_1ms[15];
rstn_1ms[16];
sync_cmos1_vsync_pos_1[1];
u_CORES/conf_sel [0];
u_CORES/hub_tdo [0];
u_CORES/id_o [0];
u_CORES/id_o [1];
u_CORES/id_o [2];
u_CORES/id_o [3];
u_CORES/id_o [4];
u_CORES/u_debug_core_0/DATA_ff[0] [0];
u_CORES/u_debug_core_0/DATA_ff[0] [1];
u_CORES/u_debug_core_0/DATA_ff[0] [2];
u_CORES/u_debug_core_0/DATA_ff[0] [3];
u_CORES/u_debug_core_0/DATA_ff[0] [4];
u_CORES/u_debug_core_0/DATA_ff[0] [5];
u_CORES/u_debug_core_0/DATA_ff[0] [6];
u_CORES/u_debug_core_0/DATA_ff[0] [7];
u_CORES/u_debug_core_0/DATA_ff[0] [8];
u_CORES/u_debug_core_0/DATA_ff[0] [9];
u_CORES/u_debug_core_0/DATA_ff[0] [10];
u_CORES/u_debug_core_0/DATA_ff[0] [11];
u_CORES/u_debug_core_0/DATA_ff[0] [12];
u_CORES/u_debug_core_0/DATA_ff[0] [13];
u_CORES/u_debug_core_0/DATA_ff[0] [14];
u_CORES/u_debug_core_0/DATA_ff[0] [15];
u_CORES/u_debug_core_0/DATA_ff[0] [16];
u_CORES/u_debug_core_0/DATA_ff[0] [17];
u_CORES/u_debug_core_0/DATA_ff[0] [18];
u_CORES/u_debug_core_0/DATA_ff[0] [19];
u_CORES/u_debug_core_0/DATA_ff[0] [20];
u_CORES/u_debug_core_0/DATA_ff[0] [21];
u_CORES/u_debug_core_0/DATA_ff[0] [22];
u_CORES/u_debug_core_0/DATA_ff[0] [23];
u_CORES/u_debug_core_0/DATA_ff[0] [24];
u_CORES/u_debug_core_0/DATA_ff[0] [25];
u_CORES/u_debug_core_0/DATA_ff[0] [26];
u_CORES/u_debug_core_0/DATA_ff[0] [27];
u_CORES/u_debug_core_0/DATA_ff[0] [28];
u_CORES/u_debug_core_0/DATA_ff[0] [29];
u_CORES/u_debug_core_0/DATA_ff[0] [30];
u_CORES/u_debug_core_0/DATA_ff[0] [31];
u_CORES/u_debug_core_0/DATA_ff[0] [32];
u_CORES/u_debug_core_0/DATA_ff[0] [33];
u_CORES/u_debug_core_0/DATA_ff[0] [34];
u_CORES/u_debug_core_0/DATA_ff[0] [35];
u_CORES/u_debug_core_0/DATA_ff[0] [36];
u_CORES/u_debug_core_0/DATA_ff[0] [37];
u_CORES/u_debug_core_0/DATA_ff[0] [38];
u_CORES/u_debug_core_0/DATA_ff[0] [39];
u_CORES/u_debug_core_0/DATA_ff[0] [40];
u_CORES/u_debug_core_0/DATA_ff[0] [41];
u_CORES/u_debug_core_0/DATA_ff[0] [42];
u_CORES/u_debug_core_0/DATA_ff[0] [43];
u_CORES/u_debug_core_0/DATA_ff[0] [44];
u_CORES/u_debug_core_0/DATA_ff[0] [45];
u_CORES/u_debug_core_0/DATA_ff[0] [46];
u_CORES/u_debug_core_0/DATA_ff[0] [47];
u_CORES/u_debug_core_0/DATA_ff[0] [48];
u_CORES/u_debug_core_0/DATA_ff[0] [49];
u_CORES/u_debug_core_0/DATA_ff[0] [50];
u_CORES/u_debug_core_0/DATA_ff[0] [51];
u_CORES/u_debug_core_0/DATA_ff[0] [52];
u_CORES/u_debug_core_0/DATA_ff[0] [53];
u_CORES/u_debug_core_0/DATA_ff[0] [54];
u_CORES/u_debug_core_0/DATA_ff[0] [55];
u_CORES/u_debug_core_0/DATA_ff[0] [56];
u_CORES/u_debug_core_0/DATA_ff[0] [57];
u_CORES/u_debug_core_0/DATA_ff[0] [58];
u_CORES/u_debug_core_0/DATA_ff[0] [59];
u_CORES/u_debug_core_0/DATA_ff[0] [60];
u_CORES/u_debug_core_0/DATA_ff[0] [61];
u_CORES/u_debug_core_0/DATA_ff[0] [62];
u_CORES/u_debug_core_0/DATA_ff[0] [63];
u_CORES/u_debug_core_0/DATA_ff[0] [64];
u_CORES/u_debug_core_0/DATA_ff[0] [65];
u_CORES/u_debug_core_0/DATA_ff[0] [66];
u_CORES/u_debug_core_0/DATA_ff[0] [67];
u_CORES/u_debug_core_0/DATA_ff[0] [68];
u_CORES/u_debug_core_0/DATA_ff[0] [69];
u_CORES/u_debug_core_0/DATA_ff[0] [70];
u_CORES/u_debug_core_0/DATA_ff[0] [71];
u_CORES/u_debug_core_0/DATA_ff[0] [72];
u_CORES/u_debug_core_0/DATA_ff[0] [73];
u_CORES/u_debug_core_0/DATA_ff[0] [74];
u_CORES/u_debug_core_0/DATA_ff[0] [75];
u_CORES/u_debug_core_0/DATA_ff[0] [76];
u_CORES/u_debug_core_0/DATA_ff[0] [77];
u_CORES/u_debug_core_0/DATA_ff[0] [78];
u_CORES/u_debug_core_0/DATA_ff[0] [79];
u_CORES/u_debug_core_0/DATA_ff[0] [80];
u_CORES/u_debug_core_0/DATA_ff[0] [81];
u_CORES/u_debug_core_0/DATA_ff[0] [82];
u_CORES/u_debug_core_0/DATA_ff[0] [83];
u_CORES/u_debug_core_0/DATA_ff[0] [84];
u_CORES/u_debug_core_0/DATA_ff[0] [85];
u_CORES/u_debug_core_0/DATA_ff[0] [86];
u_CORES/u_debug_core_0/DATA_ff[0] [87];
u_CORES/u_debug_core_0/DATA_ff[0] [88];
u_CORES/u_debug_core_0/DATA_ff[0] [89];
u_CORES/u_debug_core_0/DATA_ff[0] [90];
u_CORES/u_debug_core_0/DATA_ff[0] [91];
u_CORES/u_debug_core_0/DATA_ff[0] [92];
u_CORES/u_debug_core_0/DATA_ff[0] [93];
u_CORES/u_debug_core_0/DATA_ff[0] [94];
u_CORES/u_debug_core_0/DATA_ff[0] [95];
u_CORES/u_debug_core_0/DATA_ff[0] [96];
u_CORES/u_debug_core_0/DATA_ff[0] [97];
u_CORES/u_debug_core_0/DATA_ff[0] [98];
u_CORES/u_debug_core_0/DATA_ff[0] [99];
u_CORES/u_debug_core_0/DATA_ff[0] [100];
u_CORES/u_debug_core_0/DATA_ff[0] [101];
u_CORES/u_debug_core_0/DATA_ff[0] [102];
u_CORES/u_debug_core_0/DATA_ff[0] [103];
u_CORES/u_debug_core_0/DATA_ff[0] [104];
u_CORES/u_debug_core_0/DATA_ff[0] [105];
u_CORES/u_debug_core_0/DATA_ff[0] [106];
u_CORES/u_debug_core_0/DATA_ff[0] [107];
u_CORES/u_debug_core_0/DATA_ff[0] [108];
u_CORES/u_debug_core_0/DATA_ff[0] [109];
u_CORES/u_debug_core_0/DATA_ff[0] [110];
u_CORES/u_debug_core_0/DATA_ff[0] [111];
u_CORES/u_debug_core_0/DATA_ff[0] [112];
u_CORES/u_debug_core_0/DATA_ff[0] [113];
u_CORES/u_debug_core_0/DATA_ff[0] [114];
u_CORES/u_debug_core_0/DATA_ff[0] [115];
u_CORES/u_debug_core_0/DATA_ff[0] [116];
u_CORES/u_debug_core_0/DATA_ff[0] [117];
u_CORES/u_debug_core_0/DATA_ff[0] [118];
u_CORES/u_debug_core_0/DATA_ff[0] [119];
u_CORES/u_debug_core_0/DATA_ff[0] [120];
u_CORES/u_debug_core_0/DATA_ff[0] [121];
u_CORES/u_debug_core_0/DATA_ff[0] [122];
u_CORES/u_debug_core_0/DATA_ff[0] [123];
u_CORES/u_debug_core_0/DATA_ff[0] [124];
u_CORES/u_debug_core_0/DATA_ff[0] [125];
u_CORES/u_debug_core_0/DATA_ff[0] [126];
u_CORES/u_debug_core_0/DATA_ff[0] [127];
u_CORES/u_debug_core_0/DATA_ff[0] [128];
u_CORES/u_debug_core_0/DATA_ff[0] [129];
u_CORES/u_debug_core_0/DATA_ff[0] [130];
u_CORES/u_debug_core_0/DATA_ff[0] [131];
u_CORES/u_debug_core_0/DATA_ff[0] [132];
u_CORES/u_debug_core_0/DATA_ff[0] [133];
u_CORES/u_debug_core_0/DATA_ff[0] [134];
u_CORES/u_debug_core_0/DATA_ff[0] [135];
u_CORES/u_debug_core_0/DATA_ff[0] [136];
u_CORES/u_debug_core_0/DATA_ff[0] [137];
u_CORES/u_debug_core_0/DATA_ff[0] [138];
u_CORES/u_debug_core_0/DATA_ff[0] [139];
u_CORES/u_debug_core_0/DATA_ff[0] [140];
u_CORES/u_debug_core_0/DATA_ff[0] [141];
u_CORES/u_debug_core_0/DATA_ff[0] [142];
u_CORES/u_debug_core_0/DATA_ff[0] [143];
u_CORES/u_debug_core_0/DATA_ff[0] [144];
u_CORES/u_debug_core_0/DATA_ff[0] [145];
u_CORES/u_debug_core_0/DATA_ff[0] [146];
u_CORES/u_debug_core_0/DATA_ff[0] [147];
u_CORES/u_debug_core_0/DATA_ff[0] [148];
u_CORES/u_debug_core_0/DATA_ff[0] [149];
u_CORES/u_debug_core_0/DATA_ff[0] [150];
u_CORES/u_debug_core_0/DATA_ff[0] [151];
u_CORES/u_debug_core_0/DATA_ff[0] [152];
u_CORES/u_debug_core_0/DATA_ff[0] [153];
u_CORES/u_debug_core_0/DATA_ff[0] [154];
u_CORES/u_debug_core_0/DATA_ff[0] [155];
u_CORES/u_debug_core_0/DATA_ff[0] [156];
u_CORES/u_debug_core_0/DATA_ff[0] [157];
u_CORES/u_debug_core_0/DATA_ff[0] [158];
u_CORES/u_debug_core_0/DATA_ff[0] [159];
u_CORES/u_debug_core_0/DATA_ff[0] [160];
u_CORES/u_debug_core_0/DATA_ff[0] [161];
u_CORES/u_debug_core_0/DATA_ff[0] [162];
u_CORES/u_debug_core_0/DATA_ff[0] [163];
u_CORES/u_debug_core_0/DATA_ff[0] [164];
u_CORES/u_debug_core_0/DATA_ff[0] [165];
u_CORES/u_debug_core_0/DATA_ff[0] [166];
u_CORES/u_debug_core_0/DATA_ff[0] [167];
u_CORES/u_debug_core_0/DATA_ff[0] [168];
u_CORES/u_debug_core_0/DATA_ff[0] [169];
u_CORES/u_debug_core_0/DATA_ff[0] [170];
u_CORES/u_debug_core_0/DATA_ff[0] [171];
u_CORES/u_debug_core_0/DATA_ff[0] [172];
u_CORES/u_debug_core_0/DATA_ff[0] [173];
u_CORES/u_debug_core_0/DATA_ff[0] [174];
u_CORES/u_debug_core_0/DATA_ff[0] [175];
u_CORES/u_debug_core_0/DATA_ff[0] [176];
u_CORES/u_debug_core_0/DATA_ff[0] [177];
u_CORES/u_debug_core_0/DATA_ff[0] [178];
u_CORES/u_debug_core_0/DATA_ff[0] [179];
u_CORES/u_debug_core_0/DATA_ff[0] [180];
u_CORES/u_debug_core_0/DATA_ff[0] [181];
u_CORES/u_debug_core_0/DATA_ff[0] [182];
u_CORES/u_debug_core_0/DATA_ff[0] [183];
u_CORES/u_debug_core_0/DATA_ff[0] [184];
u_CORES/u_debug_core_0/DATA_ff[0] [185];
u_CORES/u_debug_core_0/DATA_ff[0] [186];
u_CORES/u_debug_core_0/DATA_ff[0] [187];
u_CORES/u_debug_core_0/DATA_ff[0] [188];
u_CORES/u_debug_core_0/DATA_ff[0] [189];
u_CORES/u_debug_core_0/DATA_ff[0] [190];
u_CORES/u_debug_core_0/DATA_ff[0] [191];
u_CORES/u_debug_core_0/DATA_ff[0] [192];
u_CORES/u_debug_core_0/DATA_ff[0] [193];
u_CORES/u_debug_core_0/DATA_ff[0] [194];
u_CORES/u_debug_core_0/DATA_ff[0] [195];
u_CORES/u_debug_core_0/DATA_ff[0] [196];
u_CORES/u_debug_core_0/DATA_ff[0] [197];
u_CORES/u_debug_core_0/DATA_ff[0] [198];
u_CORES/u_debug_core_0/DATA_ff[0] [199];
u_CORES/u_debug_core_0/DATA_ff[0] [200];
u_CORES/u_debug_core_0/DATA_ff[0] [201];
u_CORES/u_debug_core_0/DATA_ff[0] [202];
u_CORES/u_debug_core_0/TRIG0_ff[0] [4];
u_CORES/u_debug_core_0/TRIG0_ff[0] [6];
u_CORES/u_debug_core_0/TRIG0_ff[0] [10];
u_CORES/u_debug_core_0/TRIG0_ff[0] [12];
u_CORES/u_debug_core_0/TRIG0_ff[0] [14];
u_CORES/u_debug_core_0/TRIG0_ff[0] [19];
u_CORES/u_debug_core_0/TRIG0_ff[0] [21];
u_CORES/u_debug_core_0/TRIG0_ff[0] [23];
u_CORES/u_debug_core_0/TRIG0_ff[0] [26];
u_CORES/u_debug_core_0/TRIG0_ff[0] [28];
u_CORES/u_debug_core_0/TRIG0_ff[0] [30];
u_CORES/u_debug_core_0/TRIG0_ff[0] [35];
u_CORES/u_debug_core_0/TRIG0_ff[0] [37];
u_CORES/u_debug_core_0/TRIG0_ff[0] [39];
u_CORES/u_debug_core_0/TRIG0_ff[0] [43];
u_CORES/u_debug_core_0/TRIG0_ff[0] [45];
u_CORES/u_debug_core_0/TRIG0_ff[0] [47];
u_CORES/u_debug_core_0/TRIG0_ff[0] [52];
u_CORES/u_debug_core_0/TRIG0_ff[0] [54];
u_CORES/u_debug_core_0/TRIG0_ff[0] [56];
u_CORES/u_debug_core_0/TRIG0_ff[0] [57];
u_CORES/u_debug_core_0/TRIG0_ff[0] [59];
u_CORES/u_debug_core_0/TRIG0_ff[0] [61];
u_CORES/u_debug_core_0/TRIG0_ff[0] [63];
u_CORES/u_debug_core_0/TRIG0_ff[0] [68];
u_CORES/u_debug_core_0/TRIG0_ff[0] [70];
u_CORES/u_debug_core_0/TRIG0_ff[0] [74];
u_CORES/u_debug_core_0/TRIG0_ff[0] [76];
u_CORES/u_debug_core_0/TRIG0_ff[0] [78];
u_CORES/u_debug_core_0/TRIG0_ff[0] [83];
u_CORES/u_debug_core_0/TRIG0_ff[0] [85];
u_CORES/u_debug_core_0/TRIG0_ff[0] [87];
u_CORES/u_debug_core_0/TRIG0_ff[0] [90];
u_CORES/u_debug_core_0/TRIG0_ff[0] [92];
u_CORES/u_debug_core_0/TRIG0_ff[0] [94];
u_CORES/u_debug_core_0/TRIG0_ff[0] [99];
u_CORES/u_debug_core_0/TRIG0_ff[0] [101];
u_CORES/u_debug_core_0/TRIG0_ff[0] [103];
u_CORES/u_debug_core_0/TRIG0_ff[0] [107];
u_CORES/u_debug_core_0/TRIG0_ff[0] [109];
u_CORES/u_debug_core_0/TRIG0_ff[0] [111];
u_CORES/u_debug_core_0/TRIG0_ff[0] [116];
u_CORES/u_debug_core_0/TRIG0_ff[0] [118];
u_CORES/u_debug_core_0/TRIG0_ff[0] [120];
u_CORES/u_debug_core_0/TRIG0_ff[0] [121];
u_CORES/u_debug_core_0/TRIG0_ff[0] [123];
u_CORES/u_debug_core_0/TRIG0_ff[0] [125];
u_CORES/u_debug_core_0/TRIG0_ff[0] [127];
u_CORES/u_debug_core_0/TRIG0_ff[0] [137];
u_CORES/u_debug_core_0/TRIG0_ff[0] [139];
u_CORES/u_debug_core_0/TRIG0_ff[0] [141];
u_CORES/u_debug_core_0/TRIG0_ff[0] [145];
u_CORES/u_debug_core_0/TRIG0_ff[0] [147];
u_CORES/u_debug_core_0/TRIG0_ff[0] [149];
u_CORES/u_debug_core_0/TRIG0_ff[0] [154];
u_CORES/u_debug_core_0/TRIG0_ff[0] [156];
u_CORES/u_debug_core_0/TRIG0_ff[0] [175];
u_CORES/u_debug_core_0/TRIG0_ff[0] [181];
u_CORES/u_debug_core_0/TRIG0_ff[1] [0];
u_CORES/u_debug_core_0/TRIG0_ff[1] [1];
u_CORES/u_debug_core_0/TRIG0_ff[1] [2];
u_CORES/u_debug_core_0/TRIG0_ff[1] [3];
u_CORES/u_debug_core_0/TRIG0_ff[1] [4];
u_CORES/u_debug_core_0/TRIG0_ff[1] [5];
u_CORES/u_debug_core_0/TRIG0_ff[1] [6];
u_CORES/u_debug_core_0/TRIG0_ff[1] [7];
u_CORES/u_debug_core_0/TRIG0_ff[1] [8];
u_CORES/u_debug_core_0/TRIG0_ff[1] [9];
u_CORES/u_debug_core_0/TRIG0_ff[1] [10];
u_CORES/u_debug_core_0/TRIG0_ff[1] [11];
u_CORES/u_debug_core_0/TRIG0_ff[1] [12];
u_CORES/u_debug_core_0/TRIG0_ff[1] [13];
u_CORES/u_debug_core_0/TRIG0_ff[1] [14];
u_CORES/u_debug_core_0/TRIG0_ff[1] [15];
u_CORES/u_debug_core_0/TRIG0_ff[1] [16];
u_CORES/u_debug_core_0/TRIG0_ff[1] [17];
u_CORES/u_debug_core_0/TRIG0_ff[1] [18];
u_CORES/u_debug_core_0/TRIG0_ff[1] [19];
u_CORES/u_debug_core_0/TRIG0_ff[1] [20];
u_CORES/u_debug_core_0/TRIG0_ff[1] [21];
u_CORES/u_debug_core_0/TRIG0_ff[1] [22];
u_CORES/u_debug_core_0/TRIG0_ff[1] [23];
u_CORES/u_debug_core_0/TRIG0_ff[1] [24];
u_CORES/u_debug_core_0/TRIG0_ff[1] [25];
u_CORES/u_debug_core_0/TRIG0_ff[1] [26];
u_CORES/u_debug_core_0/TRIG0_ff[1] [27];
u_CORES/u_debug_core_0/TRIG0_ff[1] [28];
u_CORES/u_debug_core_0/TRIG0_ff[1] [29];
u_CORES/u_debug_core_0/TRIG0_ff[1] [30];
u_CORES/u_debug_core_0/TRIG0_ff[1] [31];
u_CORES/u_debug_core_0/TRIG0_ff[1] [32];
u_CORES/u_debug_core_0/TRIG0_ff[1] [33];
u_CORES/u_debug_core_0/TRIG0_ff[1] [34];
u_CORES/u_debug_core_0/TRIG0_ff[1] [35];
u_CORES/u_debug_core_0/TRIG0_ff[1] [36];
u_CORES/u_debug_core_0/TRIG0_ff[1] [37];
u_CORES/u_debug_core_0/TRIG0_ff[1] [38];
u_CORES/u_debug_core_0/TRIG0_ff[1] [39];
u_CORES/u_debug_core_0/TRIG0_ff[1] [40];
u_CORES/u_debug_core_0/TRIG0_ff[1] [41];
u_CORES/u_debug_core_0/TRIG0_ff[1] [42];
u_CORES/u_debug_core_0/TRIG0_ff[1] [43];
u_CORES/u_debug_core_0/TRIG0_ff[1] [44];
u_CORES/u_debug_core_0/TRIG0_ff[1] [45];
u_CORES/u_debug_core_0/TRIG0_ff[1] [46];
u_CORES/u_debug_core_0/TRIG0_ff[1] [47];
u_CORES/u_debug_core_0/TRIG0_ff[1] [48];
u_CORES/u_debug_core_0/TRIG0_ff[1] [49];
u_CORES/u_debug_core_0/TRIG0_ff[1] [50];
u_CORES/u_debug_core_0/TRIG0_ff[1] [51];
u_CORES/u_debug_core_0/TRIG0_ff[1] [52];
u_CORES/u_debug_core_0/TRIG0_ff[1] [53];
u_CORES/u_debug_core_0/TRIG0_ff[1] [54];
u_CORES/u_debug_core_0/TRIG0_ff[1] [55];
u_CORES/u_debug_core_0/TRIG0_ff[1] [56];
u_CORES/u_debug_core_0/TRIG0_ff[1] [57];
u_CORES/u_debug_core_0/TRIG0_ff[1] [58];
u_CORES/u_debug_core_0/TRIG0_ff[1] [59];
u_CORES/u_debug_core_0/TRIG0_ff[1] [60];
u_CORES/u_debug_core_0/TRIG0_ff[1] [61];
u_CORES/u_debug_core_0/TRIG0_ff[1] [62];
u_CORES/u_debug_core_0/TRIG0_ff[1] [63];
u_CORES/u_debug_core_0/TRIG0_ff[1] [64];
u_CORES/u_debug_core_0/TRIG0_ff[1] [65];
u_CORES/u_debug_core_0/TRIG0_ff[1] [66];
u_CORES/u_debug_core_0/TRIG0_ff[1] [67];
u_CORES/u_debug_core_0/TRIG0_ff[1] [68];
u_CORES/u_debug_core_0/TRIG0_ff[1] [69];
u_CORES/u_debug_core_0/TRIG0_ff[1] [70];
u_CORES/u_debug_core_0/TRIG0_ff[1] [71];
u_CORES/u_debug_core_0/TRIG0_ff[1] [72];
u_CORES/u_debug_core_0/TRIG0_ff[1] [73];
u_CORES/u_debug_core_0/TRIG0_ff[1] [74];
u_CORES/u_debug_core_0/TRIG0_ff[1] [75];
u_CORES/u_debug_core_0/TRIG0_ff[1] [76];
u_CORES/u_debug_core_0/TRIG0_ff[1] [77];
u_CORES/u_debug_core_0/TRIG0_ff[1] [78];
u_CORES/u_debug_core_0/TRIG0_ff[1] [79];
u_CORES/u_debug_core_0/TRIG0_ff[1] [80];
u_CORES/u_debug_core_0/TRIG0_ff[1] [81];
u_CORES/u_debug_core_0/TRIG0_ff[1] [82];
u_CORES/u_debug_core_0/TRIG0_ff[1] [83];
u_CORES/u_debug_core_0/TRIG0_ff[1] [84];
u_CORES/u_debug_core_0/TRIG0_ff[1] [85];
u_CORES/u_debug_core_0/TRIG0_ff[1] [86];
u_CORES/u_debug_core_0/TRIG0_ff[1] [87];
u_CORES/u_debug_core_0/TRIG0_ff[1] [88];
u_CORES/u_debug_core_0/TRIG0_ff[1] [89];
u_CORES/u_debug_core_0/TRIG0_ff[1] [90];
u_CORES/u_debug_core_0/TRIG0_ff[1] [91];
u_CORES/u_debug_core_0/TRIG0_ff[1] [92];
u_CORES/u_debug_core_0/TRIG0_ff[1] [93];
u_CORES/u_debug_core_0/TRIG0_ff[1] [94];
u_CORES/u_debug_core_0/TRIG0_ff[1] [95];
u_CORES/u_debug_core_0/TRIG0_ff[1] [96];
u_CORES/u_debug_core_0/TRIG0_ff[1] [97];
u_CORES/u_debug_core_0/TRIG0_ff[1] [98];
u_CORES/u_debug_core_0/TRIG0_ff[1] [99];
u_CORES/u_debug_core_0/TRIG0_ff[1] [100];
u_CORES/u_debug_core_0/TRIG0_ff[1] [101];
u_CORES/u_debug_core_0/TRIG0_ff[1] [102];
u_CORES/u_debug_core_0/TRIG0_ff[1] [103];
u_CORES/u_debug_core_0/TRIG0_ff[1] [104];
u_CORES/u_debug_core_0/TRIG0_ff[1] [105];
u_CORES/u_debug_core_0/TRIG0_ff[1] [106];
u_CORES/u_debug_core_0/TRIG0_ff[1] [107];
u_CORES/u_debug_core_0/TRIG0_ff[1] [108];
u_CORES/u_debug_core_0/TRIG0_ff[1] [109];
u_CORES/u_debug_core_0/TRIG0_ff[1] [110];
u_CORES/u_debug_core_0/TRIG0_ff[1] [111];
u_CORES/u_debug_core_0/TRIG0_ff[1] [112];
u_CORES/u_debug_core_0/TRIG0_ff[1] [113];
u_CORES/u_debug_core_0/TRIG0_ff[1] [114];
u_CORES/u_debug_core_0/TRIG0_ff[1] [115];
u_CORES/u_debug_core_0/TRIG0_ff[1] [116];
u_CORES/u_debug_core_0/TRIG0_ff[1] [117];
u_CORES/u_debug_core_0/TRIG0_ff[1] [118];
u_CORES/u_debug_core_0/TRIG0_ff[1] [119];
u_CORES/u_debug_core_0/TRIG0_ff[1] [120];
u_CORES/u_debug_core_0/TRIG0_ff[1] [121];
u_CORES/u_debug_core_0/TRIG0_ff[1] [122];
u_CORES/u_debug_core_0/TRIG0_ff[1] [123];
u_CORES/u_debug_core_0/TRIG0_ff[1] [124];
u_CORES/u_debug_core_0/TRIG0_ff[1] [125];
u_CORES/u_debug_core_0/TRIG0_ff[1] [126];
u_CORES/u_debug_core_0/TRIG0_ff[1] [127];
u_CORES/u_debug_core_0/TRIG0_ff[1] [128];
u_CORES/u_debug_core_0/TRIG0_ff[1] [129];
u_CORES/u_debug_core_0/TRIG0_ff[1] [130];
u_CORES/u_debug_core_0/TRIG0_ff[1] [131];
u_CORES/u_debug_core_0/TRIG0_ff[1] [132];
u_CORES/u_debug_core_0/TRIG0_ff[1] [133];
u_CORES/u_debug_core_0/TRIG0_ff[1] [134];
u_CORES/u_debug_core_0/TRIG0_ff[1] [135];
u_CORES/u_debug_core_0/TRIG0_ff[1] [136];
u_CORES/u_debug_core_0/TRIG0_ff[1] [137];
u_CORES/u_debug_core_0/TRIG0_ff[1] [138];
u_CORES/u_debug_core_0/TRIG0_ff[1] [139];
u_CORES/u_debug_core_0/TRIG0_ff[1] [140];
u_CORES/u_debug_core_0/TRIG0_ff[1] [141];
u_CORES/u_debug_core_0/TRIG0_ff[1] [142];
u_CORES/u_debug_core_0/TRIG0_ff[1] [143];
u_CORES/u_debug_core_0/TRIG0_ff[1] [144];
u_CORES/u_debug_core_0/TRIG0_ff[1] [145];
u_CORES/u_debug_core_0/TRIG0_ff[1] [146];
u_CORES/u_debug_core_0/TRIG0_ff[1] [147];
u_CORES/u_debug_core_0/TRIG0_ff[1] [148];
u_CORES/u_debug_core_0/TRIG0_ff[1] [149];
u_CORES/u_debug_core_0/TRIG0_ff[1] [150];
u_CORES/u_debug_core_0/TRIG0_ff[1] [151];
u_CORES/u_debug_core_0/TRIG0_ff[1] [152];
u_CORES/u_debug_core_0/TRIG0_ff[1] [153];
u_CORES/u_debug_core_0/TRIG0_ff[1] [154];
u_CORES/u_debug_core_0/TRIG0_ff[1] [155];
u_CORES/u_debug_core_0/TRIG0_ff[1] [156];
u_CORES/u_debug_core_0/TRIG0_ff[1] [157];
u_CORES/u_debug_core_0/TRIG0_ff[1] [158];
u_CORES/u_debug_core_0/TRIG0_ff[1] [159];
u_CORES/u_debug_core_0/TRIG0_ff[1] [160];
u_CORES/u_debug_core_0/TRIG0_ff[1] [161];
u_CORES/u_debug_core_0/TRIG0_ff[1] [162];
u_CORES/u_debug_core_0/TRIG0_ff[1] [163];
u_CORES/u_debug_core_0/TRIG0_ff[1] [164];
u_CORES/u_debug_core_0/TRIG0_ff[1] [165];
u_CORES/u_debug_core_0/TRIG0_ff[1] [166];
u_CORES/u_debug_core_0/TRIG0_ff[1] [167];
u_CORES/u_debug_core_0/TRIG0_ff[1] [168];
u_CORES/u_debug_core_0/TRIG0_ff[1] [169];
u_CORES/u_debug_core_0/TRIG0_ff[1] [170];
u_CORES/u_debug_core_0/TRIG0_ff[1] [171];
u_CORES/u_debug_core_0/TRIG0_ff[1] [172];
u_CORES/u_debug_core_0/TRIG0_ff[1] [173];
u_CORES/u_debug_core_0/TRIG0_ff[1] [174];
u_CORES/u_debug_core_0/TRIG0_ff[1] [175];
u_CORES/u_debug_core_0/TRIG0_ff[1] [176];
u_CORES/u_debug_core_0/TRIG0_ff[1] [177];
u_CORES/u_debug_core_0/TRIG0_ff[1] [178];
u_CORES/u_debug_core_0/TRIG0_ff[1] [179];
u_CORES/u_debug_core_0/TRIG0_ff[1] [180];
u_CORES/u_debug_core_0/TRIG0_ff[1] [181];
u_CORES/u_debug_core_0/TRIG0_ff[1] [182];
u_CORES/u_debug_core_0/TRIG0_ff[1] [183];
u_CORES/u_debug_core_0/TRIG0_ff[1] [184];
u_CORES/u_debug_core_0/TRIG0_ff[1] [185];
u_CORES/u_debug_core_0/TRIG0_ff[1] [186];
u_CORES/u_debug_core_0/TRIG0_ff[1] [187];
u_CORES/u_debug_core_0/TRIG0_ff[1] [188];
u_CORES/u_debug_core_0/TRIG0_ff[1] [189];
u_CORES/u_debug_core_0/TRIG0_ff[1] [190];
u_CORES/u_debug_core_0/TRIG0_ff[1] [191];
u_CORES/u_debug_core_0/TRIG0_ff[1] [192];
u_CORES/u_debug_core_0/TRIG0_ff[1] [193];
u_CORES/u_debug_core_0/TRIG0_ff[1] [194];
u_CORES/u_debug_core_0/TRIG0_ff[1] [195];
u_CORES/u_debug_core_0/TRIG0_ff[1] [196];
u_CORES/u_debug_core_0/TRIG0_ff[1] [197];
u_CORES/u_debug_core_0/TRIG0_ff[1] [198];
u_CORES/u_debug_core_0/TRIG0_ff[1] [199];
u_CORES/u_debug_core_0/TRIG0_ff[1] [200];
u_CORES/u_debug_core_0/TRIG0_ff[1] [201];
u_CORES/u_debug_core_0/TRIG0_ff[1] [202];
u_CORES/u_debug_core_0/conf_id_o [0];
u_CORES/u_debug_core_0/conf_id_o [1];
u_CORES/u_debug_core_0/conf_id_o [2];
u_CORES/u_debug_core_0/conf_id_o [3];
u_CORES/u_debug_core_0/conf_id_o [4];
u_CORES/u_debug_core_0/conf_rdata [0];
u_CORES/u_debug_core_0/conf_rdata [16];
u_CORES/u_debug_core_0/conf_rdata [18];
u_CORES/u_debug_core_0/conf_rden [0];
u_CORES/u_debug_core_0/conf_rden [16];
u_CORES/u_debug_core_0/conf_rden [18];
u_CORES/u_debug_core_0/conf_reg_rbo [0];
u_CORES/u_debug_core_0/conf_reg_rbo [1];
u_CORES/u_debug_core_0/conf_reg_rbo [2];
u_CORES/u_debug_core_0/conf_reg_rbo [3];
u_CORES/u_debug_core_0/conf_reg_rbo [4];
u_CORES/u_debug_core_0/conf_sel_int [0];
u_CORES/u_debug_core_0/conf_sel_int [16];
u_CORES/u_debug_core_0/conf_sel_int [18];
u_CORES/u_debug_core_0/data_pipe[0] [0];
u_CORES/u_debug_core_0/data_pipe[0] [1];
u_CORES/u_debug_core_0/data_pipe[0] [2];
u_CORES/u_debug_core_0/data_pipe[0] [3];
u_CORES/u_debug_core_0/data_pipe[0] [4];
u_CORES/u_debug_core_0/data_pipe[0] [5];
u_CORES/u_debug_core_0/data_pipe[0] [6];
u_CORES/u_debug_core_0/data_pipe[0] [7];
u_CORES/u_debug_core_0/data_pipe[0] [8];
u_CORES/u_debug_core_0/data_pipe[0] [9];
u_CORES/u_debug_core_0/data_pipe[0] [10];
u_CORES/u_debug_core_0/data_pipe[0] [11];
u_CORES/u_debug_core_0/data_pipe[0] [12];
u_CORES/u_debug_core_0/data_pipe[0] [13];
u_CORES/u_debug_core_0/data_pipe[0] [14];
u_CORES/u_debug_core_0/data_pipe[0] [15];
u_CORES/u_debug_core_0/data_pipe[0] [16];
u_CORES/u_debug_core_0/data_pipe[0] [17];
u_CORES/u_debug_core_0/data_pipe[0] [18];
u_CORES/u_debug_core_0/data_pipe[0] [19];
u_CORES/u_debug_core_0/data_pipe[0] [20];
u_CORES/u_debug_core_0/data_pipe[0] [21];
u_CORES/u_debug_core_0/data_pipe[0] [22];
u_CORES/u_debug_core_0/data_pipe[0] [23];
u_CORES/u_debug_core_0/data_pipe[0] [24];
u_CORES/u_debug_core_0/data_pipe[0] [25];
u_CORES/u_debug_core_0/data_pipe[0] [26];
u_CORES/u_debug_core_0/data_pipe[0] [27];
u_CORES/u_debug_core_0/data_pipe[0] [28];
u_CORES/u_debug_core_0/data_pipe[0] [29];
u_CORES/u_debug_core_0/data_pipe[0] [30];
u_CORES/u_debug_core_0/data_pipe[0] [31];
u_CORES/u_debug_core_0/data_pipe[0] [32];
u_CORES/u_debug_core_0/data_pipe[0] [33];
u_CORES/u_debug_core_0/data_pipe[0] [34];
u_CORES/u_debug_core_0/data_pipe[0] [35];
u_CORES/u_debug_core_0/data_pipe[0] [36];
u_CORES/u_debug_core_0/data_pipe[0] [37];
u_CORES/u_debug_core_0/data_pipe[0] [38];
u_CORES/u_debug_core_0/data_pipe[0] [39];
u_CORES/u_debug_core_0/data_pipe[0] [40];
u_CORES/u_debug_core_0/data_pipe[0] [41];
u_CORES/u_debug_core_0/data_pipe[0] [42];
u_CORES/u_debug_core_0/data_pipe[0] [43];
u_CORES/u_debug_core_0/data_pipe[0] [44];
u_CORES/u_debug_core_0/data_pipe[0] [45];
u_CORES/u_debug_core_0/data_pipe[0] [46];
u_CORES/u_debug_core_0/data_pipe[0] [47];
u_CORES/u_debug_core_0/data_pipe[0] [48];
u_CORES/u_debug_core_0/data_pipe[0] [49];
u_CORES/u_debug_core_0/data_pipe[0] [50];
u_CORES/u_debug_core_0/data_pipe[0] [51];
u_CORES/u_debug_core_0/data_pipe[0] [52];
u_CORES/u_debug_core_0/data_pipe[0] [53];
u_CORES/u_debug_core_0/data_pipe[0] [54];
u_CORES/u_debug_core_0/data_pipe[0] [55];
u_CORES/u_debug_core_0/data_pipe[0] [56];
u_CORES/u_debug_core_0/data_pipe[0] [57];
u_CORES/u_debug_core_0/data_pipe[0] [58];
u_CORES/u_debug_core_0/data_pipe[0] [59];
u_CORES/u_debug_core_0/data_pipe[0] [60];
u_CORES/u_debug_core_0/data_pipe[0] [61];
u_CORES/u_debug_core_0/data_pipe[0] [62];
u_CORES/u_debug_core_0/data_pipe[0] [63];
u_CORES/u_debug_core_0/data_pipe[0] [64];
u_CORES/u_debug_core_0/data_pipe[0] [65];
u_CORES/u_debug_core_0/data_pipe[0] [66];
u_CORES/u_debug_core_0/data_pipe[0] [67];
u_CORES/u_debug_core_0/data_pipe[0] [68];
u_CORES/u_debug_core_0/data_pipe[0] [69];
u_CORES/u_debug_core_0/data_pipe[0] [70];
u_CORES/u_debug_core_0/data_pipe[0] [71];
u_CORES/u_debug_core_0/data_pipe[0] [72];
u_CORES/u_debug_core_0/data_pipe[0] [73];
u_CORES/u_debug_core_0/data_pipe[0] [74];
u_CORES/u_debug_core_0/data_pipe[0] [75];
u_CORES/u_debug_core_0/data_pipe[0] [76];
u_CORES/u_debug_core_0/data_pipe[0] [77];
u_CORES/u_debug_core_0/data_pipe[0] [78];
u_CORES/u_debug_core_0/data_pipe[0] [79];
u_CORES/u_debug_core_0/data_pipe[0] [80];
u_CORES/u_debug_core_0/data_pipe[0] [81];
u_CORES/u_debug_core_0/data_pipe[0] [82];
u_CORES/u_debug_core_0/data_pipe[0] [83];
u_CORES/u_debug_core_0/data_pipe[0] [84];
u_CORES/u_debug_core_0/data_pipe[0] [85];
u_CORES/u_debug_core_0/data_pipe[0] [86];
u_CORES/u_debug_core_0/data_pipe[0] [87];
u_CORES/u_debug_core_0/data_pipe[0] [88];
u_CORES/u_debug_core_0/data_pipe[0] [89];
u_CORES/u_debug_core_0/data_pipe[0] [90];
u_CORES/u_debug_core_0/data_pipe[0] [91];
u_CORES/u_debug_core_0/data_pipe[0] [92];
u_CORES/u_debug_core_0/data_pipe[0] [93];
u_CORES/u_debug_core_0/data_pipe[0] [94];
u_CORES/u_debug_core_0/data_pipe[0] [95];
u_CORES/u_debug_core_0/data_pipe[0] [96];
u_CORES/u_debug_core_0/data_pipe[0] [97];
u_CORES/u_debug_core_0/data_pipe[0] [98];
u_CORES/u_debug_core_0/data_pipe[0] [99];
u_CORES/u_debug_core_0/data_pipe[0] [100];
u_CORES/u_debug_core_0/data_pipe[0] [101];
u_CORES/u_debug_core_0/data_pipe[0] [102];
u_CORES/u_debug_core_0/data_pipe[0] [103];
u_CORES/u_debug_core_0/data_pipe[0] [104];
u_CORES/u_debug_core_0/data_pipe[0] [105];
u_CORES/u_debug_core_0/data_pipe[0] [106];
u_CORES/u_debug_core_0/data_pipe[0] [107];
u_CORES/u_debug_core_0/data_pipe[0] [108];
u_CORES/u_debug_core_0/data_pipe[0] [109];
u_CORES/u_debug_core_0/data_pipe[0] [110];
u_CORES/u_debug_core_0/data_pipe[0] [111];
u_CORES/u_debug_core_0/data_pipe[0] [112];
u_CORES/u_debug_core_0/data_pipe[0] [113];
u_CORES/u_debug_core_0/data_pipe[0] [114];
u_CORES/u_debug_core_0/data_pipe[0] [115];
u_CORES/u_debug_core_0/data_pipe[0] [116];
u_CORES/u_debug_core_0/data_pipe[0] [117];
u_CORES/u_debug_core_0/data_pipe[0] [118];
u_CORES/u_debug_core_0/data_pipe[0] [119];
u_CORES/u_debug_core_0/data_pipe[0] [120];
u_CORES/u_debug_core_0/data_pipe[0] [121];
u_CORES/u_debug_core_0/data_pipe[0] [122];
u_CORES/u_debug_core_0/data_pipe[0] [123];
u_CORES/u_debug_core_0/data_pipe[0] [124];
u_CORES/u_debug_core_0/data_pipe[0] [125];
u_CORES/u_debug_core_0/data_pipe[0] [126];
u_CORES/u_debug_core_0/data_pipe[0] [127];
u_CORES/u_debug_core_0/data_pipe[0] [128];
u_CORES/u_debug_core_0/data_pipe[0] [129];
u_CORES/u_debug_core_0/data_pipe[0] [130];
u_CORES/u_debug_core_0/data_pipe[0] [131];
u_CORES/u_debug_core_0/data_pipe[0] [132];
u_CORES/u_debug_core_0/data_pipe[0] [133];
u_CORES/u_debug_core_0/data_pipe[0] [134];
u_CORES/u_debug_core_0/data_pipe[0] [135];
u_CORES/u_debug_core_0/data_pipe[0] [136];
u_CORES/u_debug_core_0/data_pipe[0] [137];
u_CORES/u_debug_core_0/data_pipe[0] [138];
u_CORES/u_debug_core_0/data_pipe[0] [139];
u_CORES/u_debug_core_0/data_pipe[0] [140];
u_CORES/u_debug_core_0/data_pipe[0] [141];
u_CORES/u_debug_core_0/data_pipe[0] [142];
u_CORES/u_debug_core_0/data_pipe[0] [143];
u_CORES/u_debug_core_0/data_pipe[0] [144];
u_CORES/u_debug_core_0/data_pipe[0] [145];
u_CORES/u_debug_core_0/data_pipe[0] [146];
u_CORES/u_debug_core_0/data_pipe[0] [147];
u_CORES/u_debug_core_0/data_pipe[0] [148];
u_CORES/u_debug_core_0/data_pipe[0] [149];
u_CORES/u_debug_core_0/data_pipe[0] [150];
u_CORES/u_debug_core_0/data_pipe[0] [151];
u_CORES/u_debug_core_0/data_pipe[0] [152];
u_CORES/u_debug_core_0/data_pipe[0] [153];
u_CORES/u_debug_core_0/data_pipe[0] [154];
u_CORES/u_debug_core_0/data_pipe[0] [155];
u_CORES/u_debug_core_0/data_pipe[0] [156];
u_CORES/u_debug_core_0/data_pipe[0] [157];
u_CORES/u_debug_core_0/data_pipe[0] [158];
u_CORES/u_debug_core_0/data_pipe[0] [159];
u_CORES/u_debug_core_0/data_pipe[0] [160];
u_CORES/u_debug_core_0/data_pipe[0] [161];
u_CORES/u_debug_core_0/data_pipe[0] [162];
u_CORES/u_debug_core_0/data_pipe[0] [163];
u_CORES/u_debug_core_0/data_pipe[0] [164];
u_CORES/u_debug_core_0/data_pipe[0] [165];
u_CORES/u_debug_core_0/data_pipe[0] [166];
u_CORES/u_debug_core_0/data_pipe[0] [167];
u_CORES/u_debug_core_0/data_pipe[0] [168];
u_CORES/u_debug_core_0/data_pipe[0] [169];
u_CORES/u_debug_core_0/data_pipe[0] [170];
u_CORES/u_debug_core_0/data_pipe[0] [171];
u_CORES/u_debug_core_0/data_pipe[0] [172];
u_CORES/u_debug_core_0/data_pipe[0] [173];
u_CORES/u_debug_core_0/data_pipe[0] [174];
u_CORES/u_debug_core_0/data_pipe[0] [175];
u_CORES/u_debug_core_0/data_pipe[0] [176];
u_CORES/u_debug_core_0/data_pipe[0] [177];
u_CORES/u_debug_core_0/data_pipe[0] [178];
u_CORES/u_debug_core_0/data_pipe[0] [179];
u_CORES/u_debug_core_0/data_pipe[0] [180];
u_CORES/u_debug_core_0/data_pipe[0] [181];
u_CORES/u_debug_core_0/data_pipe[0] [182];
u_CORES/u_debug_core_0/data_pipe[0] [183];
u_CORES/u_debug_core_0/data_pipe[0] [184];
u_CORES/u_debug_core_0/data_pipe[0] [185];
u_CORES/u_debug_core_0/data_pipe[0] [186];
u_CORES/u_debug_core_0/data_pipe[0] [187];
u_CORES/u_debug_core_0/data_pipe[0] [188];
u_CORES/u_debug_core_0/data_pipe[0] [189];
u_CORES/u_debug_core_0/data_pipe[0] [190];
u_CORES/u_debug_core_0/data_pipe[0] [191];
u_CORES/u_debug_core_0/data_pipe[0] [192];
u_CORES/u_debug_core_0/data_pipe[0] [193];
u_CORES/u_debug_core_0/data_pipe[0] [194];
u_CORES/u_debug_core_0/data_pipe[0] [195];
u_CORES/u_debug_core_0/data_pipe[0] [196];
u_CORES/u_debug_core_0/data_pipe[0] [197];
u_CORES/u_debug_core_0/data_pipe[0] [198];
u_CORES/u_debug_core_0/data_pipe[0] [199];
u_CORES/u_debug_core_0/data_pipe[0] [200];
u_CORES/u_debug_core_0/data_pipe[0] [201];
u_CORES/u_debug_core_0/data_pipe[0] [202];
u_CORES/u_debug_core_0/data_pipe[1] [0];
u_CORES/u_debug_core_0/data_pipe[1] [1];
u_CORES/u_debug_core_0/data_pipe[1] [2];
u_CORES/u_debug_core_0/data_pipe[1] [3];
u_CORES/u_debug_core_0/data_pipe[1] [4];
u_CORES/u_debug_core_0/data_pipe[1] [5];
u_CORES/u_debug_core_0/data_pipe[1] [6];
u_CORES/u_debug_core_0/data_pipe[1] [7];
u_CORES/u_debug_core_0/data_pipe[1] [8];
u_CORES/u_debug_core_0/data_pipe[1] [9];
u_CORES/u_debug_core_0/data_pipe[1] [10];
u_CORES/u_debug_core_0/data_pipe[1] [11];
u_CORES/u_debug_core_0/data_pipe[1] [12];
u_CORES/u_debug_core_0/data_pipe[1] [13];
u_CORES/u_debug_core_0/data_pipe[1] [14];
u_CORES/u_debug_core_0/data_pipe[1] [15];
u_CORES/u_debug_core_0/data_pipe[1] [16];
u_CORES/u_debug_core_0/data_pipe[1] [17];
u_CORES/u_debug_core_0/data_pipe[1] [18];
u_CORES/u_debug_core_0/data_pipe[1] [19];
u_CORES/u_debug_core_0/data_pipe[1] [20];
u_CORES/u_debug_core_0/data_pipe[1] [21];
u_CORES/u_debug_core_0/data_pipe[1] [22];
u_CORES/u_debug_core_0/data_pipe[1] [23];
u_CORES/u_debug_core_0/data_pipe[1] [24];
u_CORES/u_debug_core_0/data_pipe[1] [25];
u_CORES/u_debug_core_0/data_pipe[1] [26];
u_CORES/u_debug_core_0/data_pipe[1] [27];
u_CORES/u_debug_core_0/data_pipe[1] [28];
u_CORES/u_debug_core_0/data_pipe[1] [29];
u_CORES/u_debug_core_0/data_pipe[1] [30];
u_CORES/u_debug_core_0/data_pipe[1] [31];
u_CORES/u_debug_core_0/data_pipe[1] [32];
u_CORES/u_debug_core_0/data_pipe[1] [33];
u_CORES/u_debug_core_0/data_pipe[1] [34];
u_CORES/u_debug_core_0/data_pipe[1] [35];
u_CORES/u_debug_core_0/data_pipe[1] [36];
u_CORES/u_debug_core_0/data_pipe[1] [37];
u_CORES/u_debug_core_0/data_pipe[1] [38];
u_CORES/u_debug_core_0/data_pipe[1] [39];
u_CORES/u_debug_core_0/data_pipe[1] [40];
u_CORES/u_debug_core_0/data_pipe[1] [41];
u_CORES/u_debug_core_0/data_pipe[1] [42];
u_CORES/u_debug_core_0/data_pipe[1] [43];
u_CORES/u_debug_core_0/data_pipe[1] [44];
u_CORES/u_debug_core_0/data_pipe[1] [45];
u_CORES/u_debug_core_0/data_pipe[1] [46];
u_CORES/u_debug_core_0/data_pipe[1] [47];
u_CORES/u_debug_core_0/data_pipe[1] [48];
u_CORES/u_debug_core_0/data_pipe[1] [49];
u_CORES/u_debug_core_0/data_pipe[1] [50];
u_CORES/u_debug_core_0/data_pipe[1] [51];
u_CORES/u_debug_core_0/data_pipe[1] [52];
u_CORES/u_debug_core_0/data_pipe[1] [53];
u_CORES/u_debug_core_0/data_pipe[1] [54];
u_CORES/u_debug_core_0/data_pipe[1] [55];
u_CORES/u_debug_core_0/data_pipe[1] [56];
u_CORES/u_debug_core_0/data_pipe[1] [57];
u_CORES/u_debug_core_0/data_pipe[1] [58];
u_CORES/u_debug_core_0/data_pipe[1] [59];
u_CORES/u_debug_core_0/data_pipe[1] [60];
u_CORES/u_debug_core_0/data_pipe[1] [61];
u_CORES/u_debug_core_0/data_pipe[1] [62];
u_CORES/u_debug_core_0/data_pipe[1] [63];
u_CORES/u_debug_core_0/data_pipe[1] [64];
u_CORES/u_debug_core_0/data_pipe[1] [65];
u_CORES/u_debug_core_0/data_pipe[1] [66];
u_CORES/u_debug_core_0/data_pipe[1] [67];
u_CORES/u_debug_core_0/data_pipe[1] [68];
u_CORES/u_debug_core_0/data_pipe[1] [69];
u_CORES/u_debug_core_0/data_pipe[1] [70];
u_CORES/u_debug_core_0/data_pipe[1] [71];
u_CORES/u_debug_core_0/data_pipe[1] [72];
u_CORES/u_debug_core_0/data_pipe[1] [73];
u_CORES/u_debug_core_0/data_pipe[1] [74];
u_CORES/u_debug_core_0/data_pipe[1] [75];
u_CORES/u_debug_core_0/data_pipe[1] [76];
u_CORES/u_debug_core_0/data_pipe[1] [77];
u_CORES/u_debug_core_0/data_pipe[1] [78];
u_CORES/u_debug_core_0/data_pipe[1] [79];
u_CORES/u_debug_core_0/data_pipe[1] [80];
u_CORES/u_debug_core_0/data_pipe[1] [81];
u_CORES/u_debug_core_0/data_pipe[1] [82];
u_CORES/u_debug_core_0/data_pipe[1] [83];
u_CORES/u_debug_core_0/data_pipe[1] [84];
u_CORES/u_debug_core_0/data_pipe[1] [85];
u_CORES/u_debug_core_0/data_pipe[1] [86];
u_CORES/u_debug_core_0/data_pipe[1] [87];
u_CORES/u_debug_core_0/data_pipe[1] [88];
u_CORES/u_debug_core_0/data_pipe[1] [89];
u_CORES/u_debug_core_0/data_pipe[1] [90];
u_CORES/u_debug_core_0/data_pipe[1] [91];
u_CORES/u_debug_core_0/data_pipe[1] [92];
u_CORES/u_debug_core_0/data_pipe[1] [93];
u_CORES/u_debug_core_0/data_pipe[1] [94];
u_CORES/u_debug_core_0/data_pipe[1] [95];
u_CORES/u_debug_core_0/data_pipe[1] [96];
u_CORES/u_debug_core_0/data_pipe[1] [97];
u_CORES/u_debug_core_0/data_pipe[1] [98];
u_CORES/u_debug_core_0/data_pipe[1] [99];
u_CORES/u_debug_core_0/data_pipe[1] [100];
u_CORES/u_debug_core_0/data_pipe[1] [101];
u_CORES/u_debug_core_0/data_pipe[1] [102];
u_CORES/u_debug_core_0/data_pipe[1] [103];
u_CORES/u_debug_core_0/data_pipe[1] [104];
u_CORES/u_debug_core_0/data_pipe[1] [105];
u_CORES/u_debug_core_0/data_pipe[1] [106];
u_CORES/u_debug_core_0/data_pipe[1] [107];
u_CORES/u_debug_core_0/data_pipe[1] [108];
u_CORES/u_debug_core_0/data_pipe[1] [109];
u_CORES/u_debug_core_0/data_pipe[1] [110];
u_CORES/u_debug_core_0/data_pipe[1] [111];
u_CORES/u_debug_core_0/data_pipe[1] [112];
u_CORES/u_debug_core_0/data_pipe[1] [113];
u_CORES/u_debug_core_0/data_pipe[1] [114];
u_CORES/u_debug_core_0/data_pipe[1] [115];
u_CORES/u_debug_core_0/data_pipe[1] [116];
u_CORES/u_debug_core_0/data_pipe[1] [117];
u_CORES/u_debug_core_0/data_pipe[1] [118];
u_CORES/u_debug_core_0/data_pipe[1] [119];
u_CORES/u_debug_core_0/data_pipe[1] [120];
u_CORES/u_debug_core_0/data_pipe[1] [121];
u_CORES/u_debug_core_0/data_pipe[1] [122];
u_CORES/u_debug_core_0/data_pipe[1] [123];
u_CORES/u_debug_core_0/data_pipe[1] [124];
u_CORES/u_debug_core_0/data_pipe[1] [125];
u_CORES/u_debug_core_0/data_pipe[1] [126];
u_CORES/u_debug_core_0/data_pipe[1] [127];
u_CORES/u_debug_core_0/data_pipe[1] [128];
u_CORES/u_debug_core_0/data_pipe[1] [129];
u_CORES/u_debug_core_0/data_pipe[1] [130];
u_CORES/u_debug_core_0/data_pipe[1] [131];
u_CORES/u_debug_core_0/data_pipe[1] [132];
u_CORES/u_debug_core_0/data_pipe[1] [133];
u_CORES/u_debug_core_0/data_pipe[1] [134];
u_CORES/u_debug_core_0/data_pipe[1] [135];
u_CORES/u_debug_core_0/data_pipe[1] [136];
u_CORES/u_debug_core_0/data_pipe[1] [137];
u_CORES/u_debug_core_0/data_pipe[1] [138];
u_CORES/u_debug_core_0/data_pipe[1] [139];
u_CORES/u_debug_core_0/data_pipe[1] [140];
u_CORES/u_debug_core_0/data_pipe[1] [141];
u_CORES/u_debug_core_0/data_pipe[1] [142];
u_CORES/u_debug_core_0/data_pipe[1] [143];
u_CORES/u_debug_core_0/data_pipe[1] [144];
u_CORES/u_debug_core_0/data_pipe[1] [145];
u_CORES/u_debug_core_0/data_pipe[1] [146];
u_CORES/u_debug_core_0/data_pipe[1] [147];
u_CORES/u_debug_core_0/data_pipe[1] [148];
u_CORES/u_debug_core_0/data_pipe[1] [149];
u_CORES/u_debug_core_0/data_pipe[1] [150];
u_CORES/u_debug_core_0/data_pipe[1] [151];
u_CORES/u_debug_core_0/data_pipe[1] [152];
u_CORES/u_debug_core_0/data_pipe[1] [153];
u_CORES/u_debug_core_0/data_pipe[1] [154];
u_CORES/u_debug_core_0/data_pipe[1] [155];
u_CORES/u_debug_core_0/data_pipe[1] [156];
u_CORES/u_debug_core_0/data_pipe[1] [157];
u_CORES/u_debug_core_0/data_pipe[1] [158];
u_CORES/u_debug_core_0/data_pipe[1] [159];
u_CORES/u_debug_core_0/data_pipe[1] [160];
u_CORES/u_debug_core_0/data_pipe[1] [161];
u_CORES/u_debug_core_0/data_pipe[1] [162];
u_CORES/u_debug_core_0/data_pipe[1] [163];
u_CORES/u_debug_core_0/data_pipe[1] [164];
u_CORES/u_debug_core_0/data_pipe[1] [165];
u_CORES/u_debug_core_0/data_pipe[1] [166];
u_CORES/u_debug_core_0/data_pipe[1] [167];
u_CORES/u_debug_core_0/data_pipe[1] [168];
u_CORES/u_debug_core_0/data_pipe[1] [169];
u_CORES/u_debug_core_0/data_pipe[1] [170];
u_CORES/u_debug_core_0/data_pipe[1] [171];
u_CORES/u_debug_core_0/data_pipe[1] [172];
u_CORES/u_debug_core_0/data_pipe[1] [173];
u_CORES/u_debug_core_0/data_pipe[1] [174];
u_CORES/u_debug_core_0/data_pipe[1] [175];
u_CORES/u_debug_core_0/data_pipe[1] [176];
u_CORES/u_debug_core_0/data_pipe[1] [177];
u_CORES/u_debug_core_0/data_pipe[1] [178];
u_CORES/u_debug_core_0/data_pipe[1] [179];
u_CORES/u_debug_core_0/data_pipe[1] [180];
u_CORES/u_debug_core_0/data_pipe[1] [181];
u_CORES/u_debug_core_0/data_pipe[1] [182];
u_CORES/u_debug_core_0/data_pipe[1] [183];
u_CORES/u_debug_core_0/data_pipe[1] [184];
u_CORES/u_debug_core_0/data_pipe[1] [185];
u_CORES/u_debug_core_0/data_pipe[1] [186];
u_CORES/u_debug_core_0/data_pipe[1] [187];
u_CORES/u_debug_core_0/data_pipe[1] [188];
u_CORES/u_debug_core_0/data_pipe[1] [189];
u_CORES/u_debug_core_0/data_pipe[1] [190];
u_CORES/u_debug_core_0/data_pipe[1] [191];
u_CORES/u_debug_core_0/data_pipe[1] [192];
u_CORES/u_debug_core_0/data_pipe[1] [193];
u_CORES/u_debug_core_0/data_pipe[1] [194];
u_CORES/u_debug_core_0/data_pipe[1] [195];
u_CORES/u_debug_core_0/data_pipe[1] [196];
u_CORES/u_debug_core_0/data_pipe[1] [197];
u_CORES/u_debug_core_0/data_pipe[1] [198];
u_CORES/u_debug_core_0/data_pipe[1] [199];
u_CORES/u_debug_core_0/data_pipe[1] [200];
u_CORES/u_debug_core_0/data_pipe[1] [201];
u_CORES/u_debug_core_0/data_pipe[1] [202];
u_CORES/u_debug_core_0/data_pipe[2] [0];
u_CORES/u_debug_core_0/data_pipe[2] [1];
u_CORES/u_debug_core_0/data_pipe[2] [2];
u_CORES/u_debug_core_0/data_pipe[2] [3];
u_CORES/u_debug_core_0/data_pipe[2] [4];
u_CORES/u_debug_core_0/data_pipe[2] [5];
u_CORES/u_debug_core_0/data_pipe[2] [6];
u_CORES/u_debug_core_0/data_pipe[2] [7];
u_CORES/u_debug_core_0/data_pipe[2] [8];
u_CORES/u_debug_core_0/data_pipe[2] [9];
u_CORES/u_debug_core_0/data_pipe[2] [10];
u_CORES/u_debug_core_0/data_pipe[2] [11];
u_CORES/u_debug_core_0/data_pipe[2] [12];
u_CORES/u_debug_core_0/data_pipe[2] [13];
u_CORES/u_debug_core_0/data_pipe[2] [14];
u_CORES/u_debug_core_0/data_pipe[2] [15];
u_CORES/u_debug_core_0/data_pipe[2] [16];
u_CORES/u_debug_core_0/data_pipe[2] [17];
u_CORES/u_debug_core_0/data_pipe[2] [18];
u_CORES/u_debug_core_0/data_pipe[2] [19];
u_CORES/u_debug_core_0/data_pipe[2] [20];
u_CORES/u_debug_core_0/data_pipe[2] [21];
u_CORES/u_debug_core_0/data_pipe[2] [22];
u_CORES/u_debug_core_0/data_pipe[2] [23];
u_CORES/u_debug_core_0/data_pipe[2] [24];
u_CORES/u_debug_core_0/data_pipe[2] [25];
u_CORES/u_debug_core_0/data_pipe[2] [26];
u_CORES/u_debug_core_0/data_pipe[2] [27];
u_CORES/u_debug_core_0/data_pipe[2] [28];
u_CORES/u_debug_core_0/data_pipe[2] [29];
u_CORES/u_debug_core_0/data_pipe[2] [30];
u_CORES/u_debug_core_0/data_pipe[2] [31];
u_CORES/u_debug_core_0/data_pipe[2] [32];
u_CORES/u_debug_core_0/data_pipe[2] [33];
u_CORES/u_debug_core_0/data_pipe[2] [34];
u_CORES/u_debug_core_0/data_pipe[2] [35];
u_CORES/u_debug_core_0/data_pipe[2] [36];
u_CORES/u_debug_core_0/data_pipe[2] [37];
u_CORES/u_debug_core_0/data_pipe[2] [38];
u_CORES/u_debug_core_0/data_pipe[2] [39];
u_CORES/u_debug_core_0/data_pipe[2] [40];
u_CORES/u_debug_core_0/data_pipe[2] [41];
u_CORES/u_debug_core_0/data_pipe[2] [42];
u_CORES/u_debug_core_0/data_pipe[2] [43];
u_CORES/u_debug_core_0/data_pipe[2] [44];
u_CORES/u_debug_core_0/data_pipe[2] [45];
u_CORES/u_debug_core_0/data_pipe[2] [46];
u_CORES/u_debug_core_0/data_pipe[2] [47];
u_CORES/u_debug_core_0/data_pipe[2] [48];
u_CORES/u_debug_core_0/data_pipe[2] [49];
u_CORES/u_debug_core_0/data_pipe[2] [50];
u_CORES/u_debug_core_0/data_pipe[2] [51];
u_CORES/u_debug_core_0/data_pipe[2] [52];
u_CORES/u_debug_core_0/data_pipe[2] [53];
u_CORES/u_debug_core_0/data_pipe[2] [54];
u_CORES/u_debug_core_0/data_pipe[2] [55];
u_CORES/u_debug_core_0/data_pipe[2] [56];
u_CORES/u_debug_core_0/data_pipe[2] [57];
u_CORES/u_debug_core_0/data_pipe[2] [58];
u_CORES/u_debug_core_0/data_pipe[2] [59];
u_CORES/u_debug_core_0/data_pipe[2] [60];
u_CORES/u_debug_core_0/data_pipe[2] [61];
u_CORES/u_debug_core_0/data_pipe[2] [62];
u_CORES/u_debug_core_0/data_pipe[2] [63];
u_CORES/u_debug_core_0/data_pipe[2] [64];
u_CORES/u_debug_core_0/data_pipe[2] [65];
u_CORES/u_debug_core_0/data_pipe[2] [66];
u_CORES/u_debug_core_0/data_pipe[2] [67];
u_CORES/u_debug_core_0/data_pipe[2] [68];
u_CORES/u_debug_core_0/data_pipe[2] [69];
u_CORES/u_debug_core_0/data_pipe[2] [70];
u_CORES/u_debug_core_0/data_pipe[2] [71];
u_CORES/u_debug_core_0/data_pipe[2] [72];
u_CORES/u_debug_core_0/data_pipe[2] [73];
u_CORES/u_debug_core_0/data_pipe[2] [74];
u_CORES/u_debug_core_0/data_pipe[2] [75];
u_CORES/u_debug_core_0/data_pipe[2] [76];
u_CORES/u_debug_core_0/data_pipe[2] [77];
u_CORES/u_debug_core_0/data_pipe[2] [78];
u_CORES/u_debug_core_0/data_pipe[2] [79];
u_CORES/u_debug_core_0/data_pipe[2] [80];
u_CORES/u_debug_core_0/data_pipe[2] [81];
u_CORES/u_debug_core_0/data_pipe[2] [82];
u_CORES/u_debug_core_0/data_pipe[2] [83];
u_CORES/u_debug_core_0/data_pipe[2] [84];
u_CORES/u_debug_core_0/data_pipe[2] [85];
u_CORES/u_debug_core_0/data_pipe[2] [86];
u_CORES/u_debug_core_0/data_pipe[2] [87];
u_CORES/u_debug_core_0/data_pipe[2] [88];
u_CORES/u_debug_core_0/data_pipe[2] [89];
u_CORES/u_debug_core_0/data_pipe[2] [90];
u_CORES/u_debug_core_0/data_pipe[2] [91];
u_CORES/u_debug_core_0/data_pipe[2] [92];
u_CORES/u_debug_core_0/data_pipe[2] [93];
u_CORES/u_debug_core_0/data_pipe[2] [94];
u_CORES/u_debug_core_0/data_pipe[2] [95];
u_CORES/u_debug_core_0/data_pipe[2] [96];
u_CORES/u_debug_core_0/data_pipe[2] [97];
u_CORES/u_debug_core_0/data_pipe[2] [98];
u_CORES/u_debug_core_0/data_pipe[2] [99];
u_CORES/u_debug_core_0/data_pipe[2] [100];
u_CORES/u_debug_core_0/data_pipe[2] [101];
u_CORES/u_debug_core_0/data_pipe[2] [102];
u_CORES/u_debug_core_0/data_pipe[2] [103];
u_CORES/u_debug_core_0/data_pipe[2] [104];
u_CORES/u_debug_core_0/data_pipe[2] [105];
u_CORES/u_debug_core_0/data_pipe[2] [106];
u_CORES/u_debug_core_0/data_pipe[2] [107];
u_CORES/u_debug_core_0/data_pipe[2] [108];
u_CORES/u_debug_core_0/data_pipe[2] [109];
u_CORES/u_debug_core_0/data_pipe[2] [110];
u_CORES/u_debug_core_0/data_pipe[2] [111];
u_CORES/u_debug_core_0/data_pipe[2] [112];
u_CORES/u_debug_core_0/data_pipe[2] [113];
u_CORES/u_debug_core_0/data_pipe[2] [114];
u_CORES/u_debug_core_0/data_pipe[2] [115];
u_CORES/u_debug_core_0/data_pipe[2] [116];
u_CORES/u_debug_core_0/data_pipe[2] [117];
u_CORES/u_debug_core_0/data_pipe[2] [118];
u_CORES/u_debug_core_0/data_pipe[2] [119];
u_CORES/u_debug_core_0/data_pipe[2] [120];
u_CORES/u_debug_core_0/data_pipe[2] [121];
u_CORES/u_debug_core_0/data_pipe[2] [122];
u_CORES/u_debug_core_0/data_pipe[2] [123];
u_CORES/u_debug_core_0/data_pipe[2] [124];
u_CORES/u_debug_core_0/data_pipe[2] [125];
u_CORES/u_debug_core_0/data_pipe[2] [126];
u_CORES/u_debug_core_0/data_pipe[2] [127];
u_CORES/u_debug_core_0/data_pipe[2] [128];
u_CORES/u_debug_core_0/data_pipe[2] [129];
u_CORES/u_debug_core_0/data_pipe[2] [130];
u_CORES/u_debug_core_0/data_pipe[2] [131];
u_CORES/u_debug_core_0/data_pipe[2] [132];
u_CORES/u_debug_core_0/data_pipe[2] [133];
u_CORES/u_debug_core_0/data_pipe[2] [134];
u_CORES/u_debug_core_0/data_pipe[2] [135];
u_CORES/u_debug_core_0/data_pipe[2] [136];
u_CORES/u_debug_core_0/data_pipe[2] [137];
u_CORES/u_debug_core_0/data_pipe[2] [138];
u_CORES/u_debug_core_0/data_pipe[2] [139];
u_CORES/u_debug_core_0/data_pipe[2] [140];
u_CORES/u_debug_core_0/data_pipe[2] [141];
u_CORES/u_debug_core_0/data_pipe[2] [142];
u_CORES/u_debug_core_0/data_pipe[2] [143];
u_CORES/u_debug_core_0/data_pipe[2] [144];
u_CORES/u_debug_core_0/data_pipe[2] [145];
u_CORES/u_debug_core_0/data_pipe[2] [146];
u_CORES/u_debug_core_0/data_pipe[2] [147];
u_CORES/u_debug_core_0/data_pipe[2] [148];
u_CORES/u_debug_core_0/data_pipe[2] [149];
u_CORES/u_debug_core_0/data_pipe[2] [150];
u_CORES/u_debug_core_0/data_pipe[2] [151];
u_CORES/u_debug_core_0/data_pipe[2] [152];
u_CORES/u_debug_core_0/data_pipe[2] [153];
u_CORES/u_debug_core_0/data_pipe[2] [154];
u_CORES/u_debug_core_0/data_pipe[2] [155];
u_CORES/u_debug_core_0/data_pipe[2] [156];
u_CORES/u_debug_core_0/data_pipe[2] [157];
u_CORES/u_debug_core_0/data_pipe[2] [158];
u_CORES/u_debug_core_0/data_pipe[2] [159];
u_CORES/u_debug_core_0/data_pipe[2] [160];
u_CORES/u_debug_core_0/data_pipe[2] [161];
u_CORES/u_debug_core_0/data_pipe[2] [162];
u_CORES/u_debug_core_0/data_pipe[2] [163];
u_CORES/u_debug_core_0/data_pipe[2] [164];
u_CORES/u_debug_core_0/data_pipe[2] [165];
u_CORES/u_debug_core_0/data_pipe[2] [166];
u_CORES/u_debug_core_0/data_pipe[2] [167];
u_CORES/u_debug_core_0/data_pipe[2] [168];
u_CORES/u_debug_core_0/data_pipe[2] [169];
u_CORES/u_debug_core_0/data_pipe[2] [170];
u_CORES/u_debug_core_0/data_pipe[2] [171];
u_CORES/u_debug_core_0/data_pipe[2] [172];
u_CORES/u_debug_core_0/data_pipe[2] [173];
u_CORES/u_debug_core_0/data_pipe[2] [174];
u_CORES/u_debug_core_0/data_pipe[2] [175];
u_CORES/u_debug_core_0/data_pipe[2] [176];
u_CORES/u_debug_core_0/data_pipe[2] [177];
u_CORES/u_debug_core_0/data_pipe[2] [178];
u_CORES/u_debug_core_0/data_pipe[2] [179];
u_CORES/u_debug_core_0/data_pipe[2] [180];
u_CORES/u_debug_core_0/data_pipe[2] [181];
u_CORES/u_debug_core_0/data_pipe[2] [182];
u_CORES/u_debug_core_0/data_pipe[2] [183];
u_CORES/u_debug_core_0/data_pipe[2] [184];
u_CORES/u_debug_core_0/data_pipe[2] [185];
u_CORES/u_debug_core_0/data_pipe[2] [186];
u_CORES/u_debug_core_0/data_pipe[2] [187];
u_CORES/u_debug_core_0/data_pipe[2] [188];
u_CORES/u_debug_core_0/data_pipe[2] [189];
u_CORES/u_debug_core_0/data_pipe[2] [190];
u_CORES/u_debug_core_0/data_pipe[2] [191];
u_CORES/u_debug_core_0/data_pipe[2] [192];
u_CORES/u_debug_core_0/data_pipe[2] [193];
u_CORES/u_debug_core_0/data_pipe[2] [194];
u_CORES/u_debug_core_0/data_pipe[2] [195];
u_CORES/u_debug_core_0/data_pipe[2] [196];
u_CORES/u_debug_core_0/data_pipe[2] [197];
u_CORES/u_debug_core_0/data_pipe[2] [198];
u_CORES/u_debug_core_0/data_pipe[2] [199];
u_CORES/u_debug_core_0/data_pipe[2] [200];
u_CORES/u_debug_core_0/data_pipe[2] [201];
u_CORES/u_debug_core_0/data_pipe[2] [202];
u_CORES/u_debug_core_0/data_pipe[3] [0];
u_CORES/u_debug_core_0/data_pipe[3] [1];
u_CORES/u_debug_core_0/data_pipe[3] [2];
u_CORES/u_debug_core_0/data_pipe[3] [3];
u_CORES/u_debug_core_0/data_pipe[3] [4];
u_CORES/u_debug_core_0/data_pipe[3] [5];
u_CORES/u_debug_core_0/data_pipe[3] [6];
u_CORES/u_debug_core_0/data_pipe[3] [7];
u_CORES/u_debug_core_0/data_pipe[3] [8];
u_CORES/u_debug_core_0/data_pipe[3] [9];
u_CORES/u_debug_core_0/data_pipe[3] [10];
u_CORES/u_debug_core_0/data_pipe[3] [11];
u_CORES/u_debug_core_0/data_pipe[3] [12];
u_CORES/u_debug_core_0/data_pipe[3] [13];
u_CORES/u_debug_core_0/data_pipe[3] [14];
u_CORES/u_debug_core_0/data_pipe[3] [15];
u_CORES/u_debug_core_0/data_pipe[3] [16];
u_CORES/u_debug_core_0/data_pipe[3] [17];
u_CORES/u_debug_core_0/data_pipe[3] [18];
u_CORES/u_debug_core_0/data_pipe[3] [19];
u_CORES/u_debug_core_0/data_pipe[3] [20];
u_CORES/u_debug_core_0/data_pipe[3] [21];
u_CORES/u_debug_core_0/data_pipe[3] [22];
u_CORES/u_debug_core_0/data_pipe[3] [23];
u_CORES/u_debug_core_0/data_pipe[3] [24];
u_CORES/u_debug_core_0/data_pipe[3] [25];
u_CORES/u_debug_core_0/data_pipe[3] [26];
u_CORES/u_debug_core_0/data_pipe[3] [27];
u_CORES/u_debug_core_0/data_pipe[3] [28];
u_CORES/u_debug_core_0/data_pipe[3] [29];
u_CORES/u_debug_core_0/data_pipe[3] [30];
u_CORES/u_debug_core_0/data_pipe[3] [31];
u_CORES/u_debug_core_0/data_pipe[3] [32];
u_CORES/u_debug_core_0/data_pipe[3] [33];
u_CORES/u_debug_core_0/data_pipe[3] [34];
u_CORES/u_debug_core_0/data_pipe[3] [35];
u_CORES/u_debug_core_0/data_pipe[3] [36];
u_CORES/u_debug_core_0/data_pipe[3] [37];
u_CORES/u_debug_core_0/data_pipe[3] [38];
u_CORES/u_debug_core_0/data_pipe[3] [39];
u_CORES/u_debug_core_0/data_pipe[3] [40];
u_CORES/u_debug_core_0/data_pipe[3] [41];
u_CORES/u_debug_core_0/data_pipe[3] [42];
u_CORES/u_debug_core_0/data_pipe[3] [43];
u_CORES/u_debug_core_0/data_pipe[3] [44];
u_CORES/u_debug_core_0/data_pipe[3] [45];
u_CORES/u_debug_core_0/data_pipe[3] [46];
u_CORES/u_debug_core_0/data_pipe[3] [47];
u_CORES/u_debug_core_0/data_pipe[3] [48];
u_CORES/u_debug_core_0/data_pipe[3] [49];
u_CORES/u_debug_core_0/data_pipe[3] [50];
u_CORES/u_debug_core_0/data_pipe[3] [51];
u_CORES/u_debug_core_0/data_pipe[3] [52];
u_CORES/u_debug_core_0/data_pipe[3] [53];
u_CORES/u_debug_core_0/data_pipe[3] [54];
u_CORES/u_debug_core_0/data_pipe[3] [55];
u_CORES/u_debug_core_0/data_pipe[3] [56];
u_CORES/u_debug_core_0/data_pipe[3] [57];
u_CORES/u_debug_core_0/data_pipe[3] [58];
u_CORES/u_debug_core_0/data_pipe[3] [59];
u_CORES/u_debug_core_0/data_pipe[3] [60];
u_CORES/u_debug_core_0/data_pipe[3] [61];
u_CORES/u_debug_core_0/data_pipe[3] [62];
u_CORES/u_debug_core_0/data_pipe[3] [63];
u_CORES/u_debug_core_0/data_pipe[3] [64];
u_CORES/u_debug_core_0/data_pipe[3] [65];
u_CORES/u_debug_core_0/data_pipe[3] [66];
u_CORES/u_debug_core_0/data_pipe[3] [67];
u_CORES/u_debug_core_0/data_pipe[3] [68];
u_CORES/u_debug_core_0/data_pipe[3] [69];
u_CORES/u_debug_core_0/data_pipe[3] [70];
u_CORES/u_debug_core_0/data_pipe[3] [71];
u_CORES/u_debug_core_0/data_pipe[3] [72];
u_CORES/u_debug_core_0/data_pipe[3] [73];
u_CORES/u_debug_core_0/data_pipe[3] [74];
u_CORES/u_debug_core_0/data_pipe[3] [75];
u_CORES/u_debug_core_0/data_pipe[3] [76];
u_CORES/u_debug_core_0/data_pipe[3] [77];
u_CORES/u_debug_core_0/data_pipe[3] [78];
u_CORES/u_debug_core_0/data_pipe[3] [79];
u_CORES/u_debug_core_0/data_pipe[3] [80];
u_CORES/u_debug_core_0/data_pipe[3] [81];
u_CORES/u_debug_core_0/data_pipe[3] [82];
u_CORES/u_debug_core_0/data_pipe[3] [83];
u_CORES/u_debug_core_0/data_pipe[3] [84];
u_CORES/u_debug_core_0/data_pipe[3] [85];
u_CORES/u_debug_core_0/data_pipe[3] [86];
u_CORES/u_debug_core_0/data_pipe[3] [87];
u_CORES/u_debug_core_0/data_pipe[3] [88];
u_CORES/u_debug_core_0/data_pipe[3] [89];
u_CORES/u_debug_core_0/data_pipe[3] [90];
u_CORES/u_debug_core_0/data_pipe[3] [91];
u_CORES/u_debug_core_0/data_pipe[3] [92];
u_CORES/u_debug_core_0/data_pipe[3] [93];
u_CORES/u_debug_core_0/data_pipe[3] [94];
u_CORES/u_debug_core_0/data_pipe[3] [95];
u_CORES/u_debug_core_0/data_pipe[3] [96];
u_CORES/u_debug_core_0/data_pipe[3] [97];
u_CORES/u_debug_core_0/data_pipe[3] [98];
u_CORES/u_debug_core_0/data_pipe[3] [99];
u_CORES/u_debug_core_0/data_pipe[3] [100];
u_CORES/u_debug_core_0/data_pipe[3] [101];
u_CORES/u_debug_core_0/data_pipe[3] [102];
u_CORES/u_debug_core_0/data_pipe[3] [103];
u_CORES/u_debug_core_0/data_pipe[3] [104];
u_CORES/u_debug_core_0/data_pipe[3] [105];
u_CORES/u_debug_core_0/data_pipe[3] [106];
u_CORES/u_debug_core_0/data_pipe[3] [107];
u_CORES/u_debug_core_0/data_pipe[3] [108];
u_CORES/u_debug_core_0/data_pipe[3] [109];
u_CORES/u_debug_core_0/data_pipe[3] [110];
u_CORES/u_debug_core_0/data_pipe[3] [111];
u_CORES/u_debug_core_0/data_pipe[3] [112];
u_CORES/u_debug_core_0/data_pipe[3] [113];
u_CORES/u_debug_core_0/data_pipe[3] [114];
u_CORES/u_debug_core_0/data_pipe[3] [115];
u_CORES/u_debug_core_0/data_pipe[3] [116];
u_CORES/u_debug_core_0/data_pipe[3] [117];
u_CORES/u_debug_core_0/data_pipe[3] [118];
u_CORES/u_debug_core_0/data_pipe[3] [119];
u_CORES/u_debug_core_0/data_pipe[3] [120];
u_CORES/u_debug_core_0/data_pipe[3] [121];
u_CORES/u_debug_core_0/data_pipe[3] [122];
u_CORES/u_debug_core_0/data_pipe[3] [123];
u_CORES/u_debug_core_0/data_pipe[3] [124];
u_CORES/u_debug_core_0/data_pipe[3] [125];
u_CORES/u_debug_core_0/data_pipe[3] [126];
u_CORES/u_debug_core_0/data_pipe[3] [127];
u_CORES/u_debug_core_0/data_pipe[3] [128];
u_CORES/u_debug_core_0/data_pipe[3] [129];
u_CORES/u_debug_core_0/data_pipe[3] [130];
u_CORES/u_debug_core_0/data_pipe[3] [131];
u_CORES/u_debug_core_0/data_pipe[3] [132];
u_CORES/u_debug_core_0/data_pipe[3] [133];
u_CORES/u_debug_core_0/data_pipe[3] [134];
u_CORES/u_debug_core_0/data_pipe[3] [135];
u_CORES/u_debug_core_0/data_pipe[3] [136];
u_CORES/u_debug_core_0/data_pipe[3] [137];
u_CORES/u_debug_core_0/data_pipe[3] [138];
u_CORES/u_debug_core_0/data_pipe[3] [139];
u_CORES/u_debug_core_0/data_pipe[3] [140];
u_CORES/u_debug_core_0/data_pipe[3] [141];
u_CORES/u_debug_core_0/data_pipe[3] [142];
u_CORES/u_debug_core_0/data_pipe[3] [143];
u_CORES/u_debug_core_0/data_pipe[3] [144];
u_CORES/u_debug_core_0/data_pipe[3] [145];
u_CORES/u_debug_core_0/data_pipe[3] [146];
u_CORES/u_debug_core_0/data_pipe[3] [147];
u_CORES/u_debug_core_0/data_pipe[3] [148];
u_CORES/u_debug_core_0/data_pipe[3] [149];
u_CORES/u_debug_core_0/data_pipe[3] [150];
u_CORES/u_debug_core_0/data_pipe[3] [151];
u_CORES/u_debug_core_0/data_pipe[3] [152];
u_CORES/u_debug_core_0/data_pipe[3] [153];
u_CORES/u_debug_core_0/data_pipe[3] [154];
u_CORES/u_debug_core_0/data_pipe[3] [155];
u_CORES/u_debug_core_0/data_pipe[3] [156];
u_CORES/u_debug_core_0/data_pipe[3] [157];
u_CORES/u_debug_core_0/data_pipe[3] [158];
u_CORES/u_debug_core_0/data_pipe[3] [159];
u_CORES/u_debug_core_0/data_pipe[3] [160];
u_CORES/u_debug_core_0/data_pipe[3] [161];
u_CORES/u_debug_core_0/data_pipe[3] [162];
u_CORES/u_debug_core_0/data_pipe[3] [163];
u_CORES/u_debug_core_0/data_pipe[3] [164];
u_CORES/u_debug_core_0/data_pipe[3] [165];
u_CORES/u_debug_core_0/data_pipe[3] [166];
u_CORES/u_debug_core_0/data_pipe[3] [167];
u_CORES/u_debug_core_0/data_pipe[3] [168];
u_CORES/u_debug_core_0/data_pipe[3] [169];
u_CORES/u_debug_core_0/data_pipe[3] [170];
u_CORES/u_debug_core_0/data_pipe[3] [171];
u_CORES/u_debug_core_0/data_pipe[3] [172];
u_CORES/u_debug_core_0/data_pipe[3] [173];
u_CORES/u_debug_core_0/data_pipe[3] [174];
u_CORES/u_debug_core_0/data_pipe[3] [175];
u_CORES/u_debug_core_0/data_pipe[3] [176];
u_CORES/u_debug_core_0/data_pipe[3] [177];
u_CORES/u_debug_core_0/data_pipe[3] [178];
u_CORES/u_debug_core_0/data_pipe[3] [179];
u_CORES/u_debug_core_0/data_pipe[3] [180];
u_CORES/u_debug_core_0/data_pipe[3] [181];
u_CORES/u_debug_core_0/data_pipe[3] [182];
u_CORES/u_debug_core_0/data_pipe[3] [183];
u_CORES/u_debug_core_0/data_pipe[3] [184];
u_CORES/u_debug_core_0/data_pipe[3] [185];
u_CORES/u_debug_core_0/data_pipe[3] [186];
u_CORES/u_debug_core_0/data_pipe[3] [187];
u_CORES/u_debug_core_0/data_pipe[3] [188];
u_CORES/u_debug_core_0/data_pipe[3] [189];
u_CORES/u_debug_core_0/data_pipe[3] [190];
u_CORES/u_debug_core_0/data_pipe[3] [191];
u_CORES/u_debug_core_0/data_pipe[3] [192];
u_CORES/u_debug_core_0/data_pipe[3] [193];
u_CORES/u_debug_core_0/data_pipe[3] [194];
u_CORES/u_debug_core_0/data_pipe[3] [195];
u_CORES/u_debug_core_0/data_pipe[3] [196];
u_CORES/u_debug_core_0/data_pipe[3] [197];
u_CORES/u_debug_core_0/data_pipe[3] [198];
u_CORES/u_debug_core_0/data_pipe[3] [199];
u_CORES/u_debug_core_0/data_pipe[3] [200];
u_CORES/u_debug_core_0/data_pipe[3] [201];
u_CORES/u_debug_core_0/data_pipe[3] [202];
u_CORES/u_debug_core_0/data_pipe[4] [0];
u_CORES/u_debug_core_0/data_pipe[4] [1];
u_CORES/u_debug_core_0/data_pipe[4] [2];
u_CORES/u_debug_core_0/data_pipe[4] [3];
u_CORES/u_debug_core_0/data_pipe[4] [4];
u_CORES/u_debug_core_0/data_pipe[4] [5];
u_CORES/u_debug_core_0/data_pipe[4] [6];
u_CORES/u_debug_core_0/data_pipe[4] [7];
u_CORES/u_debug_core_0/data_pipe[4] [8];
u_CORES/u_debug_core_0/data_pipe[4] [9];
u_CORES/u_debug_core_0/data_pipe[4] [10];
u_CORES/u_debug_core_0/data_pipe[4] [11];
u_CORES/u_debug_core_0/data_pipe[4] [12];
u_CORES/u_debug_core_0/data_pipe[4] [13];
u_CORES/u_debug_core_0/data_pipe[4] [14];
u_CORES/u_debug_core_0/data_pipe[4] [15];
u_CORES/u_debug_core_0/data_pipe[4] [16];
u_CORES/u_debug_core_0/data_pipe[4] [17];
u_CORES/u_debug_core_0/data_pipe[4] [18];
u_CORES/u_debug_core_0/data_pipe[4] [19];
u_CORES/u_debug_core_0/data_pipe[4] [20];
u_CORES/u_debug_core_0/data_pipe[4] [21];
u_CORES/u_debug_core_0/data_pipe[4] [22];
u_CORES/u_debug_core_0/data_pipe[4] [23];
u_CORES/u_debug_core_0/data_pipe[4] [24];
u_CORES/u_debug_core_0/data_pipe[4] [25];
u_CORES/u_debug_core_0/data_pipe[4] [26];
u_CORES/u_debug_core_0/data_pipe[4] [27];
u_CORES/u_debug_core_0/data_pipe[4] [28];
u_CORES/u_debug_core_0/data_pipe[4] [29];
u_CORES/u_debug_core_0/data_pipe[4] [30];
u_CORES/u_debug_core_0/data_pipe[4] [31];
u_CORES/u_debug_core_0/data_pipe[4] [32];
u_CORES/u_debug_core_0/data_pipe[4] [33];
u_CORES/u_debug_core_0/data_pipe[4] [34];
u_CORES/u_debug_core_0/data_pipe[4] [35];
u_CORES/u_debug_core_0/data_pipe[4] [36];
u_CORES/u_debug_core_0/data_pipe[4] [37];
u_CORES/u_debug_core_0/data_pipe[4] [38];
u_CORES/u_debug_core_0/data_pipe[4] [39];
u_CORES/u_debug_core_0/data_pipe[4] [40];
u_CORES/u_debug_core_0/data_pipe[4] [41];
u_CORES/u_debug_core_0/data_pipe[4] [42];
u_CORES/u_debug_core_0/data_pipe[4] [43];
u_CORES/u_debug_core_0/data_pipe[4] [44];
u_CORES/u_debug_core_0/data_pipe[4] [45];
u_CORES/u_debug_core_0/data_pipe[4] [46];
u_CORES/u_debug_core_0/data_pipe[4] [47];
u_CORES/u_debug_core_0/data_pipe[4] [48];
u_CORES/u_debug_core_0/data_pipe[4] [49];
u_CORES/u_debug_core_0/data_pipe[4] [50];
u_CORES/u_debug_core_0/data_pipe[4] [51];
u_CORES/u_debug_core_0/data_pipe[4] [52];
u_CORES/u_debug_core_0/data_pipe[4] [53];
u_CORES/u_debug_core_0/data_pipe[4] [54];
u_CORES/u_debug_core_0/data_pipe[4] [55];
u_CORES/u_debug_core_0/data_pipe[4] [56];
u_CORES/u_debug_core_0/data_pipe[4] [57];
u_CORES/u_debug_core_0/data_pipe[4] [58];
u_CORES/u_debug_core_0/data_pipe[4] [59];
u_CORES/u_debug_core_0/data_pipe[4] [60];
u_CORES/u_debug_core_0/data_pipe[4] [61];
u_CORES/u_debug_core_0/data_pipe[4] [62];
u_CORES/u_debug_core_0/data_pipe[4] [63];
u_CORES/u_debug_core_0/data_pipe[4] [64];
u_CORES/u_debug_core_0/data_pipe[4] [65];
u_CORES/u_debug_core_0/data_pipe[4] [66];
u_CORES/u_debug_core_0/data_pipe[4] [67];
u_CORES/u_debug_core_0/data_pipe[4] [68];
u_CORES/u_debug_core_0/data_pipe[4] [69];
u_CORES/u_debug_core_0/data_pipe[4] [70];
u_CORES/u_debug_core_0/data_pipe[4] [71];
u_CORES/u_debug_core_0/data_pipe[4] [72];
u_CORES/u_debug_core_0/data_pipe[4] [73];
u_CORES/u_debug_core_0/data_pipe[4] [74];
u_CORES/u_debug_core_0/data_pipe[4] [75];
u_CORES/u_debug_core_0/data_pipe[4] [76];
u_CORES/u_debug_core_0/data_pipe[4] [77];
u_CORES/u_debug_core_0/data_pipe[4] [78];
u_CORES/u_debug_core_0/data_pipe[4] [79];
u_CORES/u_debug_core_0/data_pipe[4] [80];
u_CORES/u_debug_core_0/data_pipe[4] [81];
u_CORES/u_debug_core_0/data_pipe[4] [82];
u_CORES/u_debug_core_0/data_pipe[4] [83];
u_CORES/u_debug_core_0/data_pipe[4] [84];
u_CORES/u_debug_core_0/data_pipe[4] [85];
u_CORES/u_debug_core_0/data_pipe[4] [86];
u_CORES/u_debug_core_0/data_pipe[4] [87];
u_CORES/u_debug_core_0/data_pipe[4] [88];
u_CORES/u_debug_core_0/data_pipe[4] [89];
u_CORES/u_debug_core_0/data_pipe[4] [90];
u_CORES/u_debug_core_0/data_pipe[4] [91];
u_CORES/u_debug_core_0/data_pipe[4] [92];
u_CORES/u_debug_core_0/data_pipe[4] [93];
u_CORES/u_debug_core_0/data_pipe[4] [94];
u_CORES/u_debug_core_0/data_pipe[4] [95];
u_CORES/u_debug_core_0/data_pipe[4] [96];
u_CORES/u_debug_core_0/data_pipe[4] [97];
u_CORES/u_debug_core_0/data_pipe[4] [98];
u_CORES/u_debug_core_0/data_pipe[4] [99];
u_CORES/u_debug_core_0/data_pipe[4] [100];
u_CORES/u_debug_core_0/data_pipe[4] [101];
u_CORES/u_debug_core_0/data_pipe[4] [102];
u_CORES/u_debug_core_0/data_pipe[4] [103];
u_CORES/u_debug_core_0/data_pipe[4] [104];
u_CORES/u_debug_core_0/data_pipe[4] [105];
u_CORES/u_debug_core_0/data_pipe[4] [106];
u_CORES/u_debug_core_0/data_pipe[4] [107];
u_CORES/u_debug_core_0/data_pipe[4] [108];
u_CORES/u_debug_core_0/data_pipe[4] [109];
u_CORES/u_debug_core_0/data_pipe[4] [110];
u_CORES/u_debug_core_0/data_pipe[4] [111];
u_CORES/u_debug_core_0/data_pipe[4] [112];
u_CORES/u_debug_core_0/data_pipe[4] [113];
u_CORES/u_debug_core_0/data_pipe[4] [114];
u_CORES/u_debug_core_0/data_pipe[4] [115];
u_CORES/u_debug_core_0/data_pipe[4] [116];
u_CORES/u_debug_core_0/data_pipe[4] [117];
u_CORES/u_debug_core_0/data_pipe[4] [118];
u_CORES/u_debug_core_0/data_pipe[4] [119];
u_CORES/u_debug_core_0/data_pipe[4] [120];
u_CORES/u_debug_core_0/data_pipe[4] [121];
u_CORES/u_debug_core_0/data_pipe[4] [122];
u_CORES/u_debug_core_0/data_pipe[4] [123];
u_CORES/u_debug_core_0/data_pipe[4] [124];
u_CORES/u_debug_core_0/data_pipe[4] [125];
u_CORES/u_debug_core_0/data_pipe[4] [126];
u_CORES/u_debug_core_0/data_pipe[4] [127];
u_CORES/u_debug_core_0/data_pipe[4] [128];
u_CORES/u_debug_core_0/data_pipe[4] [129];
u_CORES/u_debug_core_0/data_pipe[4] [130];
u_CORES/u_debug_core_0/data_pipe[4] [131];
u_CORES/u_debug_core_0/data_pipe[4] [132];
u_CORES/u_debug_core_0/data_pipe[4] [133];
u_CORES/u_debug_core_0/data_pipe[4] [134];
u_CORES/u_debug_core_0/data_pipe[4] [135];
u_CORES/u_debug_core_0/data_pipe[4] [136];
u_CORES/u_debug_core_0/data_pipe[4] [137];
u_CORES/u_debug_core_0/data_pipe[4] [138];
u_CORES/u_debug_core_0/data_pipe[4] [139];
u_CORES/u_debug_core_0/data_pipe[4] [140];
u_CORES/u_debug_core_0/data_pipe[4] [141];
u_CORES/u_debug_core_0/data_pipe[4] [142];
u_CORES/u_debug_core_0/data_pipe[4] [143];
u_CORES/u_debug_core_0/data_pipe[4] [144];
u_CORES/u_debug_core_0/data_pipe[4] [145];
u_CORES/u_debug_core_0/data_pipe[4] [146];
u_CORES/u_debug_core_0/data_pipe[4] [147];
u_CORES/u_debug_core_0/data_pipe[4] [148];
u_CORES/u_debug_core_0/data_pipe[4] [149];
u_CORES/u_debug_core_0/data_pipe[4] [150];
u_CORES/u_debug_core_0/data_pipe[4] [151];
u_CORES/u_debug_core_0/data_pipe[4] [152];
u_CORES/u_debug_core_0/data_pipe[4] [153];
u_CORES/u_debug_core_0/data_pipe[4] [154];
u_CORES/u_debug_core_0/data_pipe[4] [155];
u_CORES/u_debug_core_0/data_pipe[4] [156];
u_CORES/u_debug_core_0/data_pipe[4] [157];
u_CORES/u_debug_core_0/data_pipe[4] [158];
u_CORES/u_debug_core_0/data_pipe[4] [159];
u_CORES/u_debug_core_0/data_pipe[4] [160];
u_CORES/u_debug_core_0/data_pipe[4] [161];
u_CORES/u_debug_core_0/data_pipe[4] [162];
u_CORES/u_debug_core_0/data_pipe[4] [163];
u_CORES/u_debug_core_0/data_pipe[4] [164];
u_CORES/u_debug_core_0/data_pipe[4] [165];
u_CORES/u_debug_core_0/data_pipe[4] [166];
u_CORES/u_debug_core_0/data_pipe[4] [167];
u_CORES/u_debug_core_0/data_pipe[4] [168];
u_CORES/u_debug_core_0/data_pipe[4] [169];
u_CORES/u_debug_core_0/data_pipe[4] [170];
u_CORES/u_debug_core_0/data_pipe[4] [171];
u_CORES/u_debug_core_0/data_pipe[4] [172];
u_CORES/u_debug_core_0/data_pipe[4] [173];
u_CORES/u_debug_core_0/data_pipe[4] [174];
u_CORES/u_debug_core_0/data_pipe[4] [175];
u_CORES/u_debug_core_0/data_pipe[4] [176];
u_CORES/u_debug_core_0/data_pipe[4] [177];
u_CORES/u_debug_core_0/data_pipe[4] [178];
u_CORES/u_debug_core_0/data_pipe[4] [179];
u_CORES/u_debug_core_0/data_pipe[4] [180];
u_CORES/u_debug_core_0/data_pipe[4] [181];
u_CORES/u_debug_core_0/data_pipe[4] [182];
u_CORES/u_debug_core_0/data_pipe[4] [183];
u_CORES/u_debug_core_0/data_pipe[4] [184];
u_CORES/u_debug_core_0/data_pipe[4] [185];
u_CORES/u_debug_core_0/data_pipe[4] [186];
u_CORES/u_debug_core_0/data_pipe[4] [187];
u_CORES/u_debug_core_0/data_pipe[4] [188];
u_CORES/u_debug_core_0/data_pipe[4] [189];
u_CORES/u_debug_core_0/data_pipe[4] [190];
u_CORES/u_debug_core_0/data_pipe[4] [191];
u_CORES/u_debug_core_0/data_pipe[4] [192];
u_CORES/u_debug_core_0/data_pipe[4] [193];
u_CORES/u_debug_core_0/data_pipe[4] [194];
u_CORES/u_debug_core_0/data_pipe[4] [195];
u_CORES/u_debug_core_0/data_pipe[4] [196];
u_CORES/u_debug_core_0/data_pipe[4] [197];
u_CORES/u_debug_core_0/data_pipe[4] [198];
u_CORES/u_debug_core_0/data_pipe[4] [199];
u_CORES/u_debug_core_0/data_pipe[4] [200];
u_CORES/u_debug_core_0/data_pipe[4] [201];
u_CORES/u_debug_core_0/data_pipe[4] [202];
u_CORES/u_debug_core_0/ram_radr [0];
u_CORES/u_debug_core_0/ram_radr [1];
u_CORES/u_debug_core_0/ram_radr [2];
u_CORES/u_debug_core_0/ram_radr [3];
u_CORES/u_debug_core_0/ram_radr [4];
u_CORES/u_debug_core_0/ram_radr [5];
u_CORES/u_debug_core_0/ram_radr [6];
u_CORES/u_debug_core_0/ram_radr [7];
u_CORES/u_debug_core_0/ram_radr [8];
u_CORES/u_debug_core_0/ram_radr [9];
u_CORES/u_debug_core_0/ram_radr [10];
u_CORES/u_debug_core_0/ram_radr [11];
u_CORES/u_debug_core_0/ram_rdat [0];
u_CORES/u_debug_core_0/ram_rdat [1];
u_CORES/u_debug_core_0/ram_rdat [2];
u_CORES/u_debug_core_0/ram_rdat [3];
u_CORES/u_debug_core_0/ram_rdat [4];
u_CORES/u_debug_core_0/ram_rdat [5];
u_CORES/u_debug_core_0/ram_rdat [6];
u_CORES/u_debug_core_0/ram_rdat [7];
u_CORES/u_debug_core_0/ram_rdat [8];
u_CORES/u_debug_core_0/ram_rdat [9];
u_CORES/u_debug_core_0/ram_rdat [10];
u_CORES/u_debug_core_0/ram_rdat [11];
u_CORES/u_debug_core_0/ram_rdat [12];
u_CORES/u_debug_core_0/ram_rdat [13];
u_CORES/u_debug_core_0/ram_rdat [14];
u_CORES/u_debug_core_0/ram_rdat [15];
u_CORES/u_debug_core_0/ram_rdat [16];
u_CORES/u_debug_core_0/ram_rdat [17];
u_CORES/u_debug_core_0/ram_rdat [18];
u_CORES/u_debug_core_0/ram_rdat [19];
u_CORES/u_debug_core_0/ram_rdat [20];
u_CORES/u_debug_core_0/ram_rdat [21];
u_CORES/u_debug_core_0/ram_rdat [22];
u_CORES/u_debug_core_0/ram_rdat [23];
u_CORES/u_debug_core_0/ram_rdat [24];
u_CORES/u_debug_core_0/ram_rdat [25];
u_CORES/u_debug_core_0/ram_rdat [26];
u_CORES/u_debug_core_0/ram_rdat [27];
u_CORES/u_debug_core_0/ram_rdat [28];
u_CORES/u_debug_core_0/ram_rdat [29];
u_CORES/u_debug_core_0/ram_rdat [30];
u_CORES/u_debug_core_0/ram_rdat [31];
u_CORES/u_debug_core_0/ram_rdat [32];
u_CORES/u_debug_core_0/ram_rdat [33];
u_CORES/u_debug_core_0/ram_rdat [34];
u_CORES/u_debug_core_0/ram_rdat [35];
u_CORES/u_debug_core_0/ram_rdat [36];
u_CORES/u_debug_core_0/ram_rdat [37];
u_CORES/u_debug_core_0/ram_rdat [38];
u_CORES/u_debug_core_0/ram_rdat [39];
u_CORES/u_debug_core_0/ram_rdat [40];
u_CORES/u_debug_core_0/ram_rdat [41];
u_CORES/u_debug_core_0/ram_rdat [42];
u_CORES/u_debug_core_0/ram_rdat [43];
u_CORES/u_debug_core_0/ram_rdat [44];
u_CORES/u_debug_core_0/ram_rdat [45];
u_CORES/u_debug_core_0/ram_rdat [46];
u_CORES/u_debug_core_0/ram_rdat [47];
u_CORES/u_debug_core_0/ram_rdat [48];
u_CORES/u_debug_core_0/ram_rdat [49];
u_CORES/u_debug_core_0/ram_rdat [50];
u_CORES/u_debug_core_0/ram_rdat [51];
u_CORES/u_debug_core_0/ram_rdat [52];
u_CORES/u_debug_core_0/ram_rdat [53];
u_CORES/u_debug_core_0/ram_rdat [54];
u_CORES/u_debug_core_0/ram_rdat [55];
u_CORES/u_debug_core_0/ram_rdat [56];
u_CORES/u_debug_core_0/ram_rdat [57];
u_CORES/u_debug_core_0/ram_rdat [58];
u_CORES/u_debug_core_0/ram_rdat [59];
u_CORES/u_debug_core_0/ram_rdat [60];
u_CORES/u_debug_core_0/ram_rdat [61];
u_CORES/u_debug_core_0/ram_rdat [62];
u_CORES/u_debug_core_0/ram_rdat [63];
u_CORES/u_debug_core_0/ram_rdat [64];
u_CORES/u_debug_core_0/ram_rdat [65];
u_CORES/u_debug_core_0/ram_rdat [66];
u_CORES/u_debug_core_0/ram_rdat [67];
u_CORES/u_debug_core_0/ram_rdat [68];
u_CORES/u_debug_core_0/ram_rdat [69];
u_CORES/u_debug_core_0/ram_rdat [70];
u_CORES/u_debug_core_0/ram_rdat [71];
u_CORES/u_debug_core_0/ram_rdat [72];
u_CORES/u_debug_core_0/ram_rdat [73];
u_CORES/u_debug_core_0/ram_rdat [74];
u_CORES/u_debug_core_0/ram_rdat [75];
u_CORES/u_debug_core_0/ram_rdat [76];
u_CORES/u_debug_core_0/ram_rdat [77];
u_CORES/u_debug_core_0/ram_rdat [78];
u_CORES/u_debug_core_0/ram_rdat [79];
u_CORES/u_debug_core_0/ram_rdat [80];
u_CORES/u_debug_core_0/ram_rdat [81];
u_CORES/u_debug_core_0/ram_rdat [82];
u_CORES/u_debug_core_0/ram_rdat [83];
u_CORES/u_debug_core_0/ram_rdat [84];
u_CORES/u_debug_core_0/ram_rdat [85];
u_CORES/u_debug_core_0/ram_rdat [86];
u_CORES/u_debug_core_0/ram_rdat [87];
u_CORES/u_debug_core_0/ram_rdat [88];
u_CORES/u_debug_core_0/ram_rdat [89];
u_CORES/u_debug_core_0/ram_rdat [90];
u_CORES/u_debug_core_0/ram_rdat [91];
u_CORES/u_debug_core_0/ram_rdat [92];
u_CORES/u_debug_core_0/ram_rdat [93];
u_CORES/u_debug_core_0/ram_rdat [94];
u_CORES/u_debug_core_0/ram_rdat [95];
u_CORES/u_debug_core_0/ram_rdat [96];
u_CORES/u_debug_core_0/ram_rdat [97];
u_CORES/u_debug_core_0/ram_rdat [98];
u_CORES/u_debug_core_0/ram_rdat [99];
u_CORES/u_debug_core_0/ram_rdat [100];
u_CORES/u_debug_core_0/ram_rdat [101];
u_CORES/u_debug_core_0/ram_rdat [102];
u_CORES/u_debug_core_0/ram_rdat [103];
u_CORES/u_debug_core_0/ram_rdat [104];
u_CORES/u_debug_core_0/ram_rdat [105];
u_CORES/u_debug_core_0/ram_rdat [106];
u_CORES/u_debug_core_0/ram_rdat [107];
u_CORES/u_debug_core_0/ram_rdat [108];
u_CORES/u_debug_core_0/ram_rdat [109];
u_CORES/u_debug_core_0/ram_rdat [110];
u_CORES/u_debug_core_0/ram_rdat [111];
u_CORES/u_debug_core_0/ram_rdat [112];
u_CORES/u_debug_core_0/ram_rdat [113];
u_CORES/u_debug_core_0/ram_rdat [114];
u_CORES/u_debug_core_0/ram_rdat [115];
u_CORES/u_debug_core_0/ram_rdat [116];
u_CORES/u_debug_core_0/ram_rdat [117];
u_CORES/u_debug_core_0/ram_rdat [118];
u_CORES/u_debug_core_0/ram_rdat [119];
u_CORES/u_debug_core_0/ram_rdat [120];
u_CORES/u_debug_core_0/ram_rdat [121];
u_CORES/u_debug_core_0/ram_rdat [122];
u_CORES/u_debug_core_0/ram_rdat [123];
u_CORES/u_debug_core_0/ram_rdat [124];
u_CORES/u_debug_core_0/ram_rdat [125];
u_CORES/u_debug_core_0/ram_rdat [126];
u_CORES/u_debug_core_0/ram_rdat [127];
u_CORES/u_debug_core_0/ram_rdat [128];
u_CORES/u_debug_core_0/ram_rdat [129];
u_CORES/u_debug_core_0/ram_rdat [130];
u_CORES/u_debug_core_0/ram_rdat [131];
u_CORES/u_debug_core_0/ram_rdat [132];
u_CORES/u_debug_core_0/ram_rdat [133];
u_CORES/u_debug_core_0/ram_rdat [134];
u_CORES/u_debug_core_0/ram_rdat [135];
u_CORES/u_debug_core_0/ram_rdat [136];
u_CORES/u_debug_core_0/ram_rdat [137];
u_CORES/u_debug_core_0/ram_rdat [138];
u_CORES/u_debug_core_0/ram_rdat [139];
u_CORES/u_debug_core_0/ram_rdat [140];
u_CORES/u_debug_core_0/ram_rdat [141];
u_CORES/u_debug_core_0/ram_rdat [142];
u_CORES/u_debug_core_0/ram_rdat [143];
u_CORES/u_debug_core_0/ram_rdat [144];
u_CORES/u_debug_core_0/ram_rdat [145];
u_CORES/u_debug_core_0/ram_rdat [146];
u_CORES/u_debug_core_0/ram_rdat [147];
u_CORES/u_debug_core_0/ram_rdat [148];
u_CORES/u_debug_core_0/ram_rdat [149];
u_CORES/u_debug_core_0/ram_rdat [150];
u_CORES/u_debug_core_0/ram_rdat [151];
u_CORES/u_debug_core_0/ram_rdat [152];
u_CORES/u_debug_core_0/ram_rdat [153];
u_CORES/u_debug_core_0/ram_rdat [154];
u_CORES/u_debug_core_0/ram_rdat [155];
u_CORES/u_debug_core_0/ram_rdat [156];
u_CORES/u_debug_core_0/ram_rdat [157];
u_CORES/u_debug_core_0/ram_rdat [158];
u_CORES/u_debug_core_0/ram_rdat [159];
u_CORES/u_debug_core_0/ram_rdat [160];
u_CORES/u_debug_core_0/ram_rdat [161];
u_CORES/u_debug_core_0/ram_rdat [162];
u_CORES/u_debug_core_0/ram_rdat [163];
u_CORES/u_debug_core_0/ram_rdat [164];
u_CORES/u_debug_core_0/ram_rdat [165];
u_CORES/u_debug_core_0/ram_rdat [166];
u_CORES/u_debug_core_0/ram_rdat [167];
u_CORES/u_debug_core_0/ram_rdat [168];
u_CORES/u_debug_core_0/ram_rdat [169];
u_CORES/u_debug_core_0/ram_rdat [170];
u_CORES/u_debug_core_0/ram_rdat [171];
u_CORES/u_debug_core_0/ram_rdat [172];
u_CORES/u_debug_core_0/ram_rdat [173];
u_CORES/u_debug_core_0/ram_rdat [174];
u_CORES/u_debug_core_0/ram_rdat [175];
u_CORES/u_debug_core_0/ram_rdat [176];
u_CORES/u_debug_core_0/ram_rdat [177];
u_CORES/u_debug_core_0/ram_rdat [178];
u_CORES/u_debug_core_0/ram_rdat [179];
u_CORES/u_debug_core_0/ram_rdat [180];
u_CORES/u_debug_core_0/ram_rdat [181];
u_CORES/u_debug_core_0/ram_rdat [182];
u_CORES/u_debug_core_0/ram_rdat [183];
u_CORES/u_debug_core_0/ram_rdat [184];
u_CORES/u_debug_core_0/ram_rdat [185];
u_CORES/u_debug_core_0/ram_rdat [186];
u_CORES/u_debug_core_0/ram_rdat [187];
u_CORES/u_debug_core_0/ram_rdat [188];
u_CORES/u_debug_core_0/ram_rdat [189];
u_CORES/u_debug_core_0/ram_rdat [190];
u_CORES/u_debug_core_0/ram_rdat [191];
u_CORES/u_debug_core_0/ram_rdat [192];
u_CORES/u_debug_core_0/ram_rdat [193];
u_CORES/u_debug_core_0/ram_rdat [194];
u_CORES/u_debug_core_0/ram_rdat [195];
u_CORES/u_debug_core_0/ram_rdat [196];
u_CORES/u_debug_core_0/ram_rdat [197];
u_CORES/u_debug_core_0/ram_rdat [198];
u_CORES/u_debug_core_0/ram_rdat [199];
u_CORES/u_debug_core_0/ram_rdat [200];
u_CORES/u_debug_core_0/ram_rdat [201];
u_CORES/u_debug_core_0/ram_rdat [202];
u_CORES/u_debug_core_0/ram_rdat [203];
u_CORES/u_debug_core_0/ram_wadr [0];
u_CORES/u_debug_core_0/ram_wadr [1];
u_CORES/u_debug_core_0/ram_wadr [2];
u_CORES/u_debug_core_0/ram_wadr [3];
u_CORES/u_debug_core_0/ram_wadr [4];
u_CORES/u_debug_core_0/ram_wadr [5];
u_CORES/u_debug_core_0/ram_wadr [6];
u_CORES/u_debug_core_0/ram_wadr [7];
u_CORES/u_debug_core_0/ram_wadr [8];
u_CORES/u_debug_core_0/ram_wadr [9];
u_CORES/u_debug_core_0/ram_wadr [10];
u_CORES/u_debug_core_0/ram_wadr [11];
u_CORES/u_debug_core_0/rst_trig [0];
u_CORES/u_debug_core_0/rst_trig [1];
u_CORES/u_debug_core_0/status [0];
u_CORES/u_debug_core_0/status [1];
u_CORES/u_debug_core_0/status [2];
u_CORES/u_debug_core_0/status [3];
u_CORES/u_debug_core_0/status [4];
u_CORES/u_debug_core_0/status [5];
u_CORES/u_debug_core_0/status [6];
u_CORES/u_debug_core_0/status [7];
u_CORES/u_debug_core_0/status [8];
u_CORES/u_debug_core_0/status [9];
u_CORES/u_debug_core_0/status [10];
u_CORES/u_debug_core_0/status [11];
u_CORES/u_debug_core_0/status [12];
u_CORES/u_debug_core_0/trig0_d2 [0];
u_CORES/u_debug_core_0/trig0_d2 [1];
u_CORES/u_debug_core_0/trig0_d2 [2];
u_CORES/u_debug_core_0/trig0_d2 [3];
u_CORES/u_debug_core_0/trig0_d2 [4];
u_CORES/u_debug_core_0/trig0_d2 [5];
u_CORES/u_debug_core_0/trig0_d2 [6];
u_CORES/u_debug_core_0/trig0_d2 [7];
u_CORES/u_debug_core_0/trig0_d2 [8];
u_CORES/u_debug_core_0/trig0_d2 [9];
u_CORES/u_debug_core_0/trig0_d2 [10];
u_CORES/u_debug_core_0/trig0_d2 [11];
u_CORES/u_debug_core_0/trig0_d2 [12];
u_CORES/u_debug_core_0/trig0_d2 [13];
u_CORES/u_debug_core_0/trig0_d2 [14];
u_CORES/u_debug_core_0/trig0_d2 [15];
u_CORES/u_debug_core_0/trig0_d2 [16];
u_CORES/u_debug_core_0/trig0_d2 [17];
u_CORES/u_debug_core_0/trig0_d2 [18];
u_CORES/u_debug_core_0/trig0_d2 [19];
u_CORES/u_debug_core_0/trig0_d2 [20];
u_CORES/u_debug_core_0/trig0_d2 [21];
u_CORES/u_debug_core_0/trig0_d2 [22];
u_CORES/u_debug_core_0/trig0_d2 [23];
u_CORES/u_debug_core_0/trig0_d2 [24];
u_CORES/u_debug_core_0/trig0_d2 [25];
u_CORES/u_debug_core_0/trig0_d2 [26];
u_CORES/u_debug_core_0/trig0_d2 [27];
u_CORES/u_debug_core_0/trig0_d2 [28];
u_CORES/u_debug_core_0/trig0_d2 [29];
u_CORES/u_debug_core_0/trig0_d2 [30];
u_CORES/u_debug_core_0/trig0_d2 [31];
u_CORES/u_debug_core_0/trig0_d2 [32];
u_CORES/u_debug_core_0/trig0_d2 [33];
u_CORES/u_debug_core_0/trig0_d2 [34];
u_CORES/u_debug_core_0/trig0_d2 [35];
u_CORES/u_debug_core_0/trig0_d2 [36];
u_CORES/u_debug_core_0/trig0_d2 [37];
u_CORES/u_debug_core_0/trig0_d2 [38];
u_CORES/u_debug_core_0/trig0_d2 [39];
u_CORES/u_debug_core_0/trig0_d2 [40];
u_CORES/u_debug_core_0/trig0_d2 [41];
u_CORES/u_debug_core_0/trig0_d2 [42];
u_CORES/u_debug_core_0/trig0_d2 [43];
u_CORES/u_debug_core_0/trig0_d2 [44];
u_CORES/u_debug_core_0/trig0_d2 [45];
u_CORES/u_debug_core_0/trig0_d2 [46];
u_CORES/u_debug_core_0/trig0_d2 [47];
u_CORES/u_debug_core_0/trig0_d2 [48];
u_CORES/u_debug_core_0/trig0_d2 [49];
u_CORES/u_debug_core_0/trig0_d2 [50];
u_CORES/u_debug_core_0/trig0_d2 [51];
u_CORES/u_debug_core_0/trig0_d2 [52];
u_CORES/u_debug_core_0/trig0_d2 [53];
u_CORES/u_debug_core_0/trig0_d2 [54];
u_CORES/u_debug_core_0/trig0_d2 [55];
u_CORES/u_debug_core_0/trig0_d2 [56];
u_CORES/u_debug_core_0/trig0_d2 [57];
u_CORES/u_debug_core_0/trig0_d2 [58];
u_CORES/u_debug_core_0/trig0_d2 [59];
u_CORES/u_debug_core_0/trig0_d2 [60];
u_CORES/u_debug_core_0/trig0_d2 [61];
u_CORES/u_debug_core_0/trig0_d2 [62];
u_CORES/u_debug_core_0/trig0_d2 [63];
u_CORES/u_debug_core_0/trig0_d2 [64];
u_CORES/u_debug_core_0/trig0_d2 [65];
u_CORES/u_debug_core_0/trig0_d2 [66];
u_CORES/u_debug_core_0/trig0_d2 [67];
u_CORES/u_debug_core_0/trig0_d2 [68];
u_CORES/u_debug_core_0/trig0_d2 [69];
u_CORES/u_debug_core_0/trig0_d2 [70];
u_CORES/u_debug_core_0/trig0_d2 [71];
u_CORES/u_debug_core_0/trig0_d2 [72];
u_CORES/u_debug_core_0/trig0_d2 [73];
u_CORES/u_debug_core_0/trig0_d2 [74];
u_CORES/u_debug_core_0/trig0_d2 [75];
u_CORES/u_debug_core_0/trig0_d2 [76];
u_CORES/u_debug_core_0/trig0_d2 [77];
u_CORES/u_debug_core_0/trig0_d2 [78];
u_CORES/u_debug_core_0/trig0_d2 [79];
u_CORES/u_debug_core_0/trig0_d2 [80];
u_CORES/u_debug_core_0/trig0_d2 [81];
u_CORES/u_debug_core_0/trig0_d2 [82];
u_CORES/u_debug_core_0/trig0_d2 [83];
u_CORES/u_debug_core_0/trig0_d2 [84];
u_CORES/u_debug_core_0/trig0_d2 [85];
u_CORES/u_debug_core_0/trig0_d2 [86];
u_CORES/u_debug_core_0/trig0_d2 [87];
u_CORES/u_debug_core_0/trig0_d2 [88];
u_CORES/u_debug_core_0/trig0_d2 [89];
u_CORES/u_debug_core_0/trig0_d2 [90];
u_CORES/u_debug_core_0/trig0_d2 [91];
u_CORES/u_debug_core_0/trig0_d2 [92];
u_CORES/u_debug_core_0/trig0_d2 [93];
u_CORES/u_debug_core_0/trig0_d2 [94];
u_CORES/u_debug_core_0/trig0_d2 [95];
u_CORES/u_debug_core_0/trig0_d2 [96];
u_CORES/u_debug_core_0/trig0_d2 [97];
u_CORES/u_debug_core_0/trig0_d2 [98];
u_CORES/u_debug_core_0/trig0_d2 [99];
u_CORES/u_debug_core_0/trig0_d2 [100];
u_CORES/u_debug_core_0/trig0_d2 [101];
u_CORES/u_debug_core_0/trig0_d2 [102];
u_CORES/u_debug_core_0/trig0_d2 [103];
u_CORES/u_debug_core_0/trig0_d2 [104];
u_CORES/u_debug_core_0/trig0_d2 [105];
u_CORES/u_debug_core_0/trig0_d2 [106];
u_CORES/u_debug_core_0/trig0_d2 [107];
u_CORES/u_debug_core_0/trig0_d2 [108];
u_CORES/u_debug_core_0/trig0_d2 [109];
u_CORES/u_debug_core_0/trig0_d2 [110];
u_CORES/u_debug_core_0/trig0_d2 [111];
u_CORES/u_debug_core_0/trig0_d2 [112];
u_CORES/u_debug_core_0/trig0_d2 [113];
u_CORES/u_debug_core_0/trig0_d2 [114];
u_CORES/u_debug_core_0/trig0_d2 [115];
u_CORES/u_debug_core_0/trig0_d2 [116];
u_CORES/u_debug_core_0/trig0_d2 [117];
u_CORES/u_debug_core_0/trig0_d2 [118];
u_CORES/u_debug_core_0/trig0_d2 [119];
u_CORES/u_debug_core_0/trig0_d2 [120];
u_CORES/u_debug_core_0/trig0_d2 [121];
u_CORES/u_debug_core_0/trig0_d2 [122];
u_CORES/u_debug_core_0/trig0_d2 [123];
u_CORES/u_debug_core_0/trig0_d2 [124];
u_CORES/u_debug_core_0/trig0_d2 [125];
u_CORES/u_debug_core_0/trig0_d2 [126];
u_CORES/u_debug_core_0/trig0_d2 [127];
u_CORES/u_debug_core_0/trig0_d2 [128];
u_CORES/u_debug_core_0/trig0_d2 [129];
u_CORES/u_debug_core_0/trig0_d2 [130];
u_CORES/u_debug_core_0/trig0_d2 [131];
u_CORES/u_debug_core_0/trig0_d2 [132];
u_CORES/u_debug_core_0/trig0_d2 [133];
u_CORES/u_debug_core_0/trig0_d2 [134];
u_CORES/u_debug_core_0/trig0_d2 [135];
u_CORES/u_debug_core_0/trig0_d2 [136];
u_CORES/u_debug_core_0/trig0_d2 [137];
u_CORES/u_debug_core_0/trig0_d2 [138];
u_CORES/u_debug_core_0/trig0_d2 [139];
u_CORES/u_debug_core_0/trig0_d2 [140];
u_CORES/u_debug_core_0/trig0_d2 [141];
u_CORES/u_debug_core_0/trig0_d2 [142];
u_CORES/u_debug_core_0/trig0_d2 [143];
u_CORES/u_debug_core_0/trig0_d2 [144];
u_CORES/u_debug_core_0/trig0_d2 [145];
u_CORES/u_debug_core_0/trig0_d2 [146];
u_CORES/u_debug_core_0/trig0_d2 [147];
u_CORES/u_debug_core_0/trig0_d2 [148];
u_CORES/u_debug_core_0/trig0_d2 [149];
u_CORES/u_debug_core_0/trig0_d2 [150];
u_CORES/u_debug_core_0/trig0_d2 [151];
u_CORES/u_debug_core_0/trig0_d2 [152];
u_CORES/u_debug_core_0/trig0_d2 [153];
u_CORES/u_debug_core_0/trig0_d2 [154];
u_CORES/u_debug_core_0/trig0_d2 [155];
u_CORES/u_debug_core_0/trig0_d2 [156];
u_CORES/u_debug_core_0/trig0_d2 [157];
u_CORES/u_debug_core_0/trig0_d2 [158];
u_CORES/u_debug_core_0/trig0_d2 [159];
u_CORES/u_debug_core_0/trig0_d2 [160];
u_CORES/u_debug_core_0/trig0_d2 [161];
u_CORES/u_debug_core_0/trig0_d2 [162];
u_CORES/u_debug_core_0/trig0_d2 [163];
u_CORES/u_debug_core_0/trig0_d2 [164];
u_CORES/u_debug_core_0/trig0_d2 [165];
u_CORES/u_debug_core_0/trig0_d2 [166];
u_CORES/u_debug_core_0/trig0_d2 [167];
u_CORES/u_debug_core_0/trig0_d2 [168];
u_CORES/u_debug_core_0/trig0_d2 [169];
u_CORES/u_debug_core_0/trig0_d2 [170];
u_CORES/u_debug_core_0/trig0_d2 [171];
u_CORES/u_debug_core_0/trig0_d2 [172];
u_CORES/u_debug_core_0/trig0_d2 [173];
u_CORES/u_debug_core_0/trig0_d2 [174];
u_CORES/u_debug_core_0/trig0_d2 [175];
u_CORES/u_debug_core_0/trig0_d2 [176];
u_CORES/u_debug_core_0/trig0_d2 [177];
u_CORES/u_debug_core_0/trig0_d2 [178];
u_CORES/u_debug_core_0/trig0_d2 [179];
u_CORES/u_debug_core_0/trig0_d2 [180];
u_CORES/u_debug_core_0/trig0_d2 [181];
u_CORES/u_debug_core_0/trig0_d2 [182];
u_CORES/u_debug_core_0/trig0_d2 [183];
u_CORES/u_debug_core_0/trig0_d2 [184];
u_CORES/u_debug_core_0/trig0_d2 [185];
u_CORES/u_debug_core_0/trig0_d2 [186];
u_CORES/u_debug_core_0/trig0_d2 [187];
u_CORES/u_debug_core_0/trig0_d2 [188];
u_CORES/u_debug_core_0/trig0_d2 [189];
u_CORES/u_debug_core_0/trig0_d2 [190];
u_CORES/u_debug_core_0/trig0_d2 [191];
u_CORES/u_debug_core_0/trig0_d2 [192];
u_CORES/u_debug_core_0/trig0_d2 [193];
u_CORES/u_debug_core_0/trig0_d2 [194];
u_CORES/u_debug_core_0/trig0_d2 [195];
u_CORES/u_debug_core_0/trig0_d2 [196];
u_CORES/u_debug_core_0/trig0_d2 [197];
u_CORES/u_debug_core_0/trig0_d2 [198];
u_CORES/u_debug_core_0/trig0_d2 [199];
u_CORES/u_debug_core_0/trig0_d2 [200];
u_CORES/u_debug_core_0/trig0_d2 [201];
u_CORES/u_debug_core_0/trig0_d2 [202];
u_CORES/u_debug_core_0/u0_trig_unit/N11649 [609];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [166];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [167];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [169];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [171];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [173];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [174];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [175];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [176];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [177];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [178];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [179];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [180];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [181];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [182];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [183];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [184];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [185];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [186];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [187];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [188];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [189];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [190];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [191];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [192];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [193];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [194];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [195];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [196];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [197];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [198];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [199];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [200];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [201];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [202];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [203];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [204];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [205];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [206];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [207];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [208];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [209];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [210];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [211];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [212];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [213];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [214];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [215];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [216];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [217];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [218];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [219];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [220];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [221];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [222];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [223];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [224];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [225];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [226];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [227];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [228];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [229];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [230];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [231];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [232];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [233];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [234];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [235];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [236];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [237];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [238];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [239];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [240];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [241];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [242];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [243];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [244];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [245];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [246];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [247];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [248];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [249];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [250];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [251];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [252];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [253];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [254];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [255];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [256];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [257];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [258];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [259];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [260];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [261];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [262];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [263];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [264];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [265];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [266];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [267];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [268];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [269];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [270];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [271];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [272];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [273];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [274];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [275];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [276];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [277];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [278];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [279];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [280];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [281];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [282];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [283];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [284];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [285];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [286];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [287];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [288];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [289];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [290];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [291];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [292];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [293];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [294];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [295];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [296];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [297];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [298];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [299];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [300];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [301];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [302];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [303];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [304];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [305];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [306];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [307];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [308];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [309];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [310];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [311];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [312];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [313];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [314];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [315];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [316];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [317];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [318];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [319];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [320];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [321];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [322];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [323];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [324];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [325];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [326];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [327];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [328];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [329];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [330];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [331];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [332];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [333];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [334];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [335];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [336];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [337];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [338];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [339];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [340];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [341];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [342];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [343];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [344];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [345];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [346];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [347];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [348];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [349];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [350];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [351];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [352];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [353];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [354];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [355];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [356];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [357];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [358];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [359];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [360];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [361];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [362];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [363];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [364];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [365];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [366];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [367];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [368];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [369];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [370];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [371];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [372];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [373];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [374];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [375];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [376];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [377];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [378];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [379];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [380];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [381];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [382];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [383];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [384];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [385];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [386];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [387];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [388];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [389];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [390];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [391];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [392];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [393];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [394];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [395];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [396];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [397];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [398];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [399];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [400];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [401];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [402];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [403];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [404];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [405];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [406];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [407];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [408];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [409];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [410];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [411];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [412];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [413];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [414];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [415];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [416];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [417];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [418];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [419];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [420];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [421];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [422];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [423];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [424];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [425];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [426];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [427];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [428];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [429];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [430];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [431];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [432];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [433];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [434];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [435];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [436];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [437];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [438];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [439];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [440];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [441];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [442];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [443];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [444];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [445];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [446];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [447];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [448];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [449];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [450];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [451];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [452];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [453];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [454];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [455];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [456];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [457];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [458];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [459];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [460];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [461];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [462];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [463];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [464];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [465];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [466];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [467];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [468];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [469];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [470];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [471];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [472];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [473];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [474];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [475];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [476];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [477];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [478];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [479];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [480];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [481];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [482];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [483];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [484];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [485];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [486];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [487];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [488];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [489];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [490];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [491];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [492];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [493];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [494];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [495];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [496];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [497];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [498];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [499];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [500];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [501];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [502];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [503];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [504];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [505];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [506];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [507];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [508];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [509];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [510];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [511];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [512];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [513];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [514];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [515];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [516];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [517];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [518];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [519];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [520];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [521];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [522];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [523];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [524];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [525];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [526];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [527];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [528];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [529];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [530];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [531];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [532];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [533];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [534];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [535];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [536];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [537];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [538];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [539];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [540];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [541];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [542];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [543];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [544];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [545];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [546];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [547];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [548];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [549];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [550];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [551];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [552];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [553];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [554];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [555];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [556];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [557];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [558];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [559];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [560];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [561];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [562];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [563];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [564];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [565];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [566];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [567];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [568];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [569];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [570];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [571];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [572];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [573];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [574];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [575];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [576];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [577];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [578];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [579];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [580];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [581];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [582];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [583];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [584];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [585];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [586];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [587];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [588];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [589];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [590];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [591];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [592];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [593];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [594];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [595];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [596];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [597];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [598];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [599];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [600];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [601];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [602];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [603];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [604];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [605];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [606];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [607];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [608];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [609];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [18];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [19];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [20];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [21];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [22];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [23];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [24];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [25];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [26];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [27];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [28];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [29];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [30];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [31];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [32];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [33];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [34];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [35];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [36];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [37];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [38];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [39];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [40];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [41];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [42];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [43];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [44];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [45];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [46];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [47];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [48];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [49];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [50];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [51];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [52];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [53];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [54];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [55];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [56];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [57];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [58];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [59];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [60];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [61];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [62];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [63];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [64];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [65];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [66];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [67];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [68];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [69];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [70];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [71];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [72];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [73];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [74];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [75];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [76];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [77];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [78];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [79];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [80];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [81];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [82];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [83];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [84];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [85];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [86];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [87];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [88];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [89];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [90];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [91];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [92];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [93];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [94];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [95];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [96];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [97];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [98];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [99];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [100];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [101];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [102];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [103];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [104];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [105];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [106];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [107];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [108];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [109];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [110];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [111];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [112];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [113];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [114];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [115];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [116];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [117];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [118];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [119];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [120];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [121];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [122];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [123];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [124];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [125];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [126];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [127];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [128];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [129];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [130];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [131];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [132];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [133];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [134];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [135];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [136];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [137];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [138];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [139];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [140];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [141];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [142];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [143];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [144];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [145];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [146];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [147];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [148];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [149];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [150];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [151];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [152];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [153];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [154];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [155];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [156];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [157];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [158];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [159];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [160];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [161];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [162];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [163];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [164];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [165];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [166];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [167];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [168];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [169];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [170];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [171];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [172];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [173];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [174];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [175];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [176];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [177];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [178];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [179];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [180];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [181];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [182];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [183];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [184];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [185];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [186];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [187];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [188];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [189];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [190];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [191];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [192];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [193];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [194];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [195];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [196];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [197];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [198];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [199];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [200];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [201];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [202];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [9];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [10];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [11];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [12];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [18];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [19];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [21];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [22];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [23];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [24];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [25];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [26];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [27];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [28];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [29];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [30];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [31];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [32];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [33];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [34];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [35];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [36];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [37];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [38];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [39];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [40];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [41];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [42];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [43];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [44];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [45];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [46];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [47];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [48];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [49];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [50];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [51];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [52];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [53];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [54];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [55];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [56];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [57];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [58];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [59];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [60];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [61];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [62];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [63];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [64];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [65];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [66];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [67];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [68];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [69];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [70];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [71];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [72];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [73];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [74];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [75];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [76];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [77];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [78];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [79];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [80];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [81];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [82];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [83];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [84];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [85];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [86];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [87];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [88];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [89];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [90];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [91];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [92];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [93];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [94];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [95];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [96];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [97];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [98];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [99];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [100];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [101];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [102];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [103];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [104];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [105];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [106];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [107];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [108];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [109];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [110];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [111];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [112];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [113];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [114];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [115];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [116];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [117];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [118];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [119];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [120];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [121];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [122];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [123];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [124];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [125];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [126];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [127];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [128];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [129];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [130];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [131];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [132];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [133];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [134];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [135];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [136];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [137];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [138];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [139];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [140];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [141];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [142];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [143];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [144];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [145];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [146];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [147];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [148];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [149];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [150];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [151];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [152];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [153];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [154];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [155];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [156];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [157];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [158];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [159];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [160];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [161];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [162];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [163];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [164];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [165];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [166];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [167];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [168];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [169];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [170];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [171];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [172];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [173];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [174];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [175];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [176];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [177];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [178];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [179];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [180];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [181];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [182];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [183];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [184];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [185];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [186];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [187];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [188];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [189];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [190];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [191];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [192];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [193];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [194];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [195];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [196];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [197];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [198];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [199];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [200];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [201];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [202];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [8];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N315_1.co [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N493 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N495 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [12];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [12];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N66 [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [71];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [81];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [10];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1];
u_CORES/u_jtag_hub/shift_data [0];
u_CORES/u_jtag_hub/shift_data [1];
u_CORES/u_jtag_hub/shift_data [2];
u_CORES/u_jtag_hub/shift_data [3];
u_CORES/u_jtag_hub/shift_data [4];
u_CORES/u_jtag_hub/shift_data [5];
u_CORES/u_jtag_hub/shift_data [6];
u_CORES/u_jtag_hub/shift_data [7];
u_CORES/u_jtag_hub/shift_data [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/nb0 [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/nb2 [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rbin [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wbin [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [10];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/rd_addr [9];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [0];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [1];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [2];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [3];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [4];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [5];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [6];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [7];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [8];
u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/wr_addr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N2 [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N79 [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N157.co [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N160.co [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5.co [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5.co [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/nb0 [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/nb2 [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rbin [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rd_water_level [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rptr [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rrptr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/rwptr2 [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wbin [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wptr [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wr_water_level [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wrptr2 [10];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/wwptr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/rd_addr [9];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [0];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [1];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [2];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [3];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [4];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [5];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [6];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [7];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [8];
u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/wr_addr [9];
u_SXT1_FIFO_to_PCIe/rd_water_level [9];
u_SXT1_FIFO_to_PCIe/rd_water_level [10];
u_ddr3/dfi_address [0];
u_ddr3/dfi_address [1];
u_ddr3/dfi_address [2];
u_ddr3/dfi_address [3];
u_ddr3/dfi_address [4];
u_ddr3/dfi_address [5];
u_ddr3/dfi_address [6];
u_ddr3/dfi_address [7];
u_ddr3/dfi_address [8];
u_ddr3/dfi_address [9];
u_ddr3/dfi_address [10];
u_ddr3/dfi_address [11];
u_ddr3/dfi_address [12];
u_ddr3/dfi_address [13];
u_ddr3/dfi_address [14];
u_ddr3/dfi_address [30];
u_ddr3/dfi_address [31];
u_ddr3/dfi_address [33];
u_ddr3/dfi_address [34];
u_ddr3/dfi_address [35];
u_ddr3/dfi_address [36];
u_ddr3/dfi_address [37];
u_ddr3/dfi_address [38];
u_ddr3/dfi_address [39];
u_ddr3/dfi_address [40];
u_ddr3/dfi_bank [0];
u_ddr3/dfi_bank [1];
u_ddr3/dfi_bank [2];
u_ddr3/dfi_bank [6];
u_ddr3/dfi_bank [7];
u_ddr3/dfi_bank [8];
u_ddr3/dfi_cas_n [0];
u_ddr3/dfi_cas_n [2];
u_ddr3/dfi_cke [0];
u_ddr3/dfi_cs_n [0];
u_ddr3/dfi_cs_n [2];
u_ddr3/dfi_odt [0];
u_ddr3/dfi_odt [2];
u_ddr3/dfi_ras_n [0];
u_ddr3/dfi_ras_n [2];
u_ddr3/dfi_we_n [0];
u_ddr3/dfi_we_n [2];
u_ddr3/dfi_wrdata [0];
u_ddr3/dfi_wrdata [1];
u_ddr3/dfi_wrdata [2];
u_ddr3/dfi_wrdata [3];
u_ddr3/dfi_wrdata [4];
u_ddr3/dfi_wrdata [5];
u_ddr3/dfi_wrdata [6];
u_ddr3/dfi_wrdata [7];
u_ddr3/dfi_wrdata [8];
u_ddr3/dfi_wrdata [9];
u_ddr3/dfi_wrdata [10];
u_ddr3/dfi_wrdata [11];
u_ddr3/dfi_wrdata [12];
u_ddr3/dfi_wrdata [13];
u_ddr3/dfi_wrdata [14];
u_ddr3/dfi_wrdata [15];
u_ddr3/dfi_wrdata [16];
u_ddr3/dfi_wrdata [17];
u_ddr3/dfi_wrdata [18];
u_ddr3/dfi_wrdata [19];
u_ddr3/dfi_wrdata [20];
u_ddr3/dfi_wrdata [21];
u_ddr3/dfi_wrdata [22];
u_ddr3/dfi_wrdata [23];
u_ddr3/dfi_wrdata [24];
u_ddr3/dfi_wrdata [25];
u_ddr3/dfi_wrdata [26];
u_ddr3/dfi_wrdata [27];
u_ddr3/dfi_wrdata [28];
u_ddr3/dfi_wrdata [29];
u_ddr3/dfi_wrdata [30];
u_ddr3/dfi_wrdata [31];
u_ddr3/dfi_wrdata [32];
u_ddr3/dfi_wrdata [33];
u_ddr3/dfi_wrdata [34];
u_ddr3/dfi_wrdata [35];
u_ddr3/dfi_wrdata [36];
u_ddr3/dfi_wrdata [37];
u_ddr3/dfi_wrdata [38];
u_ddr3/dfi_wrdata [39];
u_ddr3/dfi_wrdata [40];
u_ddr3/dfi_wrdata [41];
u_ddr3/dfi_wrdata [42];
u_ddr3/dfi_wrdata [43];
u_ddr3/dfi_wrdata [44];
u_ddr3/dfi_wrdata [45];
u_ddr3/dfi_wrdata [46];
u_ddr3/dfi_wrdata [47];
u_ddr3/dfi_wrdata [48];
u_ddr3/dfi_wrdata [49];
u_ddr3/dfi_wrdata [50];
u_ddr3/dfi_wrdata [51];
u_ddr3/dfi_wrdata [52];
u_ddr3/dfi_wrdata [53];
u_ddr3/dfi_wrdata [54];
u_ddr3/dfi_wrdata [55];
u_ddr3/dfi_wrdata [56];
u_ddr3/dfi_wrdata [57];
u_ddr3/dfi_wrdata [58];
u_ddr3/dfi_wrdata [59];
u_ddr3/dfi_wrdata [60];
u_ddr3/dfi_wrdata [61];
u_ddr3/dfi_wrdata [62];
u_ddr3/dfi_wrdata [63];
u_ddr3/dfi_wrdata [64];
u_ddr3/dfi_wrdata [65];
u_ddr3/dfi_wrdata [66];
u_ddr3/dfi_wrdata [67];
u_ddr3/dfi_wrdata [68];
u_ddr3/dfi_wrdata [69];
u_ddr3/dfi_wrdata [70];
u_ddr3/dfi_wrdata [71];
u_ddr3/dfi_wrdata [72];
u_ddr3/dfi_wrdata [73];
u_ddr3/dfi_wrdata [74];
u_ddr3/dfi_wrdata [75];
u_ddr3/dfi_wrdata [76];
u_ddr3/dfi_wrdata [77];
u_ddr3/dfi_wrdata [78];
u_ddr3/dfi_wrdata [79];
u_ddr3/dfi_wrdata [80];
u_ddr3/dfi_wrdata [81];
u_ddr3/dfi_wrdata [82];
u_ddr3/dfi_wrdata [83];
u_ddr3/dfi_wrdata [84];
u_ddr3/dfi_wrdata [85];
u_ddr3/dfi_wrdata [86];
u_ddr3/dfi_wrdata [87];
u_ddr3/dfi_wrdata [88];
u_ddr3/dfi_wrdata [89];
u_ddr3/dfi_wrdata [90];
u_ddr3/dfi_wrdata [91];
u_ddr3/dfi_wrdata [92];
u_ddr3/dfi_wrdata [93];
u_ddr3/dfi_wrdata [94];
u_ddr3/dfi_wrdata [95];
u_ddr3/dfi_wrdata [96];
u_ddr3/dfi_wrdata [97];
u_ddr3/dfi_wrdata [98];
u_ddr3/dfi_wrdata [99];
u_ddr3/dfi_wrdata [100];
u_ddr3/dfi_wrdata [101];
u_ddr3/dfi_wrdata [102];
u_ddr3/dfi_wrdata [103];
u_ddr3/dfi_wrdata [104];
u_ddr3/dfi_wrdata [105];
u_ddr3/dfi_wrdata [106];
u_ddr3/dfi_wrdata [107];
u_ddr3/dfi_wrdata [108];
u_ddr3/dfi_wrdata [109];
u_ddr3/dfi_wrdata [110];
u_ddr3/dfi_wrdata [111];
u_ddr3/dfi_wrdata [112];
u_ddr3/dfi_wrdata [113];
u_ddr3/dfi_wrdata [114];
u_ddr3/dfi_wrdata [115];
u_ddr3/dfi_wrdata [116];
u_ddr3/dfi_wrdata [117];
u_ddr3/dfi_wrdata [118];
u_ddr3/dfi_wrdata [119];
u_ddr3/dfi_wrdata [120];
u_ddr3/dfi_wrdata [121];
u_ddr3/dfi_wrdata [122];
u_ddr3/dfi_wrdata [123];
u_ddr3/dfi_wrdata [124];
u_ddr3/dfi_wrdata [125];
u_ddr3/dfi_wrdata [126];
u_ddr3/dfi_wrdata [127];
u_ddr3/dfi_wrdata_en [0];
u_ddr3/dfi_wrdata_en [1];
u_ddr3/dfi_wrdata_en [3];
u_ddr3/u_ddrphy_top/calib_address [0];
u_ddr3/u_ddrphy_top/calib_address [1];
u_ddr3/u_ddrphy_top/calib_address [2];
u_ddr3/u_ddrphy_top/calib_address [3];
u_ddr3/u_ddrphy_top/calib_address [4];
u_ddr3/u_ddrphy_top/calib_address [5];
u_ddr3/u_ddrphy_top/calib_address [6];
u_ddr3/u_ddrphy_top/calib_address [7];
u_ddr3/u_ddrphy_top/calib_address [8];
u_ddr3/u_ddrphy_top/calib_address [9];
u_ddr3/u_ddrphy_top/calib_address [10];
u_ddr3/u_ddrphy_top/calib_address [11];
u_ddr3/u_ddrphy_top/calib_address [12];
u_ddr3/u_ddrphy_top/calib_address [13];
u_ddr3/u_ddrphy_top/calib_address [14];
u_ddr3/u_ddrphy_top/calib_ba [0];
u_ddr3/u_ddrphy_top/calib_ba [1];
u_ddr3/u_ddrphy_top/dbg_slice_status [2];
u_ddr3/u_ddrphy_top/dbg_slice_status [3];
u_ddr3/u_ddrphy_top/dbg_slice_status [16];
u_ddr3/u_ddrphy_top/dbg_slice_status [17];
u_ddr3/u_ddrphy_top/dbg_slice_status [18];
u_ddr3/u_ddrphy_top/dbg_slice_status [19];
u_ddr3/u_ddrphy_top/dbg_slice_status [24];
u_ddr3/u_ddrphy_top/dbg_slice_status [25];
u_ddr3/u_ddrphy_top/dbg_slice_status [26];
u_ddr3/u_ddrphy_top/dbg_slice_status [27];
u_ddr3/u_ddrphy_top/dbg_slice_status [28];
u_ddr3/u_ddrphy_top/dbg_slice_status [29];
u_ddr3/u_ddrphy_top/dbg_slice_status [30];
u_ddr3/u_ddrphy_top/dbg_slice_status [31];
u_ddr3/u_ddrphy_top/dbg_slice_status [32];
u_ddr3/u_ddrphy_top/dbg_slice_status [33];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N344 [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N352 [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [11];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [12];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [13];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [14];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [15];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [16];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [17];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [18];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [19];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [11];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [12];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [13];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [14];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [15];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [16];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [17];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [18];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [19];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N165 [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ddrphy_rst_ack_r [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [11];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [12];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [13];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [14];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [15];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [16];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [17];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [18];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [19];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30 [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N189 [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N328_alias [117];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data [17];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_d [36];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_d [69];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [11];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [12];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [13];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [14];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [15];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [16];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [17];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_address [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_address [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/eyecal_address [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [11];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [12];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [13];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_address [14];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_ba [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/init_ba [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_address [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_address [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_address [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_address [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_ba [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [16];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [32];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [48];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_address [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_address [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_address [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [16];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [17];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [20];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [21];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [32];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [33];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [36];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [37];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [48];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [49];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [52];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [53];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [64];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [65];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [68];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [69];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [80];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [81];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [84];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [85];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [96];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [97];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [100];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [101];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [112];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [113];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [116];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [117];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata_en [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata_en [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata_en [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [0];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [1];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [2];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [3];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [4];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [5];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [6];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [7];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [8];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [9];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [10];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [11];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [12];
u_ddr3/u_ddrphy_top/ddrphy_calib_top/wrlvl_ba [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/N349 [4];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [8];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [9];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d [2];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [2];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [4];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [5];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [6];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [7];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [0];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [1];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [2];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [3];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [4];
u_ddr3/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [8];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [9];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [10];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [11];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [12];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [13];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [14];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [15];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [16];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [17];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [1];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al [0];
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al [1];
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al [2];
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_al [3];
u_ddr3/u_ddrphy_top/ddrphy_info/ddr3_mc_cwl [3];
u_ddr3/u_ddrphy_top/ddrphy_info/nb0 [1];
u_ddr3/u_ddrphy_top/ddrphy_ioclk_gate [0];
u_ddr3/u_ddrphy_top/ddrphy_ioclk_gate [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_done_d [0];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_done_d [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [2];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [3];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [4];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [5];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [6];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [7];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [8];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [9];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [10];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [11];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [12];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [13];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [14];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [15];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [16];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [17];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [18];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [8];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [9];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [11];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [12];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [13];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [64];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [65];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [67];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [69];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [71];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [72];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [73];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [75];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [77];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [79];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [80];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [81];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [83];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [85];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [87];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [89];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [91];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [97];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [99];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [105];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [107];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [113];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_addr [115];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ba [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cke [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_odt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_odt [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_we_n [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_we_n [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_we_n [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_we_n [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/adj_we_n [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [64];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [65];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [66];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [67];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [68];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [69];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [70];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [71];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [72];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [73];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [74];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [75];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [76];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [77];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [78];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [79];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [80];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [81];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [82];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [83];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [84];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [85];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [86];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [87];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [88];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [89];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [90];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [91];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [92];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [93];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [94];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [95];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [96];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [97];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [98];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [99];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [100];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [101];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [102];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [103];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [104];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [105];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [106];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [107];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [108];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [109];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [110];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [111];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [112];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [113];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [114];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [115];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [116];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [117];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [118];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [119];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [120];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [121];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [122];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [123];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [124];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [125];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [126];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [127];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [66];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [83];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [84];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [85];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [86];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [87];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [88];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [89];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [91];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [92];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [93];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [94];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [95];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [96];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [97];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/debug_data [135];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dq_rising_all [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dq_rising_all [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [64];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [65];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [66];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [67];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [68];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [69];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [70];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [71];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [72];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [73];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [74];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [75];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [76];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [77];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [78];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [79];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [80];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [81];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [82];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [83];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [84];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [85];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [86];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [87];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [88];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [89];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [90];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [91];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [92];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [93];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [94];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [95];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [96];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [97];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [98];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [99];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [100];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [101];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [102];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [103];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [104];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [105];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [106];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [107];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [108];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [109];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [110];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [111];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [112];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [113];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [114];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [115];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [116];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [117];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [118];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [119];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [120];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [121];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [122];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [123];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [124];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [125];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [126];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [127];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_valid [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/dqs_read_valid [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb4 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [64];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [65];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644_alias [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N663 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N648 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [67];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [68];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_raddr [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_raddr [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_raddr [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_waddr [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_waddr [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_waddr [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddr3/debug_data [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddr3/debug_data [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb4 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/u_ddr3/debug_data [69];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/u_ddr3/debug_data [70];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/u_ddr3/debug_data [71];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/u_ddr3/debug_data [72];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [127];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [128];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [129];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [130];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [131];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [132];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [133];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/u_ddr3/debug_data [134];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N663 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [82];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [90];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [98];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [99];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [100];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [101];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [102];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [103];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [104];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [105];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [106];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [107];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [108];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [109];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [110];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [111];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [112];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [113];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [114];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/u_ddr3/debug_data_alias [115];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [8];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [16];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [24];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [32];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [40];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [56];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [9];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [10];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [11];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [12];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [13];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [14];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [15];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [17];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [18];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [19];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [20];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [21];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [22];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [23];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [25];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [26];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [27];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [28];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [29];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [30];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [31];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [33];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [34];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [35];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [36];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [37];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [38];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [39];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [41];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [42];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [43];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [44];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [45];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [46];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [47];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [57];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [58];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [59];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [60];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [61];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [62];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [63];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [48];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [49];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [50];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [51];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [52];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [53];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [54];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [55];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_raddr [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_raddr [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_raddr [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_waddr [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_waddr [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_waddr [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddr3/debug_data_alias [74];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddr3/debug_data_alias [75];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddr3/debug_data_alias [136];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddr3/debug_data_alias [137];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [3];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [4];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [5];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [6];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [7];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/padt_ca [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/padt_ca [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/padt_ca [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/padt_del_ca [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/padt_del_ca [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/padt_del_ca [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/pll_lock_tmp [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/pll_lock_tmp [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/sample_done_all [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/sample_done_all [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/wclk_ca [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/wclk_ca [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/wclk_ca [2];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/wclk_del_ca [0];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/wclk_del_ca [1];
u_ddr3/u_ddrphy_top/ddrphy_slice_top/wclk_del_ca [2];
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt [0];
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt [1];
u_ddr3/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt [2];
u_ddr3/u_ddrphy_top/debug_data [11];
u_ddr3/u_ddrphy_top/debug_data [12];
u_ddr3/u_ddrphy_top/debug_data [47];
u_ddr3/u_ddrphy_top/debug_data [80];
u_ddr3/u_ddrphy_top/debug_data [81];
u_ddr3/u_ddrphy_top/debug_data [116];
u_ddr3/u_ddrphy_top/mc_wl [0];
u_ddr3/u_ddrphy_top/mc_wl [1];
u_ddr3/u_ddrphy_top/mc_wl [3];
u_ddr3/u_ddrphy_top/mr0 [0];
u_ddr3/u_ddrphy_top/mr0 [1];
u_ddr3/u_ddrphy_top/mr0 [2];
u_ddr3/u_ddrphy_top/mr0 [3];
u_ddr3/u_ddrphy_top/mr0 [4];
u_ddr3/u_ddrphy_top/mr0 [5];
u_ddr3/u_ddrphy_top/mr0 [6];
u_ddr3/u_ddrphy_top/mr0 [7];
u_ddr3/u_ddrphy_top/mr0 [8];
u_ddr3/u_ddrphy_top/mr0 [9];
u_ddr3/u_ddrphy_top/mr0 [10];
u_ddr3/u_ddrphy_top/mr0 [11];
u_ddr3/u_ddrphy_top/mr0 [12];
u_ddr3/u_ddrphy_top/mr0 [13];
u_ddr3/u_ddrphy_top/mr0 [14];
u_ddr3/u_ddrphy_top/mr1 [0];
u_ddr3/u_ddrphy_top/mr1 [1];
u_ddr3/u_ddrphy_top/mr1 [2];
u_ddr3/u_ddrphy_top/mr1 [3];
u_ddr3/u_ddrphy_top/mr1 [4];
u_ddr3/u_ddrphy_top/mr1 [5];
u_ddr3/u_ddrphy_top/mr1 [6];
u_ddr3/u_ddrphy_top/mr1 [7];
u_ddr3/u_ddrphy_top/mr1 [8];
u_ddr3/u_ddrphy_top/mr1 [9];
u_ddr3/u_ddrphy_top/mr1 [10];
u_ddr3/u_ddrphy_top/mr1 [11];
u_ddr3/u_ddrphy_top/mr1 [12];
u_ddr3/u_ddrphy_top/mr1 [13];
u_ddr3/u_ddrphy_top/mr1 [14];
u_ddr3/u_ddrphy_top/mr2 [0];
u_ddr3/u_ddrphy_top/mr2 [1];
u_ddr3/u_ddrphy_top/mr2 [2];
u_ddr3/u_ddrphy_top/mr2 [3];
u_ddr3/u_ddrphy_top/mr2 [4];
u_ddr3/u_ddrphy_top/mr2 [5];
u_ddr3/u_ddrphy_top/mr2 [6];
u_ddr3/u_ddrphy_top/mr2 [7];
u_ddr3/u_ddrphy_top/mr2 [8];
u_ddr3/u_ddrphy_top/mr2 [9];
u_ddr3/u_ddrphy_top/mr2 [10];
u_ddr3/u_ddrphy_top/mr2 [11];
u_ddr3/u_ddrphy_top/mr2 [12];
u_ddr3/u_ddrphy_top/mr2 [13];
u_ddr3/u_ddrphy_top/mr2 [14];
u_ddr3/u_ddrphy_top/mr3 [0];
u_ddr3/u_ddrphy_top/mr3 [1];
u_ddr3/u_ddrphy_top/mr3 [2];
u_ddr3/u_ddrphy_top/mr3 [3];
u_ddr3/u_ddrphy_top/mr3 [4];
u_ddr3/u_ddrphy_top/mr3 [5];
u_ddr3/u_ddrphy_top/mr3 [6];
u_ddr3/u_ddrphy_top/mr3 [7];
u_ddr3/u_ddrphy_top/mr3 [8];
u_ddr3/u_ddrphy_top/mr3 [9];
u_ddr3/u_ddrphy_top/mr3 [10];
u_ddr3/u_ddrphy_top/mr3 [11];
u_ddr3/u_ddrphy_top/mr3 [12];
u_ddr3/u_ddrphy_top/mr3 [13];
u_ddr3/u_ddrphy_top/mr3 [14];
u_ddr3/u_ddrphy_top/phy_addr [0];
u_ddr3/u_ddrphy_top/phy_addr [1];
u_ddr3/u_ddrphy_top/phy_addr [2];
u_ddr3/u_ddrphy_top/phy_addr [3];
u_ddr3/u_ddrphy_top/phy_addr [4];
u_ddr3/u_ddrphy_top/phy_addr [5];
u_ddr3/u_ddrphy_top/phy_addr [6];
u_ddr3/u_ddrphy_top/phy_addr [7];
u_ddr3/u_ddrphy_top/phy_addr [8];
u_ddr3/u_ddrphy_top/phy_addr [9];
u_ddr3/u_ddrphy_top/phy_addr [10];
u_ddr3/u_ddrphy_top/phy_addr [11];
u_ddr3/u_ddrphy_top/phy_addr [12];
u_ddr3/u_ddrphy_top/phy_addr [13];
u_ddr3/u_ddrphy_top/phy_addr [14];
u_ddr3/u_ddrphy_top/phy_addr [30];
u_ddr3/u_ddrphy_top/phy_addr [31];
u_ddr3/u_ddrphy_top/phy_addr [33];
u_ddr3/u_ddrphy_top/phy_addr [34];
u_ddr3/u_ddrphy_top/phy_addr [35];
u_ddr3/u_ddrphy_top/phy_addr [36];
u_ddr3/u_ddrphy_top/phy_addr [37];
u_ddr3/u_ddrphy_top/phy_addr [38];
u_ddr3/u_ddrphy_top/phy_addr [39];
u_ddr3/u_ddrphy_top/phy_addr [40];
u_ddr3/u_ddrphy_top/phy_ba [0];
u_ddr3/u_ddrphy_top/phy_ba [1];
u_ddr3/u_ddrphy_top/phy_ba [2];
u_ddr3/u_ddrphy_top/phy_ba [6];
u_ddr3/u_ddrphy_top/phy_ba [7];
u_ddr3/u_ddrphy_top/phy_ba [8];
u_ddr3/u_ddrphy_top/phy_cas_n [0];
u_ddr3/u_ddrphy_top/phy_cas_n [2];
u_ddr3/u_ddrphy_top/phy_cke [0];
u_ddr3/u_ddrphy_top/phy_cs_n [0];
u_ddr3/u_ddrphy_top/phy_cs_n [2];
u_ddr3/u_ddrphy_top/phy_odt [0];
u_ddr3/u_ddrphy_top/phy_odt [2];
u_ddr3/u_ddrphy_top/phy_ras_n [0];
u_ddr3/u_ddrphy_top/phy_ras_n [2];
u_ddr3/u_ddrphy_top/phy_we_n [0];
u_ddr3/u_ddrphy_top/phy_we_n [2];
u_ddr3/u_ddrphy_top/phy_wrdata [0];
u_ddr3/u_ddrphy_top/phy_wrdata [1];
u_ddr3/u_ddrphy_top/phy_wrdata [2];
u_ddr3/u_ddrphy_top/phy_wrdata [3];
u_ddr3/u_ddrphy_top/phy_wrdata [4];
u_ddr3/u_ddrphy_top/phy_wrdata [5];
u_ddr3/u_ddrphy_top/phy_wrdata [6];
u_ddr3/u_ddrphy_top/phy_wrdata [7];
u_ddr3/u_ddrphy_top/phy_wrdata [8];
u_ddr3/u_ddrphy_top/phy_wrdata [9];
u_ddr3/u_ddrphy_top/phy_wrdata [10];
u_ddr3/u_ddrphy_top/phy_wrdata [11];
u_ddr3/u_ddrphy_top/phy_wrdata [12];
u_ddr3/u_ddrphy_top/phy_wrdata [13];
u_ddr3/u_ddrphy_top/phy_wrdata [14];
u_ddr3/u_ddrphy_top/phy_wrdata [15];
u_ddr3/u_ddrphy_top/phy_wrdata [16];
u_ddr3/u_ddrphy_top/phy_wrdata [17];
u_ddr3/u_ddrphy_top/phy_wrdata [18];
u_ddr3/u_ddrphy_top/phy_wrdata [19];
u_ddr3/u_ddrphy_top/phy_wrdata [20];
u_ddr3/u_ddrphy_top/phy_wrdata [21];
u_ddr3/u_ddrphy_top/phy_wrdata [22];
u_ddr3/u_ddrphy_top/phy_wrdata [23];
u_ddr3/u_ddrphy_top/phy_wrdata [24];
u_ddr3/u_ddrphy_top/phy_wrdata [25];
u_ddr3/u_ddrphy_top/phy_wrdata [26];
u_ddr3/u_ddrphy_top/phy_wrdata [27];
u_ddr3/u_ddrphy_top/phy_wrdata [28];
u_ddr3/u_ddrphy_top/phy_wrdata [29];
u_ddr3/u_ddrphy_top/phy_wrdata [30];
u_ddr3/u_ddrphy_top/phy_wrdata [31];
u_ddr3/u_ddrphy_top/phy_wrdata [32];
u_ddr3/u_ddrphy_top/phy_wrdata [33];
u_ddr3/u_ddrphy_top/phy_wrdata [34];
u_ddr3/u_ddrphy_top/phy_wrdata [35];
u_ddr3/u_ddrphy_top/phy_wrdata [36];
u_ddr3/u_ddrphy_top/phy_wrdata [37];
u_ddr3/u_ddrphy_top/phy_wrdata [38];
u_ddr3/u_ddrphy_top/phy_wrdata [39];
u_ddr3/u_ddrphy_top/phy_wrdata [40];
u_ddr3/u_ddrphy_top/phy_wrdata [41];
u_ddr3/u_ddrphy_top/phy_wrdata [42];
u_ddr3/u_ddrphy_top/phy_wrdata [43];
u_ddr3/u_ddrphy_top/phy_wrdata [44];
u_ddr3/u_ddrphy_top/phy_wrdata [45];
u_ddr3/u_ddrphy_top/phy_wrdata [46];
u_ddr3/u_ddrphy_top/phy_wrdata [47];
u_ddr3/u_ddrphy_top/phy_wrdata [48];
u_ddr3/u_ddrphy_top/phy_wrdata [49];
u_ddr3/u_ddrphy_top/phy_wrdata [50];
u_ddr3/u_ddrphy_top/phy_wrdata [51];
u_ddr3/u_ddrphy_top/phy_wrdata [52];
u_ddr3/u_ddrphy_top/phy_wrdata [53];
u_ddr3/u_ddrphy_top/phy_wrdata [54];
u_ddr3/u_ddrphy_top/phy_wrdata [55];
u_ddr3/u_ddrphy_top/phy_wrdata [56];
u_ddr3/u_ddrphy_top/phy_wrdata [57];
u_ddr3/u_ddrphy_top/phy_wrdata [58];
u_ddr3/u_ddrphy_top/phy_wrdata [59];
u_ddr3/u_ddrphy_top/phy_wrdata [60];
u_ddr3/u_ddrphy_top/phy_wrdata [61];
u_ddr3/u_ddrphy_top/phy_wrdata [62];
u_ddr3/u_ddrphy_top/phy_wrdata [63];
u_ddr3/u_ddrphy_top/phy_wrdata [64];
u_ddr3/u_ddrphy_top/phy_wrdata [65];
u_ddr3/u_ddrphy_top/phy_wrdata [66];
u_ddr3/u_ddrphy_top/phy_wrdata [67];
u_ddr3/u_ddrphy_top/phy_wrdata [68];
u_ddr3/u_ddrphy_top/phy_wrdata [69];
u_ddr3/u_ddrphy_top/phy_wrdata [70];
u_ddr3/u_ddrphy_top/phy_wrdata [71];
u_ddr3/u_ddrphy_top/phy_wrdata [72];
u_ddr3/u_ddrphy_top/phy_wrdata [73];
u_ddr3/u_ddrphy_top/phy_wrdata [74];
u_ddr3/u_ddrphy_top/phy_wrdata [75];
u_ddr3/u_ddrphy_top/phy_wrdata [76];
u_ddr3/u_ddrphy_top/phy_wrdata [77];
u_ddr3/u_ddrphy_top/phy_wrdata [78];
u_ddr3/u_ddrphy_top/phy_wrdata [79];
u_ddr3/u_ddrphy_top/phy_wrdata [80];
u_ddr3/u_ddrphy_top/phy_wrdata [81];
u_ddr3/u_ddrphy_top/phy_wrdata [82];
u_ddr3/u_ddrphy_top/phy_wrdata [83];
u_ddr3/u_ddrphy_top/phy_wrdata [84];
u_ddr3/u_ddrphy_top/phy_wrdata [85];
u_ddr3/u_ddrphy_top/phy_wrdata [86];
u_ddr3/u_ddrphy_top/phy_wrdata [87];
u_ddr3/u_ddrphy_top/phy_wrdata [88];
u_ddr3/u_ddrphy_top/phy_wrdata [89];
u_ddr3/u_ddrphy_top/phy_wrdata [90];
u_ddr3/u_ddrphy_top/phy_wrdata [91];
u_ddr3/u_ddrphy_top/phy_wrdata [92];
u_ddr3/u_ddrphy_top/phy_wrdata [93];
u_ddr3/u_ddrphy_top/phy_wrdata [94];
u_ddr3/u_ddrphy_top/phy_wrdata [95];
u_ddr3/u_ddrphy_top/phy_wrdata [96];
u_ddr3/u_ddrphy_top/phy_wrdata [97];
u_ddr3/u_ddrphy_top/phy_wrdata [98];
u_ddr3/u_ddrphy_top/phy_wrdata [99];
u_ddr3/u_ddrphy_top/phy_wrdata [100];
u_ddr3/u_ddrphy_top/phy_wrdata [101];
u_ddr3/u_ddrphy_top/phy_wrdata [102];
u_ddr3/u_ddrphy_top/phy_wrdata [103];
u_ddr3/u_ddrphy_top/phy_wrdata [104];
u_ddr3/u_ddrphy_top/phy_wrdata [105];
u_ddr3/u_ddrphy_top/phy_wrdata [106];
u_ddr3/u_ddrphy_top/phy_wrdata [107];
u_ddr3/u_ddrphy_top/phy_wrdata [108];
u_ddr3/u_ddrphy_top/phy_wrdata [109];
u_ddr3/u_ddrphy_top/phy_wrdata [110];
u_ddr3/u_ddrphy_top/phy_wrdata [111];
u_ddr3/u_ddrphy_top/phy_wrdata_en [0];
u_ddr3/u_ddrphy_top/phy_wrdata_en [1];
u_ddr3/u_ddrphy_top/phy_wrdata_en [2];
u_ddr3/u_ddrphy_top/phy_wrdata_en [3];
u_ddr3/u_ddrphy_top/phy_wrdata_mask [0];
u_ddr3/u_ddrphy_top/phy_wrdata_mask [4];
u_ddr3/u_ddrphy_top/phy_wrdata_mask [12];
u_ddr3/u_ddrphy_top/read_cmd [0];
u_ddr3/u_ddrphy_top/read_cmd [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d [3];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt [0];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt [0];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [0];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [3];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [4];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [5];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [6];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [7];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [8];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [9];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [0];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [3];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [4];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d [3];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_dps_done_d [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [0];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [1];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [2];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [3];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [4];
u_ddr3/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [5];
u_ddr3/u_ddrphy_top/wrcal_move_en [0];
u_ddr3/u_ddrphy_top/wrcal_move_en [1];
u_ddr3/u_ddrphy_top/write_calibration [0];
u_ddr3/u_ddrphy_top/write_calibration [1];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [0];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [1];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [2];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [3];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [4];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [5];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [6];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [7];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [8];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [9];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [10];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [11];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [12];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [13];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_l [14];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [0];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [3];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [4];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [5];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [6];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [7];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [8];
u_ddr3/u_ips_ddrc_top/calib_norm_addr_m [9];
u_ddr3/u_ips_ddrc_top/calib_norm_baddr_l [0];
u_ddr3/u_ips_ddrc_top/calib_norm_baddr_l [1];
u_ddr3/u_ips_ddrc_top/calib_norm_baddr_l [2];
u_ddr3/u_ips_ddrc_top/calib_norm_baddr_m [0];
u_ddr3/u_ips_ddrc_top/calib_norm_baddr_m [1];
u_ddr3/u_ips_ddrc_top/calib_norm_baddr_m [2];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [0];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [1];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [2];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [3];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [4];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [5];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [6];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_l [7];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [0];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [1];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [2];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [3];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [4];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [6];
u_ddr3/u_ips_ddrc_top/calib_norm_cmd_m [7];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [3];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [4];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [5];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [6];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [7];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [8];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [9];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [10];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [11];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [12];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [13];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [14];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [15];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [16];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [17];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [18];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [19];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [20];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [21];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [22];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [23];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [24];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [25];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [26];
u_ddr3/u_ips_ddrc_top/dcd_wr_addr [27];
u_ddr3/u_ips_ddrc_top/dcd_wr_cmd [0];
u_ddr3/u_ips_ddrc_top/dcd_wr_cmd [1];
u_ddr3/u_ips_ddrc_top/dcd_wr_cmd [2];
u_ddr3/u_ips_ddrc_top/dcd_wr_cmd [3];
u_ddr3/u_ips_ddrc_top/dcd_wr_id [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_id [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_len [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_len [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_len [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/dec_len [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162 [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162 [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N499 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [28];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [29];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [30];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [31];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [32];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [38];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [39];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [40];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [41];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [42];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [28];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [29];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [30];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [31];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [32];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [38];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [39];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [40];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [41];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [42];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/w_cnt_init0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [28];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [29];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [30];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [31];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [32];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [38];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [39];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [40];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [41];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [42];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/start [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/start [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/start [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/nb1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/nb1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/nb1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/nb1 [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1_alias [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1_alias [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [28];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [29];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [30];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [31];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [32];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [38];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [39];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [40];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [41];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [42];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [28];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [29];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [30];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [31];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [32];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [38];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [39];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [40];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [41];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [42];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [5];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [6];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [7];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [8];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [9];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [10];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [11];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [12];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [13];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [14];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [15];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [16];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [17];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [18];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [19];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [20];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [21];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [22];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [23];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [24];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [25];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [26];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [27];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [0];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [1];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [2];
u_ddr3/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [3];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N748 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/N2217 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [1];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [2];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [3];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [4];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [5];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [6];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [7];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [8];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [9];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [10];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [11];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [12];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [13];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [14];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [15];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [16];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [18];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [19];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [20];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [21];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [22];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [23];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [24];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [25];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [1];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [2];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [3];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [4];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [5];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_cas_n [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_cas_n [1];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_cs_n [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg_1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_ras_n [0];
u_ddr3/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_we_n [1];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/data_out [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [0];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [1];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [3];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [5];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [0];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [1];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [2];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [3];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [5];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.co [0];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.co [2];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [5];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [5];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N185.co [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/data_out [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/data_out [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/data_out [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/data_out [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/data_out [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [15];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [16];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [17];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [18];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [19];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [20];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [21];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [22];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [23];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [24];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [25];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [26];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [27];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [28];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [29];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [30];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [31];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [32];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [33];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [34];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [35];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [37];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [15];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [16];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [17];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [18];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [19];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [20];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [21];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [22];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [23];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [24];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [25];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [26];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [27];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [28];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [29];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [30];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [31];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [32];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [33];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [34];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [35];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [37];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/next_len [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/next_len [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/next_len [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [15];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [16];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [17];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [18];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [19];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [20];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [21];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [22];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [23];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [24];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [25];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [26];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [27];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_id [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_len [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_len [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/pre_len [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [15];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [16];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [17];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [20];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [21];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [22];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [23];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [24];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [25];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [26];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [27];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [28];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [29];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [30];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [31];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [32];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [33];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [34];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [35];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [37];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [38];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [39];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [40];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [41];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [42];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [43];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [44];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [45];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [46];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [47];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [48];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [49];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [50];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [51];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [52];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [53];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [54];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [0];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [1];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [2];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [15];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [16];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [17];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [20];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [21];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [22];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [23];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [24];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [25];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [26];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [27];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [28];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [29];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [30];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [31];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [32];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [33];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [34];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [35];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [37];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [38];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [39];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [40];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [41];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [42];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [43];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [44];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [45];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [46];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [47];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [48];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [49];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [50];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [51];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [52];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [53];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [54];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [4];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [5];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [6];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [7];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [8];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [9];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [10];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [11];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [12];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [13];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [14];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [15];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [16];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [17];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [18];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [19];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [20];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [21];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [22];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [23];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [24];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [25];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [26];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_addr [27];
u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/ui_len [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/data_out [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/data_out [1];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [1];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [2];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [4];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [1];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [2];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [3];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext [3];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [3];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [64];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [65];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [66];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [67];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [68];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [69];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [70];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [71];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [72];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [73];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [74];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [75];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [76];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [77];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [78];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [79];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [80];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [81];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [82];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [83];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [84];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [85];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [86];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [87];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [88];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [89];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [90];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [91];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [92];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [93];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [94];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [95];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [96];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [97];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [98];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [99];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [100];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [101];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [102];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [103];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [104];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [105];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [106];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [107];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [108];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [109];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [110];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [111];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [112];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [113];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [114];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [115];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [116];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [117];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [118];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [119];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [120];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [121];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [122];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [123];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [124];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [125];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [126];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [127];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en [2];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/wr_strb [0];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/wr_strb [4];
u_ddr3/u_ips_ddrc_top/mcdq_wdatapath/wr_strb [12];
u_ddr3/u_ips_ddrc_top/norm_addr_l [0];
u_ddr3/u_ips_ddrc_top/norm_addr_l [1];
u_ddr3/u_ips_ddrc_top/norm_addr_l [2];
u_ddr3/u_ips_ddrc_top/norm_addr_l [3];
u_ddr3/u_ips_ddrc_top/norm_addr_l [4];
u_ddr3/u_ips_ddrc_top/norm_addr_l [5];
u_ddr3/u_ips_ddrc_top/norm_addr_l [6];
u_ddr3/u_ips_ddrc_top/norm_addr_l [7];
u_ddr3/u_ips_ddrc_top/norm_addr_l [8];
u_ddr3/u_ips_ddrc_top/norm_addr_l [9];
u_ddr3/u_ips_ddrc_top/norm_addr_l [10];
u_ddr3/u_ips_ddrc_top/norm_addr_l [11];
u_ddr3/u_ips_ddrc_top/norm_addr_l [12];
u_ddr3/u_ips_ddrc_top/norm_addr_l [13];
u_ddr3/u_ips_ddrc_top/norm_addr_l [14];
u_ddr3/u_ips_ddrc_top/norm_addr_m [0];
u_ddr3/u_ips_ddrc_top/norm_addr_m [3];
u_ddr3/u_ips_ddrc_top/norm_addr_m [4];
u_ddr3/u_ips_ddrc_top/norm_addr_m [5];
u_ddr3/u_ips_ddrc_top/norm_addr_m [6];
u_ddr3/u_ips_ddrc_top/norm_addr_m [7];
u_ddr3/u_ips_ddrc_top/norm_addr_m [8];
u_ddr3/u_ips_ddrc_top/norm_addr_m [9];
u_ddr3/u_ips_ddrc_top/norm_baddr_l [0];
u_ddr3/u_ips_ddrc_top/norm_baddr_l [1];
u_ddr3/u_ips_ddrc_top/norm_baddr_l [2];
u_ddr3/u_ips_ddrc_top/norm_baddr_m [0];
u_ddr3/u_ips_ddrc_top/norm_baddr_m [1];
u_ddr3/u_ips_ddrc_top/norm_baddr_m [2];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [0];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [1];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [2];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [3];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [4];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [5];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [6];
u_ddr3/u_ips_ddrc_top/norm_cmd_l [7];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [0];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [1];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [2];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [3];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [4];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [6];
u_ddr3/u_ips_ddrc_top/norm_cmd_m [7];
u_ddr3/u_ips_ddrc_top/user_addr [10];
u_ddr3/u_ips_ddrc_top/user_addr [11];
u_ddr3/u_ips_ddrc_top/user_addr [12];
u_ips2l_pcie_dma/bar0_rd_addr [0];
u_ips2l_pcie_dma/bar0_rd_addr [1];
u_ips2l_pcie_dma/bar0_rd_addr [2];
u_ips2l_pcie_dma/bar0_rd_addr [3];
u_ips2l_pcie_dma/bar0_rd_addr [4];
u_ips2l_pcie_dma/bar0_rd_addr [5];
u_ips2l_pcie_dma/bar0_rd_addr [6];
u_ips2l_pcie_dma/bar0_rd_addr [7];
u_ips2l_pcie_dma/bar0_rd_addr [8];
u_ips2l_pcie_dma/bar0_rd_addr [9];
u_ips2l_pcie_dma/bar0_rd_addr [10];
u_ips2l_pcie_dma/bar0_rd_addr [11];
u_ips2l_pcie_dma/bar0_rd_data [0];
u_ips2l_pcie_dma/bar0_rd_data [1];
u_ips2l_pcie_dma/bar0_rd_data [2];
u_ips2l_pcie_dma/bar0_rd_data [3];
u_ips2l_pcie_dma/bar0_rd_data [4];
u_ips2l_pcie_dma/bar0_rd_data [5];
u_ips2l_pcie_dma/bar0_rd_data [6];
u_ips2l_pcie_dma/bar0_rd_data [7];
u_ips2l_pcie_dma/bar0_rd_data [8];
u_ips2l_pcie_dma/bar0_rd_data [9];
u_ips2l_pcie_dma/bar0_rd_data [10];
u_ips2l_pcie_dma/bar0_rd_data [11];
u_ips2l_pcie_dma/bar0_rd_data [12];
u_ips2l_pcie_dma/bar0_rd_data [13];
u_ips2l_pcie_dma/bar0_rd_data [14];
u_ips2l_pcie_dma/bar0_rd_data [15];
u_ips2l_pcie_dma/bar0_rd_data [16];
u_ips2l_pcie_dma/bar0_rd_data [17];
u_ips2l_pcie_dma/bar0_rd_data [18];
u_ips2l_pcie_dma/bar0_rd_data [19];
u_ips2l_pcie_dma/bar0_rd_data [20];
u_ips2l_pcie_dma/bar0_rd_data [21];
u_ips2l_pcie_dma/bar0_rd_data [22];
u_ips2l_pcie_dma/bar0_rd_data [23];
u_ips2l_pcie_dma/bar0_rd_data [24];
u_ips2l_pcie_dma/bar0_rd_data [25];
u_ips2l_pcie_dma/bar0_rd_data [26];
u_ips2l_pcie_dma/bar0_rd_data [27];
u_ips2l_pcie_dma/bar0_rd_data [28];
u_ips2l_pcie_dma/bar0_rd_data [29];
u_ips2l_pcie_dma/bar0_rd_data [30];
u_ips2l_pcie_dma/bar0_rd_data [31];
u_ips2l_pcie_dma/bar0_rd_data [32];
u_ips2l_pcie_dma/bar0_rd_data [33];
u_ips2l_pcie_dma/bar0_rd_data [34];
u_ips2l_pcie_dma/bar0_rd_data [35];
u_ips2l_pcie_dma/bar0_rd_data [36];
u_ips2l_pcie_dma/bar0_rd_data [37];
u_ips2l_pcie_dma/bar0_rd_data [38];
u_ips2l_pcie_dma/bar0_rd_data [39];
u_ips2l_pcie_dma/bar0_rd_data [40];
u_ips2l_pcie_dma/bar0_rd_data [41];
u_ips2l_pcie_dma/bar0_rd_data [42];
u_ips2l_pcie_dma/bar0_rd_data [43];
u_ips2l_pcie_dma/bar0_rd_data [44];
u_ips2l_pcie_dma/bar0_rd_data [45];
u_ips2l_pcie_dma/bar0_rd_data [46];
u_ips2l_pcie_dma/bar0_rd_data [47];
u_ips2l_pcie_dma/bar0_rd_data [48];
u_ips2l_pcie_dma/bar0_rd_data [49];
u_ips2l_pcie_dma/bar0_rd_data [50];
u_ips2l_pcie_dma/bar0_rd_data [51];
u_ips2l_pcie_dma/bar0_rd_data [52];
u_ips2l_pcie_dma/bar0_rd_data [53];
u_ips2l_pcie_dma/bar0_rd_data [54];
u_ips2l_pcie_dma/bar0_rd_data [55];
u_ips2l_pcie_dma/bar0_rd_data [56];
u_ips2l_pcie_dma/bar0_rd_data [57];
u_ips2l_pcie_dma/bar0_rd_data [58];
u_ips2l_pcie_dma/bar0_rd_data [59];
u_ips2l_pcie_dma/bar0_rd_data [60];
u_ips2l_pcie_dma/bar0_rd_data [61];
u_ips2l_pcie_dma/bar0_rd_data [62];
u_ips2l_pcie_dma/bar0_rd_data [63];
u_ips2l_pcie_dma/bar0_rd_data [64];
u_ips2l_pcie_dma/bar0_rd_data [65];
u_ips2l_pcie_dma/bar0_rd_data [66];
u_ips2l_pcie_dma/bar0_rd_data [67];
u_ips2l_pcie_dma/bar0_rd_data [68];
u_ips2l_pcie_dma/bar0_rd_data [69];
u_ips2l_pcie_dma/bar0_rd_data [70];
u_ips2l_pcie_dma/bar0_rd_data [71];
u_ips2l_pcie_dma/bar0_rd_data [72];
u_ips2l_pcie_dma/bar0_rd_data [73];
u_ips2l_pcie_dma/bar0_rd_data [74];
u_ips2l_pcie_dma/bar0_rd_data [75];
u_ips2l_pcie_dma/bar0_rd_data [76];
u_ips2l_pcie_dma/bar0_rd_data [77];
u_ips2l_pcie_dma/bar0_rd_data [78];
u_ips2l_pcie_dma/bar0_rd_data [79];
u_ips2l_pcie_dma/bar0_rd_data [80];
u_ips2l_pcie_dma/bar0_rd_data [81];
u_ips2l_pcie_dma/bar0_rd_data [82];
u_ips2l_pcie_dma/bar0_rd_data [83];
u_ips2l_pcie_dma/bar0_rd_data [84];
u_ips2l_pcie_dma/bar0_rd_data [85];
u_ips2l_pcie_dma/bar0_rd_data [86];
u_ips2l_pcie_dma/bar0_rd_data [87];
u_ips2l_pcie_dma/bar0_rd_data [88];
u_ips2l_pcie_dma/bar0_rd_data [89];
u_ips2l_pcie_dma/bar0_rd_data [90];
u_ips2l_pcie_dma/bar0_rd_data [91];
u_ips2l_pcie_dma/bar0_rd_data [92];
u_ips2l_pcie_dma/bar0_rd_data [93];
u_ips2l_pcie_dma/bar0_rd_data [94];
u_ips2l_pcie_dma/bar0_rd_data [95];
u_ips2l_pcie_dma/bar2_rd_addr [0];
u_ips2l_pcie_dma/bar2_rd_addr [1];
u_ips2l_pcie_dma/bar2_rd_addr [2];
u_ips2l_pcie_dma/bar2_rd_addr [3];
u_ips2l_pcie_dma/bar2_rd_addr [4];
u_ips2l_pcie_dma/bar2_rd_addr [5];
u_ips2l_pcie_dma/bar2_rd_addr [6];
u_ips2l_pcie_dma/bar2_rd_addr [7];
u_ips2l_pcie_dma/bar2_rd_addr [8];
u_ips2l_pcie_dma/bar2_rd_addr [9];
u_ips2l_pcie_dma/bar2_rd_addr [10];
u_ips2l_pcie_dma/bar2_rd_addr [11];
u_ips2l_pcie_dma/bar2_rd_data [0];
u_ips2l_pcie_dma/bar2_rd_data [1];
u_ips2l_pcie_dma/bar2_rd_data [2];
u_ips2l_pcie_dma/bar2_rd_data [3];
u_ips2l_pcie_dma/bar2_rd_data [4];
u_ips2l_pcie_dma/bar2_rd_data [5];
u_ips2l_pcie_dma/bar2_rd_data [6];
u_ips2l_pcie_dma/bar2_rd_data [7];
u_ips2l_pcie_dma/bar2_rd_data [8];
u_ips2l_pcie_dma/bar2_rd_data [9];
u_ips2l_pcie_dma/bar2_rd_data [10];
u_ips2l_pcie_dma/bar2_rd_data [11];
u_ips2l_pcie_dma/bar2_rd_data [12];
u_ips2l_pcie_dma/bar2_rd_data [13];
u_ips2l_pcie_dma/bar2_rd_data [14];
u_ips2l_pcie_dma/bar2_rd_data [15];
u_ips2l_pcie_dma/bar2_rd_data [16];
u_ips2l_pcie_dma/bar2_rd_data [17];
u_ips2l_pcie_dma/bar2_rd_data [18];
u_ips2l_pcie_dma/bar2_rd_data [19];
u_ips2l_pcie_dma/bar2_rd_data [20];
u_ips2l_pcie_dma/bar2_rd_data [21];
u_ips2l_pcie_dma/bar2_rd_data [22];
u_ips2l_pcie_dma/bar2_rd_data [23];
u_ips2l_pcie_dma/bar2_rd_data [24];
u_ips2l_pcie_dma/bar2_rd_data [25];
u_ips2l_pcie_dma/bar2_rd_data [26];
u_ips2l_pcie_dma/bar2_rd_data [27];
u_ips2l_pcie_dma/bar2_rd_data [28];
u_ips2l_pcie_dma/bar2_rd_data [29];
u_ips2l_pcie_dma/bar2_rd_data [30];
u_ips2l_pcie_dma/bar2_rd_data [31];
u_ips2l_pcie_dma/bar2_rd_data [32];
u_ips2l_pcie_dma/bar2_rd_data [33];
u_ips2l_pcie_dma/bar2_rd_data [34];
u_ips2l_pcie_dma/bar2_rd_data [35];
u_ips2l_pcie_dma/bar2_rd_data [36];
u_ips2l_pcie_dma/bar2_rd_data [37];
u_ips2l_pcie_dma/bar2_rd_data [38];
u_ips2l_pcie_dma/bar2_rd_data [39];
u_ips2l_pcie_dma/bar2_rd_data [40];
u_ips2l_pcie_dma/bar2_rd_data [41];
u_ips2l_pcie_dma/bar2_rd_data [42];
u_ips2l_pcie_dma/bar2_rd_data [43];
u_ips2l_pcie_dma/bar2_rd_data [44];
u_ips2l_pcie_dma/bar2_rd_data [45];
u_ips2l_pcie_dma/bar2_rd_data [46];
u_ips2l_pcie_dma/bar2_rd_data [47];
u_ips2l_pcie_dma/bar2_rd_data [48];
u_ips2l_pcie_dma/bar2_rd_data [49];
u_ips2l_pcie_dma/bar2_rd_data [50];
u_ips2l_pcie_dma/bar2_rd_data [51];
u_ips2l_pcie_dma/bar2_rd_data [52];
u_ips2l_pcie_dma/bar2_rd_data [53];
u_ips2l_pcie_dma/bar2_rd_data [54];
u_ips2l_pcie_dma/bar2_rd_data [55];
u_ips2l_pcie_dma/bar2_rd_data [56];
u_ips2l_pcie_dma/bar2_rd_data [57];
u_ips2l_pcie_dma/bar2_rd_data [58];
u_ips2l_pcie_dma/bar2_rd_data [59];
u_ips2l_pcie_dma/bar2_rd_data [60];
u_ips2l_pcie_dma/bar2_rd_data [61];
u_ips2l_pcie_dma/bar2_rd_data [62];
u_ips2l_pcie_dma/bar2_rd_data [63];
u_ips2l_pcie_dma/bar2_rd_data [64];
u_ips2l_pcie_dma/bar2_rd_data [65];
u_ips2l_pcie_dma/bar2_rd_data [66];
u_ips2l_pcie_dma/bar2_rd_data [67];
u_ips2l_pcie_dma/bar2_rd_data [68];
u_ips2l_pcie_dma/bar2_rd_data [69];
u_ips2l_pcie_dma/bar2_rd_data [70];
u_ips2l_pcie_dma/bar2_rd_data [71];
u_ips2l_pcie_dma/bar2_rd_data [72];
u_ips2l_pcie_dma/bar2_rd_data [73];
u_ips2l_pcie_dma/bar2_rd_data [74];
u_ips2l_pcie_dma/bar2_rd_data [75];
u_ips2l_pcie_dma/bar2_rd_data [76];
u_ips2l_pcie_dma/bar2_rd_data [77];
u_ips2l_pcie_dma/bar2_rd_data [78];
u_ips2l_pcie_dma/bar2_rd_data [79];
u_ips2l_pcie_dma/bar2_rd_data [80];
u_ips2l_pcie_dma/bar2_rd_data [81];
u_ips2l_pcie_dma/bar2_rd_data [82];
u_ips2l_pcie_dma/bar2_rd_data [83];
u_ips2l_pcie_dma/bar2_rd_data [84];
u_ips2l_pcie_dma/bar2_rd_data [85];
u_ips2l_pcie_dma/bar2_rd_data [86];
u_ips2l_pcie_dma/bar2_rd_data [87];
u_ips2l_pcie_dma/bar2_rd_data [88];
u_ips2l_pcie_dma/bar2_rd_data [89];
u_ips2l_pcie_dma/bar2_rd_data [90];
u_ips2l_pcie_dma/bar2_rd_data [91];
u_ips2l_pcie_dma/bar2_rd_data [92];
u_ips2l_pcie_dma/bar2_rd_data [93];
u_ips2l_pcie_dma/bar2_rd_data [94];
u_ips2l_pcie_dma/bar2_rd_data [95];
u_ips2l_pcie_dma/cpld_tag [0];
u_ips2l_pcie_dma/cpld_tag [1];
u_ips2l_pcie_dma/cpld_tag [2];
u_ips2l_pcie_dma/cpld_tag [3];
u_ips2l_pcie_dma/cpld_tag [4];
u_ips2l_pcie_dma/cpld_tag [5];
u_ips2l_pcie_dma/cpld_tag [6];
u_ips2l_pcie_dma/cpld_tag [7];
u_ips2l_pcie_dma/mrd_addr [2];
u_ips2l_pcie_dma/mrd_addr [3];
u_ips2l_pcie_dma/mrd_addr [4];
u_ips2l_pcie_dma/mrd_addr [5];
u_ips2l_pcie_dma/mrd_addr [6];
u_ips2l_pcie_dma/mrd_addr [7];
u_ips2l_pcie_dma/mrd_addr [8];
u_ips2l_pcie_dma/mrd_addr [9];
u_ips2l_pcie_dma/mrd_addr [10];
u_ips2l_pcie_dma/mrd_addr [11];
u_ips2l_pcie_dma/mrd_addr [12];
u_ips2l_pcie_dma/mrd_addr [13];
u_ips2l_pcie_dma/mrd_addr [14];
u_ips2l_pcie_dma/mrd_addr [15];
u_ips2l_pcie_dma/mrd_attr [0];
u_ips2l_pcie_dma/mrd_attr [1];
u_ips2l_pcie_dma/mrd_attr [2];
u_ips2l_pcie_dma/mrd_id [0];
u_ips2l_pcie_dma/mrd_id [1];
u_ips2l_pcie_dma/mrd_id [2];
u_ips2l_pcie_dma/mrd_id [3];
u_ips2l_pcie_dma/mrd_id [4];
u_ips2l_pcie_dma/mrd_id [5];
u_ips2l_pcie_dma/mrd_id [6];
u_ips2l_pcie_dma/mrd_id [7];
u_ips2l_pcie_dma/mrd_id [8];
u_ips2l_pcie_dma/mrd_id [9];
u_ips2l_pcie_dma/mrd_id [10];
u_ips2l_pcie_dma/mrd_id [11];
u_ips2l_pcie_dma/mrd_id [12];
u_ips2l_pcie_dma/mrd_id [13];
u_ips2l_pcie_dma/mrd_id [14];
u_ips2l_pcie_dma/mrd_id [15];
u_ips2l_pcie_dma/mrd_length [0];
u_ips2l_pcie_dma/mrd_length [1];
u_ips2l_pcie_dma/mrd_length [2];
u_ips2l_pcie_dma/mrd_length [3];
u_ips2l_pcie_dma/mrd_length [4];
u_ips2l_pcie_dma/mrd_length [5];
u_ips2l_pcie_dma/mrd_length [6];
u_ips2l_pcie_dma/mrd_length [7];
u_ips2l_pcie_dma/mrd_length [8];
u_ips2l_pcie_dma/mrd_length [9];
u_ips2l_pcie_dma/mrd_tag [0];
u_ips2l_pcie_dma/mrd_tag [1];
u_ips2l_pcie_dma/mrd_tag [2];
u_ips2l_pcie_dma/mrd_tag [3];
u_ips2l_pcie_dma/mrd_tag [4];
u_ips2l_pcie_dma/mrd_tag [5];
u_ips2l_pcie_dma/mrd_tag [6];
u_ips2l_pcie_dma/mrd_tag [7];
u_ips2l_pcie_dma/mrd_tc [0];
u_ips2l_pcie_dma/mrd_tc [1];
u_ips2l_pcie_dma/mrd_tc [2];
u_ips2l_pcie_dma/req_addr [2];
u_ips2l_pcie_dma/req_addr [3];
u_ips2l_pcie_dma/req_addr [4];
u_ips2l_pcie_dma/req_addr [5];
u_ips2l_pcie_dma/req_addr [6];
u_ips2l_pcie_dma/req_addr [7];
u_ips2l_pcie_dma/req_addr [8];
u_ips2l_pcie_dma/req_addr [9];
u_ips2l_pcie_dma/req_addr [10];
u_ips2l_pcie_dma/req_addr [11];
u_ips2l_pcie_dma/req_addr [12];
u_ips2l_pcie_dma/req_addr [13];
u_ips2l_pcie_dma/req_addr [14];
u_ips2l_pcie_dma/req_addr [15];
u_ips2l_pcie_dma/req_addr [16];
u_ips2l_pcie_dma/req_addr [17];
u_ips2l_pcie_dma/req_addr [18];
u_ips2l_pcie_dma/req_addr [19];
u_ips2l_pcie_dma/req_addr [20];
u_ips2l_pcie_dma/req_addr [21];
u_ips2l_pcie_dma/req_addr [22];
u_ips2l_pcie_dma/req_addr [23];
u_ips2l_pcie_dma/req_addr [24];
u_ips2l_pcie_dma/req_addr [25];
u_ips2l_pcie_dma/req_addr [26];
u_ips2l_pcie_dma/req_addr [27];
u_ips2l_pcie_dma/req_addr [28];
u_ips2l_pcie_dma/req_addr [29];
u_ips2l_pcie_dma/req_addr [30];
u_ips2l_pcie_dma/req_addr [31];
u_ips2l_pcie_dma/req_addr [32];
u_ips2l_pcie_dma/req_addr [33];
u_ips2l_pcie_dma/req_addr [34];
u_ips2l_pcie_dma/req_addr [35];
u_ips2l_pcie_dma/req_addr [36];
u_ips2l_pcie_dma/req_addr [37];
u_ips2l_pcie_dma/req_addr [38];
u_ips2l_pcie_dma/req_addr [39];
u_ips2l_pcie_dma/req_addr [40];
u_ips2l_pcie_dma/req_addr [41];
u_ips2l_pcie_dma/req_addr [42];
u_ips2l_pcie_dma/req_addr [43];
u_ips2l_pcie_dma/req_addr [44];
u_ips2l_pcie_dma/req_addr [45];
u_ips2l_pcie_dma/req_addr [46];
u_ips2l_pcie_dma/req_addr [47];
u_ips2l_pcie_dma/req_addr [48];
u_ips2l_pcie_dma/req_addr [49];
u_ips2l_pcie_dma/req_addr [50];
u_ips2l_pcie_dma/req_addr [51];
u_ips2l_pcie_dma/req_addr [52];
u_ips2l_pcie_dma/req_addr [53];
u_ips2l_pcie_dma/req_addr [54];
u_ips2l_pcie_dma/req_addr [55];
u_ips2l_pcie_dma/req_addr [56];
u_ips2l_pcie_dma/req_addr [57];
u_ips2l_pcie_dma/req_addr [58];
u_ips2l_pcie_dma/req_addr [59];
u_ips2l_pcie_dma/req_addr [60];
u_ips2l_pcie_dma/req_addr [61];
u_ips2l_pcie_dma/req_addr [62];
u_ips2l_pcie_dma/req_addr [63];
u_ips2l_pcie_dma/req_length [0];
u_ips2l_pcie_dma/req_length [1];
u_ips2l_pcie_dma/req_length [2];
u_ips2l_pcie_dma/req_length [3];
u_ips2l_pcie_dma/req_length [4];
u_ips2l_pcie_dma/req_length [5];
u_ips2l_pcie_dma/req_length [6];
u_ips2l_pcie_dma/req_length [7];
u_ips2l_pcie_dma/req_length [8];
u_ips2l_pcie_dma/req_length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/N233 [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_l_addr [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_reg [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_wr_data [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_byte_en [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar2_wr_data [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar_hit [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/bar_hit [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_byte_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_byte_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_data [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_dw_vld [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_dw_vld [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_dw_vld [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_dw_vld [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_low_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/cpld_low_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [128];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [129];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [130];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [131];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [132];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [133];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [135];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [136];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [137];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [138];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [139];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [140];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [141];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [142];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [144];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [145];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [146];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [147];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [148];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [149];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [150];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [151];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [153];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [154];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [155];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [156];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [157];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [158];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [159];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [160];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [162];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [163];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [164];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [165];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [166];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [167];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [168];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [169];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [171];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [172];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [173];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [174];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [175];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [176];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [177];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [178];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [180];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [181];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [182];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [183];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [184];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [185];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [186];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [187];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [189];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [190];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [191];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [192];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [193];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [194];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [195];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [196];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [198];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [199];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [200];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [201];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [202];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [203];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [204];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [205];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [207];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [208];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [209];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [210];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [211];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [212];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [213];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [214];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [216];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [217];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [218];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [219];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [220];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [221];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [222];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [223];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [225];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [226];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [227];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [228];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [229];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [230];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [231];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [232];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [234];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [235];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [236];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [237];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [238];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [239];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [240];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [241];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [243];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [244];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [245];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [246];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [247];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [248];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [249];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [250];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [252];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [253];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [254];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [255];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [256];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [257];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [258];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [259];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [261];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [262];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [263];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [264];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [265];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [266];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [267];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [268];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [270];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [271];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [272];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [273];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [274];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [275];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [276];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [277];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [279];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [280];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [281];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [282];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [283];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [284];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [285];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [286];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [288];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [289];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [290];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [291];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [292];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [293];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [294];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [295];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [297];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [298];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [299];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [300];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [301];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [302];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [303];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [304];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [306];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [307];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [308];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [309];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [310];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [311];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [312];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [313];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [315];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [316];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [317];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [318];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [319];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [320];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [321];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [322];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [324];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [325];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [326];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [327];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [328];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [329];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [330];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [331];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [333];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [334];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [335];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [336];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [337];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [338];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [339];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [340];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [342];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [343];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [344];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [345];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [346];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [347];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [348];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [349];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [351];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [352];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [353];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [354];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [355];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [356];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [357];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [358];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [360];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [361];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [362];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [363];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [364];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [365];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [366];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [367];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [369];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [370];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [371];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [372];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [373];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [374];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [375];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [376];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [378];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [379];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [380];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [381];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [382];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [383];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [384];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [385];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [387];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [388];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [389];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [390];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [391];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [392];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [393];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [394];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [396];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [397];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [398];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [399];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [400];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [401];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [402];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [403];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [405];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [406];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [407];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [408];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [409];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [410];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [411];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [412];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [414];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [415];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [416];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [417];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [418];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [419];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [420];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [421];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [423];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [424];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [425];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [426];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [427];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [428];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [429];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [430];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [432];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [433];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [434];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [435];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [436];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [437];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [438];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [439];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [441];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [442];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [443];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [444];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [445];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [446];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [447];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [448];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [450];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [451];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [452];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [453];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [454];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [455];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [456];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [457];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [459];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [460];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [461];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [462];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [463];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [464];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [465];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [466];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [468];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [469];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [470];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [471];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [472];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [473];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [474];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [475];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [477];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [478];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [479];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [480];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [481];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [482];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [483];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [484];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [486];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [487];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [488];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [489];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [490];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [491];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [492];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [493];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [495];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [496];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [497];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [498];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [499];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [500];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [501];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [502];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [504];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [505];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [506];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [507];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [508];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [509];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [510];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [511];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [513];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [514];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [515];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [516];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [517];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [518];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [519];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [520];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [522];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [523];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [524];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [525];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [526];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [527];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [528];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [529];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [531];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [532];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [533];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [534];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [535];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [536];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [537];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [538];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [540];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [541];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [542];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [543];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [544];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [545];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [546];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [547];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [549];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [550];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [551];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [552];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [553];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [554];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [555];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [556];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [558];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [559];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [560];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [561];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [562];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [563];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [564];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [565];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [567];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [568];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [569];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [570];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [571];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [572];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [573];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [574];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_sel [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_sel [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [128];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [129];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [130];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [131];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [132];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [133];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [135];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [136];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [137];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [138];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [139];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [140];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [141];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [142];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [144];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [145];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [146];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [147];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [148];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [149];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [150];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [151];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [153];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [154];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [155];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [156];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [157];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [158];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [159];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [160];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [162];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [163];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [164];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [165];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [166];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [167];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [168];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [169];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [171];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [172];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [173];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [174];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [175];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [176];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [177];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [178];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [180];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [181];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [182];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [183];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [184];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [185];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [186];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [187];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [189];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [190];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [191];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [192];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [193];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [194];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [195];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [196];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [198];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [199];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [200];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [201];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [202];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [203];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [204];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [205];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [207];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [208];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [209];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [210];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [211];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [212];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [213];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [214];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [216];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [217];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [218];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [219];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [220];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [221];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [222];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [223];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [225];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [226];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [227];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [228];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [229];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [230];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [231];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [232];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [234];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [235];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [236];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [237];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [238];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [239];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [240];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [241];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [243];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [244];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [245];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [246];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [247];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [248];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [249];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [250];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [252];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [253];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [254];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [255];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [256];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [257];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [258];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [259];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [261];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [262];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [263];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [264];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [265];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [266];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [267];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [268];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [270];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [271];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [272];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [273];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [274];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [275];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [276];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [277];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [279];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [280];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [281];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [282];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [283];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [284];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [285];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [286];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [288];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [289];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [290];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [291];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [292];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [293];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [294];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [295];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [297];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [298];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [299];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [300];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [301];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [302];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [303];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [304];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [306];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [307];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [308];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [309];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [310];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [311];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [312];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [313];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [315];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [316];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [317];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [318];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [319];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [320];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [321];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [322];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [324];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [325];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [326];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [327];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [328];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [329];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [330];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [331];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [333];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [334];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [335];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [336];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [337];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [338];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [339];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [340];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [342];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [343];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [344];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [345];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [346];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [347];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [348];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [349];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [351];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [352];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [353];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [354];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [355];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [356];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [357];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [358];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [360];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [361];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [362];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [363];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [364];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [365];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [366];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [367];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [369];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [370];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [371];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [372];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [373];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [374];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [375];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [376];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [378];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [379];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [380];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [381];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [382];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [383];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [384];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [385];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [387];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [388];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [389];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [390];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [391];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [392];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [393];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [394];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [396];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [397];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [398];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [399];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [400];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [401];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [402];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [403];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [405];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [406];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [407];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [408];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [409];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [410];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [411];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [412];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [414];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [415];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [416];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [417];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [418];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [419];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [420];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [421];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [423];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [424];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [425];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [426];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [427];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [428];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [429];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [430];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [432];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [433];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [434];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [435];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [436];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [437];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [438];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [439];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [441];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [442];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [443];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [444];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [445];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [446];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [447];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [448];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [450];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [451];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [452];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [453];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [454];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [455];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [456];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [457];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [459];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [460];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [461];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [462];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [463];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [464];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [465];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [466];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [468];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [469];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [470];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [471];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [472];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [473];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [474];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [475];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [477];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [478];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [479];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [480];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [481];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [482];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [483];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [484];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [486];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [487];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [488];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [489];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [490];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [491];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [492];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [493];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [495];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [496];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [497];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [498];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [499];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [500];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [501];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [502];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [504];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [505];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [506];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [507];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [508];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [509];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [510];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [511];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [513];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [514];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [515];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [516];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [517];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [518];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [519];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [520];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [522];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [523];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [524];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [525];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [526];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [527];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [528];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [529];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [531];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [532];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [533];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [534];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [535];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [536];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [537];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [538];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [540];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [541];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [542];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [543];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [544];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [545];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [546];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [547];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [549];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [550];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [551];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [552];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [553];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [554];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [555];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [556];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [558];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [559];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [560];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [561];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [562];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [563];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [564];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [565];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [567];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [568];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [569];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [570];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [571];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [572];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [573];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/QB_bus [574];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_sel [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/addr_bus_rd_sel [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar2/U_ipm2l_sdpram_ips2l_pcie_dma_ram/csa_mask [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_data [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_dwbe [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_dwbe [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_dwbe [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/mwr_dwbe [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/cpld_tag_use_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/byte_en_ff [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_ff2 [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_position [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/data_position [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dw_vld [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/dwbe [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/last_dw_position [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/last_dw_position [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/last_dw_position [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/last_dw_position [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/nb0 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/nb0 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/nb1 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_addr [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/wr_dw_cnt_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/multicpld_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/tag_addr_next [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N378 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N388 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N388 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N388 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N398 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N398 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N398 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N408 [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N418 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N483 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N483 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N483 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N483 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/N493 [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tdata_ff [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tkeep_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tuser_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tuser_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/axis_master_tuser_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/state_reg [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/state_reg [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/state_reg [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_addr [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_data [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_data [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N49 [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N63.co [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.co [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N71.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N78_1.co [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5.co [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/attr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/attr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/attr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_req_id [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/cpld_tag [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/data_out [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/first_cpl_offset [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/nb6 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/state_reg [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/state_reg [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/tc [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/tc [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/tc [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/rd_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/rd_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/rd_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/rd_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/rd_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/rd_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/wr_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/wr_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/wr_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/wr_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/wr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/wr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N26.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N29_1.co [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N43.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/N56 [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/cpld_tag [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/max_rd_req_size [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/max_rd_req_size [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/max_rd_req_size [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_addr [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_length_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/mrd_tag [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/state_reg [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mrd_tx_ctrl/state_reg [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N35_1.co [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N60 [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_addr [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/mwr_length [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/state_reg [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/state_reg [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/tag [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_position [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_position [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_shift_out [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/fifo_data_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb1 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb1 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/rd_data_ff [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/shift_data_cnt_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/data_remain_cnt_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/rd_addr [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_position [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_position [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_shift_out [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/fifo_data_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb1 [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb1 [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [10];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [11];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [12];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [13];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [14];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [15];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [16];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [17];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [18];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [19];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [20];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [21];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [22];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [23];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [24];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [25];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [26];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [27];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [28];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [29];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [30];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [31];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [32];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [33];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [34];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [35];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [36];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [37];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [38];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [39];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [40];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [41];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [42];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [43];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [44];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [45];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [46];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [47];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [48];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [49];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [50];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [51];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [52];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [53];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [54];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [55];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [56];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [57];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [58];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [59];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [60];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [61];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [62];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [63];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [64];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [65];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [66];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [67];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [68];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [69];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [70];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [71];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [72];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [73];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [74];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [75];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [76];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [77];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [78];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [79];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [80];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [81];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [82];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [83];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [84];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [85];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [86];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [87];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [88];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [89];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [90];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [91];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [92];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [93];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [94];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [95];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [96];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [97];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [98];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [99];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [100];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [101];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [102];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [103];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [104];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [105];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [106];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [107];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [108];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [109];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [110];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [111];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [112];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [113];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [114];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [115];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [116];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [117];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [118];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [119];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [120];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [121];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [122];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [123];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [124];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [125];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [126];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/rd_data_ff [127];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/shift_data_cnt_ff [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [7];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [8];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/tx_data_cnt [9];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/pgs_pciex4_fifo_ctrl/fifo_cnt [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/rd_addr [6];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [0];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [1];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [2];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [3];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [4];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [5];
u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/u_mwr_data_rd_fifo/genblk1.pgs_pciex4_fifo/wr_addr [6];
u_ips2l_pcie_expd_apb_mux/o_pclk_div2_p_addr [13];
u_ips2l_pcie_expd_apb_mux/o_pclk_div2_p_addr [14];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/des_dly [0];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/des_dly [1];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_dly [1];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_dly [2];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr [12];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr [13];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr [14];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/src_p_addr [15];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/sync_src_dly [1];
u_ips2l_pcie_expd_apb_mux/u_pcie_expd_apb_cross/sync_src_p_sel [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N532 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N532 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LX_CDR_ALIGN [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LX_CDR_ALIGN [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LX_DEEMP_CTL_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_LX_RX_RATE_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_CB_RST [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_CB_RST [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_LSM_SYNCED [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PCS_LSM_SYNCED [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_LANE_RST [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_RX_PD [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_SIGDET_STATUS [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_SIGDET_STATUS [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_TX_PD [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_TX_RATE_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_PMA_TX_RATE_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_0 [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_1 [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TX_PD_CLKPATH [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TX_PD_DRIVER [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TX_PD_PISO [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/cnt [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/det_cnt [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_ch_ready [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_LX_RX_CKDIV [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_LX_RX_CKDIV_DYNSEL [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_PCS_CB_RSTN [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_PCS_CB_RSTN [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_PCS_CB_RSTN [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_PCS_CB_RSTN [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_PCS_RX_RSTN [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_PCS_RX_RSTN [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_RX_PMA_RSTN [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/P_RX_PMA_RSTN [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N446 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N446 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_align_wait_timr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[1].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[2].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/N446 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/init_cntr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg_alias [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg_alias [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[3].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_reg_alias [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/init_done [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/init_done [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N36 [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N679 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N679 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N679 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N679 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N679 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_align_wait_timr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_done_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rate_ff [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_reg [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/s_LX_ALOS_STA [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/s_LX_ALOS_STA [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/s_LX_ALOS_STA [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/s_LX_CDR_ALIGN [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/N13 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_deb/rise_cnt [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_1 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/pll_lock_multi_sw_wtchdg/cnt_2 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N19 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_reg [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/rate_ff [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/rate_ff [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/loopback_en [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/loopback_en [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/lx_rxdct_out_d [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/lx_rxdct_out_d [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/mac_phy_powerdown_d [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/mac_phy_powerdown_d [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_mac_phystatus_misc [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_mac_phystatus_pm [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rx_valid_i [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/rx_valid_i [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/start_rx_det_ff [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/start_rx_det_ff [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_beacon [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_beacon [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_d [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_d [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/LANE_CIN_BUS_FORWARD_1 [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_0 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_0 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_0 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_0 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdecer_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_0 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_0 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_0 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_0 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rdisper_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_0 [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxd_1 [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_0 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_0 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_0 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_0 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxk_1 [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxstatus_0 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxstatus_0 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxstatus_0 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxstatus_1 [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxstatus_1 [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.o_rxstatus_1 [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N185 [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N185 [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N185 [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/N185 [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/U_IPS2L_PCIE_CFG_SPACE_INIT/rom_raddr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_addr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_din [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_wr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_wr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_wr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/dbi_wr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_addr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_din [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_wr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_wr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_wr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/if_dbi_wr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_addr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_din [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_wr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_wr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_wr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/init_dbi_wr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addra_in_ram [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_addrb [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [64];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_dataout_i [65];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_dataq_ena [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_addrb [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [64];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [65];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [66];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [67];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [68];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [64];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [65];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [66];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [67];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [68];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [64];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [65];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [66];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [67];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [68];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [69];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [70];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [71];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [72];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [73];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [74];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [75];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [76];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [77];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [78];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [79];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [80];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [81];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [82];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [83];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [84];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [85];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [86];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [87];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [88];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [89];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [90];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [91];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [92];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [93];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [94];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [95];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [96];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [97];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [98];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [99];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [100];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [101];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [102];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [103];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [104];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [105];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [106];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [107];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [108];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [109];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [110];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [111];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [112];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [113];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [114];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [115];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [116];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [117];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [118];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [119];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [120];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [121];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [122];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [123];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [124];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [125];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [126];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [127];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [128];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [129];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [130];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [131];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [132];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [133];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [134];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [135];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [136];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_dataout_i [137];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_ena [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [64];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [65];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [66];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/retryram_xdlh_data_i [67];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/seio_state_reg [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/seio_state_reg [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_pcie_seio/seio_state_reg [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [64];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [65];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [66];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/xdlh_retryram_data [67];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_addr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/hsst_p_wdata [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_powerdown [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_powerdown [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_rxpolarity [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_rxpolarity [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txcompliance [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txcompliance [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdata [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdatak [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdeemph [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdeemph [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdetectrx_loopback [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txdetectrx_loopback [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txelecidle_h [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txelecidle_h [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txelecidle_l [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txelecidle_l [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txmargin [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txmargin [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/mac_phy_txmargin [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_addr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_strb [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_strb [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_strb [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_strb [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/pcie_p_wdata [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_phystatus [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_phystatus [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [32];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [33];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [34];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [35];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [36];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [37];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [38];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [39];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [40];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [41];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [42];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [43];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [44];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [45];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [46];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [47];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [48];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [49];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [50];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [51];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [52];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [53];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [54];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [55];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [56];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [57];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [58];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [59];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [60];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [61];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [62];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdata [63];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxdatak [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxelecidle [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxelecidle [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxstatus [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxstatus [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxstatus [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxstatus [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxstatus [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxstatus [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxvalid [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_mac_rxvalid [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/des_dly [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/des_dly [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_dly [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_dly [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_addr [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_strb [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [0];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [2];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [3];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [4];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [5];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [6];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [7];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [8];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [9];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [10];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [11];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [12];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [13];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [14];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [15];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [16];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [17];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [18];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [19];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [20];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [21];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [22];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [23];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [24];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [25];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [26];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [27];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [28];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [29];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [30];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/src_p_wdata [31];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/sync_src_dly [1];
u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/u_pcie_apb_mux/u_pcie_apb_cross/sync_src_p_sel [1];
u_refclk_buttonrstn_debounce/cnt_rst [0];
u_refclk_buttonrstn_debounce/cnt_rst [1];
u_refclk_buttonrstn_debounce/cnt_rst [2];
u_refclk_buttonrstn_debounce/cnt_rst [3];
u_refclk_buttonrstn_debounce/cnt_rst [4];
u_refclk_buttonrstn_debounce/cnt_rst [5];
u_refclk_buttonrstn_debounce/cnt_rst [6];
u_refclk_buttonrstn_debounce/cnt_rst [7];
u_refclk_buttonrstn_debounce/cnt_rst [8];
u_refclk_buttonrstn_debounce/cnt_rst [9];
u_refclk_buttonrstn_debounce/cnt_rst [10];
u_refclk_buttonrstn_debounce/cnt_rst [11];
u_refclk_buttonrstn_debounce/cnt_rst [12];
u_refclk_buttonrstn_debounce/cnt_rst [13];
u_refclk_buttonrstn_debounce/cnt_rst [14];
u_refclk_buttonrstn_debounce/cnt_rst [15];
u_refclk_buttonrstn_debounce/rstn_inner_d [1];
u_refclk_buttonrstn_debounce/rstn_inner_d [2];
u_refclk_buttonrstn_debounce/rstn_inner_d [3];
u_refclk_perstn_debounce/cnt_rst [0];
u_refclk_perstn_debounce/cnt_rst [1];
u_refclk_perstn_debounce/cnt_rst [2];
u_refclk_perstn_debounce/cnt_rst [3];
u_refclk_perstn_debounce/cnt_rst [4];
u_refclk_perstn_debounce/cnt_rst [5];
u_refclk_perstn_debounce/cnt_rst [6];
u_refclk_perstn_debounce/cnt_rst [7];
u_refclk_perstn_debounce/cnt_rst [8];
u_refclk_perstn_debounce/cnt_rst [9];
u_refclk_perstn_debounce/cnt_rst [10];
u_refclk_perstn_debounce/cnt_rst [11];
u_refclk_perstn_debounce/cnt_rst [12];
u_refclk_perstn_debounce/cnt_rst [13];
u_refclk_perstn_debounce/cnt_rst [14];
u_refclk_perstn_debounce/cnt_rst [15];
u_refclk_perstn_debounce/rstn_inner_d [1];
u_refclk_perstn_debounce/rstn_inner_d [2];
u_refclk_perstn_debounce/rstn_inner_d [3];
u_uart2apb_top/rx_fifo_rd_data [0];
u_uart2apb_top/rx_fifo_rd_data [1];
u_uart2apb_top/rx_fifo_rd_data [2];
u_uart2apb_top/rx_fifo_rd_data [3];
u_uart2apb_top/rx_fifo_rd_data [4];
u_uart2apb_top/rx_fifo_rd_data [5];
u_uart2apb_top/rx_fifo_rd_data [6];
u_uart2apb_top/rx_fifo_rd_data [7];
u_uart2apb_top/u_apb_ctr/addr [0];
u_uart2apb_top/u_apb_ctr/addr [1];
u_uart2apb_top/u_apb_ctr/addr [2];
u_uart2apb_top/u_apb_ctr/addr [3];
u_uart2apb_top/u_apb_ctr/addr [4];
u_uart2apb_top/u_apb_ctr/addr [5];
u_uart2apb_top/u_apb_ctr/addr [6];
u_uart2apb_top/u_apb_ctr/addr [7];
u_uart2apb_top/u_apb_ctr/addr [8];
u_uart2apb_top/u_apb_ctr/addr [9];
u_uart2apb_top/u_apb_ctr/addr [10];
u_uart2apb_top/u_apb_ctr/addr [11];
u_uart2apb_top/u_apb_ctr/addr [12];
u_uart2apb_top/u_apb_ctr/addr [13];
u_uart2apb_top/u_apb_ctr/addr [14];
u_uart2apb_top/u_apb_ctr/addr [15];
u_uart2apb_top/u_apb_ctr/data [0];
u_uart2apb_top/u_apb_ctr/data [1];
u_uart2apb_top/u_apb_ctr/data [2];
u_uart2apb_top/u_apb_ctr/data [3];
u_uart2apb_top/u_apb_ctr/data [4];
u_uart2apb_top/u_apb_ctr/data [5];
u_uart2apb_top/u_apb_ctr/data [6];
u_uart2apb_top/u_apb_ctr/data [7];
u_uart2apb_top/u_apb_ctr/data [8];
u_uart2apb_top/u_apb_ctr/data [9];
u_uart2apb_top/u_apb_ctr/data [10];
u_uart2apb_top/u_apb_ctr/data [11];
u_uart2apb_top/u_apb_ctr/data [12];
u_uart2apb_top/u_apb_ctr/data [13];
u_uart2apb_top/u_apb_ctr/data [14];
u_uart2apb_top/u_apb_ctr/data [15];
u_uart2apb_top/u_apb_ctr/data [16];
u_uart2apb_top/u_apb_ctr/data [17];
u_uart2apb_top/u_apb_ctr/data [18];
u_uart2apb_top/u_apb_ctr/data [19];
u_uart2apb_top/u_apb_ctr/data [20];
u_uart2apb_top/u_apb_ctr/data [21];
u_uart2apb_top/u_apb_ctr/data [22];
u_uart2apb_top/u_apb_ctr/data [23];
u_uart2apb_top/u_apb_ctr/data [24];
u_uart2apb_top/u_apb_ctr/data [25];
u_uart2apb_top/u_apb_ctr/data [26];
u_uart2apb_top/u_apb_ctr/data [27];
u_uart2apb_top/u_apb_ctr/data [28];
u_uart2apb_top/u_apb_ctr/data [29];
u_uart2apb_top/u_apb_ctr/data [30];
u_uart2apb_top/u_apb_ctr/data [31];
u_uart2apb_top/u_apb_ctr/strb [0];
u_uart2apb_top/u_apb_ctr/strb [1];
u_uart2apb_top/u_apb_ctr/strb [2];
u_uart2apb_top/u_apb_ctr/strb [3];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [0];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [1];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [2];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [3];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [4];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [5];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [6];
u_uart2apb_top/u_apb_ctr/u_apb_mif/cnt [7];
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg [9];
u_uart2apb_top/u_apb_ctr/u_cmd_parser/crt_st_reg [13];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [0];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [1];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [2];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [3];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [4];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [5];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [6];
u_uart2apb_top/u_uart_top/rx_fifo_wr_data [7];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [0];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [1];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [2];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [3];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [4];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [5];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [6];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [7];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [8];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [9];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [10];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [11];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [12];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [13];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [14];
u_uart2apb_top/u_uart_top/u_pgr_clk_gen/cnt [15];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/cnt [0];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/cnt [1];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/cnt [2];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_cnt [0];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_cnt [1];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_cnt [2];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rx_cnt [3];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_d [1];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_tmp [0];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_tmp [1];
u_uart2apb_top/u_uart_top/u_pgr_uart_rx/rxd_tmp [2];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/rd_addr [0];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/rd_addr [1];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/rd_addr [2];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/rd_addr [3];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/N2 [3];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/rwptr2_b [3];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/rwptr2_b [4];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/wrptr2_b [3];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/u_pgm_distributed_fifo_ctr_v1_0/wrptr2_b [4];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/wr_addr [0];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/wr_addr [1];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/wr_addr [2];
u_uart2apb_top/u_uart_top/u_rx_fifo/FIFO_PG30.u_prefetch_fifo/pgm_distributed_fifo_v1_0/wr_addr [3];
uart_p_addr[0];
uart_p_addr[1];
uart_p_addr[2];
uart_p_addr[3];
uart_p_addr[4];
uart_p_addr[5];
uart_p_addr[6];
uart_p_addr[7];
uart_p_addr[8];
uart_p_addr[9];
uart_p_addr[10];
uart_p_addr[11];
uart_p_addr[12];
uart_p_addr[13];
uart_p_addr[14];
uart_p_addr[15];
uart_p_strb[0];
uart_p_strb[1];
uart_p_strb[2];
uart_p_strb[3];
uart_p_wdata[0];
uart_p_wdata[1];
uart_p_wdata[2];
uart_p_wdata[3];
uart_p_wdata[4];
uart_p_wdata[5];
uart_p_wdata[6];
uart_p_wdata[7];
uart_p_wdata[8];
uart_p_wdata[9];
uart_p_wdata[10];
uart_p_wdata[11];
uart_p_wdata[12];
uart_p_wdata[13];
uart_p_wdata[14];
uart_p_wdata[15];
uart_p_wdata[16];
uart_p_wdata[17];
uart_p_wdata[18];
uart_p_wdata[19];
uart_p_wdata[20];
uart_p_wdata[21];
uart_p_wdata[22];
uart_p_wdata[23];
uart_p_wdata[24];
uart_p_wdata[25];
uart_p_wdata[26];
uart_p_wdata[27];
uart_p_wdata[28];
uart_p_wdata[29];
uart_p_wdata[30];
uart_p_wdata[31];
wr_flag[0];
wr_flag[1];
wr_flag[2];
wr_flag[3];
wr_rst_sync[0];
wr_rst_sync[1];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
ntR490;
ntR491;
ntR492;
ntR493;
ntR494;
ntR495;
ntR496;
ntR497;
ntR498;
ntR499;
ntR500;
ntR501;
ntR502;
ntR503;
ntR504;
ntR505;
ntR506;
ntR507;
ntR508;
ntR509;
ntR510;
ntR511;
ntR512;
ntR513;
ntR514;
ntR515;
ntR516;
ntR517;
ntR518;
ntR519;
ntR520;
ntR521;
ntR522;
ntR523;
ntR524;
ntR525;
ntR526;
ntR527;
ntR528;
ntR529;
ntR530;
ntR531;
ntR532;
ntR533;
ntR534;
ntR535;
ntR536;
ntR537;
ntR538;
ntR539;
ntR540;
ntR541;
ntR542;
ntR543;
ntR544;
ntR545;
ntR546;
ntR547;
ntR548;
ntR549;
ntR550;
ntR551;
ntR552;
ntR553;
ntR554;
ntR555;
ntR556;
ntR557;
ntR558;
ntR559;
ntR560;
ntR561;
ntR562;
ntR563;
ntR564;
ntR565;
ntR566;
ntR567;
ntR568;
ntR569;
ntR570;
ntR571;
ntR572;
ntR573;
ntR574;
ntR575;
ntR576;
ntR577;
ntR578;
ntR579;
ntR580;
ntR581;
ntR582;
ntR583;
ntR584;
ntR585;
ntR586;
ntR587;
ntR588;
ntR589;
ntR590;
ntR591;
ntR592;
ntR593;
ntR594;
ntR595;
ntR596;
ntR597;
ntR598;
ntR599;
ntR600;
ntR601;
ntR602;
ntR603;
ntR604;
ntR605;
ntR606;
ntR607;
ntR608;
ntR609;
ntR610;
ntR611;
ntR612;
ntR613;
ntR614;
ntR615;
ntR616;
ntR617;
ntR618;
ntR619;
ntR620;
ntR621;
ntR622;
ntR623;
ntR624;
ntR625;
ntR626;
ntR627;
ntR628;
ntR629;
ntR630;
ntR631;
ntR632;
ntR633;
ntR634;
ntR635;
ntR636;
ntR637;
ntR638;
ntR639;
ntR640;
ntR641;
ntR642;
ntR643;
ntR644;
ntR645;
ntR646;
ntR647;
ntR648;
ntR649;
ntR650;
ntR651;
ntR652;
ntR653;
ntR654;
ntR655;
ntR656;
ntR657;
ntR658;
ntR659;
ntR660;
ntR661;
ntR662;
ntR663;
ntR664;
ntR665;
ntR666;
ntR667;
ntR668;
ntR669;
ntR670;
ntR671;
ntR672;
ntR673;
ntR674;
ntR675;
ntR676;
ntR677;
ntR678;
ntR679;
ntR680;
ntR681;
ntR682;
ntR683;
ntR684;
ntR685;
ntR686;
ntR687;
ntR688;
ntR689;
ntR690;
ntR691;
ntR692;
ntR693;
ntR694;
ntR695;
ntR696;
ntR697;
ntR698;
ntR699;
ntR700;
ntR701;
ntR702;
ntR703;
ntR704;
ntR705;
ntR706;
ntR707;
ntR708;
ntR709;
ntR710;
ntR711;
ntR712;
ntR713;
ntR714;
ntR715;
ntR716;
ntR717;
ntR718;
ntR719;
ntR720;
ntR721;
ntR722;
ntR723;
ntR724;
ntR725;
ntR726;
ntR727;
ntR728;
ntR729;
ntR730;
ntR731;
ntR732;
ntR733;
ntR734;
ntR735;
ntR736;
ntR737;
ntR738;
ntR739;
ntR740;
ntR741;
ntR742;
ntR743;
ntR744;
ntR745;
ntR746;
ntR747;
ntR748;
ntR749;
ntR750;
ntR751;
ntR752;
ntR753;
ntR754;
ntR755;
ntR756;
ntR757;
ntR758;
ntR759;
ntR760;
ntR761;
ntR762;
ntR763;
ntR764;
ntR765;
ntR766;
ntR767;
ntR768;
ntR769;
ntR770;
ntR771;
ntR772;
ntR773;
ntR774;
ntR775;
ntR776;
ntR777;
ntR778;
ntR779;
ntR780;
ntR781;
ntR782;
ntR783;
ntR784;
ntR785;
ntR786;
ntR787;
ntR788;
ntR789;
ntR790;
ntR791;
ntR792;
ntR793;
ntR794;
ntR795;
ntR796;
ntR797;
ntR798;
ntR799;
ntR800;
ntR801;
ntR802;
ntR803;
ntR804;
ntR805;
ntR806;
ntR807;
ntR808;
ntR809;
ntR810;
ntR811;
ntR812;
ntR813;
ntR814;
ntR815;
ntR816;
ntR817;
ntR818;
ntR819;
ntR820;
ntR821;
ntR822;
ntR823;
ntR824;
ntR825;
ntR826;
ntR827;
ntR828;
ntR829;
ntR830;
ntR831;
ntR832;
ntR833;
ntR834;
ntR835;
ntR836;
ntR837;
ntR838;
ntR839;
ntR840;
ntR841;
ntR842;
ntR843;
ntR844;
ntR845;
ntR846;
ntR847;
ntR848;
ntR849;
ntR850;
ntR851;
ntR852;
ntR853;
ntR854;
ntR855;
ntR856;
ntR857;
ntR858;
ntR859;
ntR860;
ntR861;
ntR862;
ntR863;
ntR864;
ntR865;
ntR866;
ntR867;
ntR868;
ntR869;
ntR870;
ntR871;
ntR872;
ntR873;
ntR874;
ntR875;
ntR876;
ntR877;
ntR878;
ntR879;
ntR880;
ntR881;
ntR882;
ntR883;
ntR884;
ntR885;
ntR886;
ntR887;
ntR888;
ntR889;
ntR890;
ntR891;
ntR892;
ntR893;
ntR894;
ntR895;
ntR896;
ntR897;
ntR898;
ntR899;
ntR900;
ntR901;
ntR902;
ntR903;
ntR904;
ntR905;
ntR906;
ntR907;
ntR908;
ntR909;
ntR910;
ntR911;
ntR912;
ntR913;
ntR914;
ntR915;
ntR916;
ntR917;
ntR918;
ntR919;
ntR920;
ntR921;
ntR922;
ntR923;
ntR924;
ntR925;
ntR926;
ntR927;
ntR928;
ntR929;
ntR930;
ntR931;
ntR932;
ntR933;
ntR934;
ntR935;
ntR936;
ntR937;
ntR938;
ntR939;
ntR940;
ntR941;
ntR942;
ntR943;
ntR944;
ntR945;
ntR946;
ntR947;
ntR948;
ntR949;
ntR950;
ntR951;
ntR952;
ntR953;
ntR954;
ntR955;
ntR956;
ntR957;
ntR958;
ntR959;
ntR960;
ntR961;
ntR962;
ntR963;
ntR964;
ntR965;
ntR966;
ntR967;
ntR968;
ntR969;
ntR970;
ntR971;
ntR972;
ntR973;
ntR974;
ntR975;
ntR976;
ntR977;
ntR978;
ntR979;
ntR980;
ntR981;
ntR982;
ntR983;
ntR984;
ntR985;
ntR986;
ntR987;
ntR988;
ntR989;
ntR990;
ntR991;
ntR992;
ntR993;
ntR994;
ntR995;
ntR996;
ntR997;
ntR998;
ntR999;
ntR1000;
ntR1001;
ntR1002;
ntR1003;
ntR1004;
ntR1005;
ntR1006;
ntR1007;
ntR1008;
ntR1009;
ntR1010;
ntR1011;
ntR1012;
ntR1013;
ntR1014;
ntR1015;
ntR1016;
ntR1017;
ntR1018;
ntR1019;
ntR1020;
ntR1021;
ntR1022;
ntR1023;
ntR1024;
ntR1025;
ntR1026;
ntR1027;
ntR1028;
ntR1029;
ntR1030;
ntR1031;
ntR1032;
ntR1033;
ntR1034;
ntR1035;
ntR1036;
ntR1037;
ntR1038;
ntR1039;
ntR1040;
ntR1041;
ntR1042;
ntR1043;
ntR1044;
ntR1045;
ntR1046;
ntR1047;
ntR1048;
ntR1049;
ntR1050;
ntR1051;
ntR1052;
ntR1053;
ntR1054;
ntR1055;
ntR1056;
ntR1057;
ntR1058;
ntR1059;
ntR1060;
ntR1061;
ntR1062;
ntR1063;
ntR1064;
ntR1065;
ntR1066;
ntR1067;
ntR1068;
ntR1069;
ntR1070;
ntR1071;
ntR1072;
ntR1073;
ntR1074;
ntR1075;
ntR1076;
ntR1077;
ntR1078;
ntR1079;
ntR1080;
ntR1081;
ntR1082;
ntR1083;
ntR1084;
ntR1085;
ntR1086;
ntR1087;
ntR1088;
ntR1089;
ntR1090;
ntR1091;
ntR1092;
ntR1093;
ntR1094;
ntR1095;
ntR1096;
ntR1097;
ntR1098;
ntR1099;
ntR1100;
ntR1101;
ntR1102;
ntR1103;
ntR1104;
ntR1105;
ntR1106;
ntR1107;
ntR1108;
ntR1109;
ntR1110;
ntR1111;
ntR1112;
ntR1113;
ntR1114;
ntR1115;
ntR1116;
ntR1117;
ntR1118;
ntR1119;
ntR1120;
ntR1121;
ntR1122;
ntR1123;
ntR1124;
ntR1125;
ntR1126;
ntR1127;
ntR1128;
ntR1129;
ntR1130;
ntR1131;
ntR1132;
ntR1133;
ntR1134;
ntR1135;
ntR1136;
ntR1137;
ntR1138;
ntR1139;
ntR1140;
ntR1141;
ntR1142;
ntR1143;
ntR1144;
ntR1145;
ntR1146;
ntR1147;
ntR1148;
ntR1149;
ntR1150;
ntR1151;
ntR1152;
ntR1153;
ntR1154;
ntR1155;
ntR1156;
ntR1157;
ntR1158;
ntR1159;
ntR1160;
ntR1161;
ntR1162;
ntR1163;
ntR1164;
ntR1165;
ntR1166;
ntR1167;
ntR1168;
ntR1169;
ntR1170;
ntR1171;
ntR1172;
ntR1173;
ntR1174;
ntR1175;
ntR1176;
ntR1177;
ntR1178;
ntR1179;
ntR1180;
ntR1181;
ntR1182;
ntR1183;
ntR1184;
ntR1185;
ntR1186;
ntR1187;
ntR1188;
ntR1189;
ntR1190;
ntR1191;
ntR1192;
ntR1193;
ntR1194;
ntR1195;
ntR1196;
ntR1197;
ntR1198;
ntR1199;
ntR1200;
ntR1201;
ntR1202;
ntR1203;
ntR1204;
ntR1205;
ntR1206;
ntR1207;
ntR1208;
ntR1209;
ntR1210;
ntR1211;
ntR1212;
ntR1213;
ntR1214;
ntR1215;
ntR1216;
ntR1217;
ntR1218;
ntR1219;
ntR1220;
ntR1221;
ntR1222;
ntR1223;
ntR1224;
ntR1225;
ntR1226;
ntR1227;
ntR1228;
ntR1229;
ntR1230;
ntR1231;
ntR1232;
ntR1233;
ntR1234;
ntR1235;
ntR1236;
ntR1237;
ntR1238;
ntR1239;
ntR1240;
ntR1241;
ntR1242;
ntR1243;
ntR1244;
ntR1245;
ntR1246;
ntR1247;
ntR1248;
ntR1249;
ntR1250;
ntR1251;
ntR1252;
ntR1253;
ntR1254;
ntR1255;
ntR1256;
ntR1257;
ntR1258;
ntR1259;
ntR1260;
ntR1261;
ntR1262;
ntR1263;
ntR1264;
ntR1265;
ntR1266;
ntR1267;
ntR1268;
ntR1269;
ntR1270;
ntR1271;
ntR1272;
ntR1273;
ntR1274;
ntR1275;
ntR1276;
ntR1277;
ntR1278;
ntR1279;
ntR1280;
ntR1281;
ntR1282;
ntR1283;
ntR1284;
ntR1285;
ntR1286;
ntR1287;
ntR1288;
ntR1289;
ntR1290;
ntR1291;
ntR1292;
ntR1293;
ntR1294;
ntR1295;
ntR1296;
ntR1297;
ntR1298;
ntR1299;
ntR1300;
ntR1301;
ntR1302;
ntR1303;
ntR1304;
ntR1305;
ntR1306;
ntR1307;
ntR1308;
ntR1309;
ntR1310;
ntR1311;
ntR1312;
ntR1313;
ntR1314;
ntR1315;
ntR1316;
ntR1317;
ntR1318;
ntR1319;
ntR1320;
ntR1321;
ntR1322;
ntR1323;
ntR1324;
ntR1325;
ntR1326;
ntR1327;
ntR1328;
ntR1329;
ntR1330;
ntR1331;
ntR1332;
ntR1333;
ntR1334;
ntR1335;
ntR1336;
ntR1337;
ntR1338;
ntR1339;
ntR1340;
ntR1341;
ntR1342;
ntR1343;
ntR1344;
ntR1345;
ntR1346;
ntR1347;
ntR1348;
ntR1349;
ntR1350;
ntR1351;
ntR1352;
ntR1353;
ntR1354;
ntR1355;
ntR1356;
ntR1357;
ntR1358;
ntR1359;
ntR1360;
ntR1361;
ntR1362;
ntR1363;
ntR1364;
ntR1365;
ntR1366;
ntR1367;
ntR1368;
ntR1369;
ntR1370;
ntR1371;
ntR1372;
ntR1373;
ntR1374;
ntR1375;
ntR1376;
ntR1377;
ntR1378;
ntR1379;
ntR1380;
ntR1381;
ntR1382;
ntR1383;
ntR1384;
ntR1385;
ntR1386;
ntR1387;
ntR1388;
ntR1389;
ntR1390;
ntR1391;
ntR1392;
ntR1393;
ntR1394;
ntR1395;
ntR1396;
ntR1397;
ntR1398;
ntR1399;
ntR1400;
ntR1401;
ntR1402;
ntR1403;
ntR1404;
ntR1405;
ntR1406;
ntR1407;
ntR1408;
ntR1409;
ntR1410;
ntR1411;
ntR1412;
ntR1413;
ntR1414;
ntR1415;
ntR1416;
ntR1417;
ntR1418;
ntR1419;
ntR1420;
ntR1421;
ntR1422;
ntR1423;
ntR1424;
ntR1425;
ntR1426;
ntR1427;
ntR1428;
ntR1429;
ntR1430;
ntR1431;
ntR1432;
ntR1433;
ntR1434;
ntR1435;
ntR1436;
ntR1437;
ntR1438;
ntR1439;
ntR1440;
ntR1441;
ntR1442;
ntR1443;
ntR1444;
ntR1445;
ntR1446;
ntR1447;
ntR1448;
ntR1449;
ntR1450;
ntR1451;
ntR1452;
ntR1453;
ntR1454;
ntR1455;
ntR1456;
ntR1457;
ntR1458;
ntR1459;
ntR1460;
ntR1461;
ntR1462;
ntR1463;
ntR1464;
ntR1465;
ntR1466;
ntR1467;
ntR1468;
ntR1469;
ntR1470;
ntR1471;
ntR1472;
ntR1473;
ntR1474;
ntR1475;
ntR1476;
ntR1477;
ntR1478;
ntR1479;
ntR1480;
ntR1481;
ntR1482;
ntR1483;
ntR1484;
ntR1485;
ntR1486;
ntR1487;
ntR1488;
ntR1489;
ntR1490;
ntR1491;
ntR1492;
ntR1493;
ntR1494;
ntR1495;
ntR1496;
ntR1497;
ntR1498;
ntR1499;
ntR1500;
ntR1501;
ntR1502;
ntR1503;
ntR1504;
ntR1505;
ntR1506;
ntR1507;
ntR1508;
ntR1509;
ntR1510;
ntR1511;
_GND0;
_GND1;
_GND2;
_GND3;
_GND4;
_GND5;
_GND6;
_GND7;
_GND8;
_GND9;
_GND10;
_GND11;
_GND12;
_GND13;
_GND14;
_GND15;
_GND16;
_GND17;
_GND18;
_GND19;
_GND20;
_GND21;
_GND22;
_GND23;
_GND24;
_GND25;
_GND26;
_GND27;
_GND28;
_GND29;
_GND30;
_GND31;
_GND32;
_GND33;
_GND34;
_GND35;
_GND36;
_GND37;
_GND38;
_GND39;
_GND40;
_GND41;
_GND42;
_GND43;
_GND44;
_GND45;
_GND46;
_GND47;
_GND48;
_GND49;
_GND50;
_GND51;
_GND52;
_GND53;
_GND54;
_GND55;
_GND56;
_GND57;
_GND58;
_GND59;
_GND60;
_GND61;
_GND62;
_GND63;
_GND64;
_GND65;
_GND66;
_GND67;
_GND68;
_GND69;
_GND70;
_GND71;
_GND72;
_GND73;
_GND74;
_GND75;
_GND76;
_GND77;
_GND78;
_GND79;
_GND80;
_GND81;
_GND82;
_GND83;
_GND84;
_GND85;
_GND86;
_GND87;
_GND88;
_GND89;
_GND90;
_GND91;
_GND92;
_GND93;
_GND94;
_GND95;
_GND96;
_GND97;
_GND98;
_GND99;
_GND100;
_GND101;
_GND102;
_GND103;
_GND104;
_GND105;
_GND106;
_GND107;
_GND108;
_GND109;
_GND110;
_GND111;
_GND112;
_GND113;
_GND114;
_GND115;
_GND116;
_GND117;
_GND118;
_GND119;
_GND120;
_GND121;
_GND122;
_GND123;
_GND124;
_GND125;
_GND126;
_GND127;
_GND128;
_GND129;
_GND130;
_GND131;
_GND132;
_GND133;
_GND134;
_GND135;
_GND136;
_GND137;
_GND138;
_GND139;
_GND140;
_GND141;
_GND142;
_GND143;
_GND144;
_GND145;
_GND146;
_GND147;
_GND148;
_GND149;
_GND150;
_GND151;
_GND152;
_GND153;
_GND154;
_GND155;
_GND156;
_GND157;
_GND158;
_GND159;
_GND160;
_GND161;
_GND162;
_GND163;
_GND164;
_GND165;
_GND166;
_GND167;
_GND168;
_GND169;
_GND170;
_GND171;
_GND172;
_GND173;
_GND174;
_GND175;
_GND176;
_GND177;
_GND178;
_GND179;
_GND180;
_GND181;
_GND182;
_GND183;
_GND184;
_GND185;
_GND186;
_GND187;
_GND188;
_GND189;
_GND190;
_GND191;
_GND192;
_GND193;
_GND194;
_GND195;
_GND196;
_GND197;
_GND198;
_GND199;
_GND200;
_GND201;
_GND202;
_GND203;
_GND204;
_GND205;
_GND206;
_GND207;
_GND208;
_GND209;
_GND210;
_GND211;
_GND212;
_GND213;
_GND214;
_GND215;
_GND216;
_GND217;
_GND218;
_GND219;
_GND220;
_GND221;
_GND222;
_GND223;
_GND224;
_GND225;
_GND226;
_GND227;
_GND228;
_GND229;
_GND230;
_GND231;
_GND232;
_GND233;
_GND234;
_GND235;
_GND236;
_GND237;
_GND238;
_GND239;
_GND240;
_GND241;
_GND242;
_GND243;
_GND244;
_GND245;
_GND246;
_GND247;
_GND248;
_GND249;
_GND250;
_GND251;
_GND252;
_GND253;
_GND254;
_GND255;
_GND256;
_GND257;
_GND258;
_GND259;
_GND260;
_GND261;
_GND262;
_GND263;
_GND264;
_GND265;
_GND266;
_GND267;
_GND268;
_GND269;
_GND270;
_GND271;
_GND272;
_GND273;
_GND274;
_GND275;
_GND276;
_GND277;
_GND278;
_GND279;
_GND280;
_GND281;
_GND282;
_GND283;
_GND284;
_GND285;
_GND286;
_GND287;
_GND288;
_GND289;
_GND290;
_GND291;
_GND292;
_GND293;
_GND294;
_GND295;
_GND296;
_GND297;
_GND298;
_GND299;
_GND300;
_GND301;
_GND302;
_GND303;
_GND304;
_GND305;
_GND306;
_GND307;
_GND308;
_GND309;
_GND310;
_GND311;
_GND312;
_GND313;
_GND314;
_GND315;
_GND316;
_GND317;
_GND318;
_GND319;
_GND320;
_GND321;
_GND322;
_GND323;
_GND324;
_GND325;
_GND326;
_GND327;
_GND328;
_GND329;
_GND330;
_GND331;
_GND332;
_GND333;
_GND334;
_GND335;
_GND336;
_GND337;
_GND338;
_GND339;
_GND340;
_GND341;
_GND342;
_GND343;
_GND344;
_GND345;
_GND346;
_GND347;
_GND348;
_GND349;
_GND350;
_GND351;
_GND352;
_GND353;
_GND354;
_GND355;
_GND356;
_GND357;
_GND358;
_GND359;
_GND360;
_GND361;
_GND362;
_GND363;
_GND364;
_GND365;
_GND366;
_GND367;
_GND368;
_GND369;
_GND370;
_GND371;
_GND372;
_GND373;
_GND374;
_GND375;
_GND376;
_GND377;
_GND378;
_GND379;
_GND380;
_GND381;
_GND382;
_GND383;
_GND384;
_GND385;
_GND386;
_GND387;
_GND388;
_GND389;
_GND390;
_GND391;
_GND392;
_GND393;
_GND394;
_GND395;
_GND396;
_GND397;
_GND398;
_GND399;
_GND400;
_GND401;
_GND402;
_GND403;
_GND404;
_GND405;
_GND406;
_GND407;
_GND408;
_GND409;
_GND410;
_GND411;
_GND412;
_GND413;
_GND414;
_GND415;
_GND416;
_GND417;
_GND418;
_GND419;
_GND420;
_GND421;
_GND422;
_GND423;
_GND424;
_GND425;
_GND426;
_GND427;
_GND428;
_GND429;
_GND430;
_GND431;
_GND432;
_GND433;
_GND434;
_GND435;
_GND436;
_GND437;
_GND438;
_GND439;
_GND440;
_GND441;
_GND442;
_GND443;
_GND444;
_GND445;
_GND446;
_GND447;
_GND448;
_GND449;
_GND450;
_GND451;
_GND452;
_GND453;
_GND454;
_GND455;
_GND456;
_GND457;
_GND458;
_GND459;
_GND460;
_GND461;
_GND462;
_GND463;
_GND464;
_GND465;
_GND466;
_GND467;
_GND468;
_GND469;
_GND470;
_GND471;
_GND472;
_GND473;
_GND474;
_GND475;
_GND476;
_GND477;
_GND478;
_GND479;
_GND480;
_GND481;
_GND482;
_GND483;
_GND484;
_GND485;
_GND486;
_GND487;
_GND488;
_GND489;
_GND490;
_GND491;
_GND492;
_GND493;
_GND494;
_GND495;
_GND496;
_GND497;
_GND498;
_GND499;
_GND500;
_GND501;
_GND502;
_GND503;
_GND504;
_GND505;
_GND506;
_GND507;
_GND508;
_GND509;
_GND510;
_GND511;
_GND512;
_GND513;
_GND514;
_GND515;
_GND516;
_GND517;
_GND518;
_GND519;
_GND520;
_GND521;
_GND522;
_GND523;
_GND524;
_GND525;
_GND526;
_GND527;
_GND528;
_GND529;
_GND530;
_GND531;
_GND532;
_GND533;
_GND534;
_GND535;
_GND536;
_GND537;
_GND538;
_GND539;
_GND540;
_GND541;
_GND542;
_GND543;
_GND544;
_GND545;
_GND546;
_GND547;
_GND548;
_GND549;
_GND550;
_GND551;
_GND552;
_GND553;
_GND554;
_GND555;
_GND556;
_GND557;
_GND558;
_GND559;
_GND560;
_GND561;
_GND562;
_GND563;
_GND564;
_GND565;
_GND566;
_GND567;
_GND568;
_GND569;
_GND570;
_GND571;
_GND572;
_GND573;
_GND574;
_GND575;
_GND576;
_GND577;
_GND578;
_GND579;
_GND580;
_GND581;
_GND582;
_GND583;
_GND584;
_GND585;
_GND586;
_GND587;
_GND588;
_GND589;
_GND590;
_GND591;
_GND592;
_GND593;
_GND594;
_GND595;
_GND596;
_GND597;
_GND598;
_GND599;
_GND600;
_GND601;
_GND602;
_GND603;
_GND604;
_GND605;
_GND606;
_GND607;
_GND608;
_GND609;
_GND610;
_GND611;
_GND612;
_GND613;
_GND614;
_GND615;
_GND616;
_GND617;
_GND618;
_GND619;
_GND620;
_GND621;
_GND622;
_GND623;
_GND624;
_GND625;
_GND626;
_GND627;
_GND628;
_GND629;
_GND630;
_GND631;
_GND632;
_GND633;
_GND634;
_GND635;
_GND636;
_GND637;
_GND638;
_GND639;
_GND640;
_GND641;
_GND642;
_GND643;
_GND644;
_GND645;
_GND646;
_GND647;
_GND648;
_GND649;
_GND650;
_GND651;
_GND652;
_GND653;
_GND654;
_GND655;
_GND656;
_GND657;
_GND658;
_GND659;
_GND660;
_GND661;
_GND662;
_GND663;
_GND664;
_GND665;
_GND666;
_GND667;
_GND668;
_GND669;
_GND670;
_GND671;
_GND672;
_GND673;
_GND674;
_GND675;
_GND676;
_GND677;
_GND678;
_GND679;
_GND680;
_GND681;
_GND682;
_GND683;
_GND684;
_GND685;
_GND686;
_GND687;
_GND688;
_GND689;
_GND690;
_GND691;
_GND692;
_GND693;
_GND694;
_GND695;
_GND696;
_GND697;
_GND698;
_GND699;
_GND700;
_GND701;
_GND702;
_GND703;
_GND704;
_GND705;
_GND706;
_GND707;
_GND708;
_GND709;
_GND710;
_GND711;
_GND712;
_GND713;
_GND714;
_GND715;
_GND716;
_GND717;
_GND718;
_GND719;
_GND720;
_GND721;
_GND722;
_GND723;
_GND724;
_GND725;
_GND726;
_GND727;
_GND728;
_GND729;
_GND730;
_GND731;
_GND732;
_GND733;
_GND734;
_GND735;
_GND736;
_GND737;
_GND738;
_GND739;
_GND740;
_GND741;
_GND742;
_GND743;
_GND744;
_GND745;
_GND746;
_GND747;
_GND748;
_GND749;
_GND750;
_GND751;
_GND752;
_GND753;
_GND754;
_GND755;
_GND756;
_GND757;
_GND758;
_GND759;
_GND760;
_GND761;
_GND762;
_GND763;
_GND764;
_GND765;
_GND766;
_GND767;
_GND768;
_GND769;
_GND770;
_GND771;
_GND772;
_GND773;
_GND774;
_GND775;
_GND776;
_GND777;
_GND778;
_GND779;
_GND780;
_GND781;
_GND782;
_GND783;
_GND784;
_GND785;
_GND786;
_GND787;
_GND788;
_GND789;
_GND790;
_GND791;
_GND792;
_GND793;
_GND794;
_GND795;
_GND796;
_GND797;
_GND798;
_GND799;
_GND800;
_GND801;
_GND802;
_GND803;
_GND804;
_GND805;
_GND806;
_GND807;
_GND808;
_GND809;
_GND810;
_GND811;
_GND812;
_GND813;
_GND814;
_GND815;
_GND816;
_GND817;
_GND818;
_GND819;
_GND820;
_GND821;
_GND822;
_GND823;
_GND824;
_GND825;
_GND826;
_GND827;
_GND828;
_GND829;
_GND830;
_GND831;
_GND832;
_GND833;
_GND834;
_GND835;
_GND836;
_GND837;
_GND838;
_GND839;
_GND840;
_GND841;
_GND842;
_GND843;
_GND844;
_GND845;
_GND846;
_GND847;
_GND848;
_GND849;
_GND850;
_GND851;
_GND852;
_GND853;
_GND854;
_GND855;
_GND856;
_GND857;
_GND858;
_GND859;
_GND860;
_GND861;
_GND862;
_GND863;
_GND864;
_GND865;
_GND866;
_GND867;
_GND868;
_GND869;
_GND870;
_GND871;
_GND872;
_GND873;
_GND874;
_GND875;
_GND876;
_GND877;
_GND878;
_GND879;
_GND880;
_GND881;
_GND882;
_GND883;
_GND884;
_GND885;
_GND886;
_GND887;
_GND888;
_GND889;
_GND890;
_GND891;
_GND892;
_GND893;
_GND894;
_GND895;
_GND896;
_GND897;
_GND898;
_GND899;
_GND900;
_GND901;
_GND902;
_GND903;
_GND904;
_GND905;
_GND906;
_GND907;
_GND908;
_GND909;
_GND910;
_GND911;
_GND912;
_GND913;
_GND914;
_GND915;
_GND916;
_GND917;
_GND918;
_GND919;
_GND920;
_GND921;
_GND922;
_GND923;
_GND924;
_GND925;
_GND926;
_GND927;
_GND928;
_GND929;
_GND930;
_GND931;
_GND932;
_GND933;
_GND934;
_GND935;
_GND936;
_GND937;
_GND938;
_GND939;
_GND940;
_GND941;
_GND942;
_GND943;
_GND944;
_GND945;
_GND946;
_GND947;
_GND948;
_GND949;
_GND950;
_GND951;
_GND952;
_GND953;
_GND954;
_GND955;
_GND956;
_GND957;
_GND958;
_GND959;
_GND960;
_GND961;
_GND962;
_GND963;
_GND964;
_GND965;
_GND966;
_GND967;
_GND968;
_GND969;
_GND970;
_GND971;
_GND972;
_GND973;
_GND974;
_GND975;
_GND976;
_GND977;
_GND978;
_GND979;
_GND980;
_GND981;
_GND982;
_GND983;
_GND984;
_GND985;
_GND986;
_GND987;
_GND988;
_GND989;
_GND990;
_GND991;
_GND992;
_GND993;
_GND994;
_GND995;
_GND996;
_GND997;
_GND998;
_GND999;
_GND1000;
_GND1001;
_GND1002;
_GND1003;
_GND1004;
_GND1005;
_GND1006;
_GND1007;
_GND1008;
_GND1009;
_GND1010;
_GND1011;
_GND1012;
_GND1013;
_GND1014;
_GND1015;
_GND1016;
_GND1017;
_GND1018;
_GND1019;
_GND1020;
_GND1021;
_GND1022;
_GND1023;
_GND1024;
_GND1025;
_GND1026;
_GND1027;
_GND1028;
_GND1029;
_GND1030;
_GND1031;
_GND1032;
_GND1033;
_GND1034;
_GND1035;
_GND1036;
_GND1037;
_GND1038;
_GND1039;
_GND1040;
_GND1041;
_GND1042;
_GND1043;
_GND1044;
_GND1045;
_GND1046;
_GND1047;
_GND1048;
_GND1049;
_GND1050;
_GND1051;
_GND1052;
_GND1053;
_GND1054;
_GND1055;
_GND1056;
_GND1057;
_GND1058;
_GND1059;
_GND1060;
_GND1061;
_GND1062;
_GND1063;
_GND1064;
_GND1065;
_GND1066;
_GND1067;
_GND1068;
_VCC0;
_VCC1;
_VCC2;
_VCC3;
_VCC4;
_VCC5;
_VCC6;
_VCC7;
_VCC8;
_VCC9;
_VCC10;
_VCC11;
_VCC12;
_VCC13;
_VCC14;
_VCC15;
_VCC16;
_VCC17;
_VCC18;
_VCC19;
_VCC20;
_VCC21;
_VCC22;
_VCC23;
_VCC24;
_VCC25;
_VCC26;
_VCC27;
_VCC28;
_VCC29;
_VCC30;
_VCC31;
_VCC32;
_VCC33;
_VCC34;
_VCC35;
_VCC36;
_VCC37;
_VCC38;
_VCC39;
_VCC40;
_VCC41;
_VCC42;
_VCC43;
_VCC44;
_VCC45;
_VCC46;
_VCC47;
_VCC48;
_VCC49;
_VCC50;
_VCC51;
_VCC52;
_VCC53;
_VCC54;
_VCC55;
_VCC56;
_VCC57;
_VCC58;
_VCC59;
_VCC60;
_VCC61;
_VCC62;
_VCC63;
_VCC64;
_VCC65;
_VCC66;
_VCC67;
_VCC68;
_VCC69;
_VCC70;
_VCC71;
_VCC72;
_VCC73;
_VCC74;
_VCC75;
_VCC76;
_VCC77;
_VCC78;
_VCC79;
_VCC80;
_VCC81;
_VCC82;
_VCC83;
_VCC84;
_VCC85;
_VCC86;
_VCC87;
_VCC88;
_VCC89;
_VCC90;
_VCC91;
_VCC92;
_VCC93;
_VCC94;
_VCC95;
_VCC96;
_VCC97;
_VCC98;
_VCC99;
_VCC100;
_VCC101;
_VCC102;
_VCC103;
_VCC104;
_VCC105;
_VCC106;
_VCC107;
_VCC108;
_VCC109;
_VCC110;
_VCC111;
_VCC112;
_VCC113;
_VCC114;
_VCC115;
_VCC116;
_VCC117;
_VCC118;
_VCC119;
_VCC120;
_VCC121;
_VCC122;
_VCC123;
_VCC124;
_VCC125;
_VCC126;
_VCC127;
_VCC128;
_VCC129;
_VCC130;
_VCC131;
_VCC132;
_VCC133;
_VCC134;
_VCC135;
_VCC136;
_VCC137;
_VCC138;
_VCC139;
_VCC140;
_VCC141;
_VCC142;
_VCC143;
_VCC144;
_VCC145;
_VCC146;
_VCC147;
_VCC148;
_VCC149;
_VCC150;
_VCC151;
_VCC152;
_VCC153;
_VCC154;
_VCC155;
_VCC156;
_VCC157;
_VCC158;
_VCC159;
_VCC160;
_VCC161;
_VCC162;
_VCC163;
_VCC164;
_VCC165;
_VCC166;
_VCC167;
_VCC168;
_VCC169;
_VCC170;
_VCC171;
_VCC172;
_VCC173;
_VCC174;
_VCC175;
_VCC176;
_VCC177;
_VCC178;
_VCC179;
_VCC180;
_VCC181;
_VCC182;
_VCC183;
_VCC184;
_VCC185;
_VCC186;
_VCC187;
_VCC188;
_VCC189;
_VCC190;
_VCC191;
_VCC192;
_VCC193;
_VCC194;
_VCC195;
_VCC196;
_VCC197;
_VCC198;
_VCC199;
_VCC200;
_VCC201;
_VCC202;
_VCC203;
_VCC204;
_VCC205;
_VCC206;
_VCC207;
_VCC208;
_VCC209;
_VCC210;
_VCC211;
_VCC212;
_VCC213;
_VCC214;
_VCC215;
_VCC216;
_VCC217;
_VCC218;
_VCC219;
_VCC220;
_VCC221;
_VCC222;
_VCC223;
_VCC224;
_VCC225;
_VCC226;
_VCC227;
_VCC228;
_VCC229;
_VCC230;
_VCC231;
_VCC232;
_VCC233;
_VCC234;
_VCC235;
_VCC236;
_VCC237;
_VCC238;
_VCC239;
_VCC240;
_VCC241;
_VCC242;
_VCC243;
_VCC244;
_VCC245;
_VCC246;
_VCC247;
_VCC248;
_VCC249;
_VCC250;
_VCC251;
_VCC252;
_VCC253;
_VCC254;
_VCC255;
_VCC256;
_VCC257;
_VCC258;
_VCC259;
_VCC260;
_VCC261;
_VCC262;
_VCC263;
_VCC264;
_VCC265;
_VCC266;
_VCC267;
_VCC268;
_VCC269;
_VCC270;
_VCC271;
_VCC272;
_VCC273;
_VCC274;
_VCC275;
_VCC276;
_VCC277;
_VCC278;
_VCC279;
_VCC280;
_VCC281;
_VCC282;
_VCC283;
_VCC284;
_VCC285;
_VCC286;
_VCC287;
_VCC288;
_VCC289;
_VCC290;
_VCC291;
_VCC292;
_VCC293;
_VCC294;
_VCC295;
_VCC296;
_VCC297;
_VCC298;
_VCC299;
_VCC300;
_VCC301;
_VCC302;
_VCC303;
_VCC304;
_VCC305;
_VCC306;
_VCC307;
_VCC308;
_VCC309;
_VCC310;
_VCC311;
_VCC312;
_VCC313;
_VCC314;
_VCC315;
_VCC316;
_VCC317;
_VCC318;
_VCC319;
_VCC320;
_VCC321;
_VCC322;
_VCC323;
_VCC324;
_VCC325;
_VCC326;
_VCC327;
_VCC328;
_VCC329;
_VCC330;
_VCC331;
_VCC332;
_VCC333;
_VCC334;
_VCC335;
_VCC336;
_VCC337;
_VCC338;
_VCC339;
_VCC340;
_VCC341;
_VCC342;
_VCC343;
_VCC344;
_VCC345;
_VCC346;
_VCC347;
_VCC348;
_VCC349;
_VCC350;
_VCC351;
_VCC352;
_VCC353;
_VCC354;
_VCC355;
_VCC356;
_VCC357;
_VCC358;
_VCC359;
_VCC360;
_VCC361;
_VCC362;
_VCC363;
_VCC364;
_VCC365;
_VCC366;
_VCC367;
_VCC368;
_VCC369;
_VCC370;
_VCC371;
_VCC372;
_VCC373;
_VCC374;
_VCC375;
_VCC376;
_VCC377;
_VCC378;
_VCC379;
_VCC380;
_VCC381;
_VCC382;
_VCC383;
_VCC384;
_VCC385;
_VCC386;
_VCC387;
_VCC388;
_VCC389;
_VCC390;
_VCC391;
_VCC392;
_VCC393;
_VCC394;
_VCC395;
_VCC396;
_VCC397;
_VCC398;
_VCC399;
_VCC400;
_VCC401;
_VCC402;
_VCC403;
_VCC404;
_VCC405;
_VCC406;
_VCC407;
_VCC408;
_VCC409;
_VCC410;
_VCC411;
_VCC412;
_VCC413;
_VCC414;
_VCC415;
_VCC416;
_VCC417;
_VCC418;
_VCC419;
_VCC420;
_VCC421;
_VCC422;
_VCC423;
_VCC424;
_VCC425;
_VCC426;
_VCC427;
_VCC428;
_VCC429;
_VCC430;
_VCC431;
_VCC432;
_VCC433;
_VCC434;
_VCC435;
_VCC436;
_VCC437;
_VCC438;
_VCC439;
_VCC440;
_VCC441;
_VCC442;
_VCC443;
_VCC444;
_VCC445;
_VCC446;
_VCC447;
_VCC448;
_VCC449;
_VCC450;
_VCC451;
_VCC452;
_VCC453;
_VCC454;
_VCC455;
_VCC456;
_VCC457;
_VCC458;
_VCC459;
_VCC460;
_VCC461;
_VCC462;
_VCC463;
_VCC464;
_VCC465;
_VCC466;
_VCC467;
_VCC468;
_VCC469;
_VCC470;
_VCC471;
_VCC472;
_VCC473;
_VCC474;
_VCC475;
_VCC476;
_VCC477;
_VCC478;
_VCC479;
_VCC480;
_VCC481;
_VCC482;
_VCC483;
_VCC484;
_VCC485;
_VCC486;
_VCC487;
_VCC488;
_VCC489;
_VCC490;
_VCC491;
_VCC492;
_VCC493;
_VCC494;
_VCC495;
_VCC496;
_VCC497;
_VCC498;
_VCC499;
_VCC500;
_VCC501;
_VCC502;
_VCC503;
_VCC504;
_VCC505;
_VCC506;
_VCC507;
_VCC508;
_VCC509;
_VCC510;
_VCC511;
_VCC512;
_VCC513;
_VCC514;
_VCC515;
_VCC516;
_VCC517;
_VCC518;
_VCC519;
_VCC520;
_VCC521;
_VCC522;
_VCC523;
_VCC524;
_VCC525;
_VCC526;
_VCC527;
_VCC528;
_VCC529;
_VCC530;
_VCC531;
_VCC532;
_VCC533;
_VCC534;
_VCC535;
_VCC536;
_VCC537;
_VCC538;
_VCC539;
_VCC540;
_VCC541;
_VCC542;
_VCC543;
_VCC544;
_VCC545;
_VCC546;
_VCC547;
_VCC548;
_VCC549;
_VCC550;
_VCC551;
_VCC552;
_VCC553;
_VCC554;
_VCC555;
_VCC556;
_VCC557;
_VCC558;
_VCC559;
_VCC560;
_VCC561;
_VCC562;
_VCC563;
_VCC564;
_VCC565;
_VCC566;
_VCC567;
_VCC568;
_VCC569;
_VCC570;
_VCC571;
_VCC572;
_VCC573;
_VCC574;
_VCC575;
_VCC576;
_VCC577;
_VCC578;
_VCC579;
_VCC580;
_VCC581;
_VCC582;
_VCC583;
_VCC584;
_VCC585;
_VCC586;
_VCC587;
_VCC588;
_VCC589;
_VCC590;
_VCC591;
_VCC592;
_VCC593;
_VCC594;
_VCC595;
_VCC596;
_VCC597;
_VCC598;
_VCC599;
_VCC600;
_VCC601;
_VCC602;
_VCC603;
_VCC604;
_VCC605;
_VCC606;
_VCC607;
_VCC608;
_VCC609;
_VCC610;
_VCC611;
_VCC612;
_VCC613;
_VCC614;
_VCC615;
_VCC616;
_VCC617;
_VCC618;
_VCC619;
_VCC620;
_VCC621;
_VCC622;
_VCC623;
_VCC624;
_VCC625;
_VCC626;
_VCC627;
_VCC628;
_VCC629;
_VCC630;
_VCC631;
_VCC632;
_VCC633;
_VCC634;
_VCC635;
_VCC636;
_VCC637;
_VCC638;
_VCC639;
_VCC640;
_VCC641;
_VCC642;
_VCC643;
_VCC644;
_VCC645;
_VCC646;
_VCC647;
_VCC648;
_VCC649;
_VCC650;
_VCC651;
_VCC652;
_VCC653;
_VCC654;
_VCC655;
_VCC656;
_VCC657;
_VCC658;
_VCC659;
_VCC660;
_VCC661;
_VCC662;
_VCC663;
_VCC664;
_VCC665;
_VCC666;
_VCC667;
_VCC668;
_VCC669;
_VCC670;
_VCC671;
_VCC672;
_VCC673;
_VCC674;
_VCC675;
_VCC676;
_VCC677;
_VCC678;
_VCC679;
_VCC680;
_VCC681;
_VCC682;
_VCC683;
_VCC684;
_VCC685;
_VCC686;
_VCC687;
_VCC688;
_VCC689;
_VCC690;
_VCC691;
_VCC692;
_VCC693;
_VCC694;
_VCC695;
_VCC696;
_VCC697;
_VCC698;
_VCC699;
_VCC700;
_VCC701;
_VCC702;
_VCC703;
_VCC704;
_VCC705;
_VCC706;
_VCC707;
_VCC708;
_VCC709;
_VCC710;
_VCC711;
_VCC712;
_VCC713;
_VCC714;
_VCC715;
_VCC716;
_VCC717;
_VCC718;
_VCC719;
_VCC720;
_VCC721;
_VCC722;
_VCC723;
_VCC724;
_VCC725;
_VCC726;
_VCC727;
_VCC728;
_VCC729;
_VCC730;
_VCC731;
_VCC732;
_VCC733;
_VCC734;
_VCC735;
_VCC736;
_VCC737;
_VCC738;
_VCC739;
_VCC740;
_VCC741;
_VCC742;
_VCC743;
_VCC744;
_VCC745;
_VCC746;
_VCC747;
_VCC748;
_VCC749;
_VCC750;
_VCC751;
_VCC752;
_VCC753;
_VCC754;
_VCC755;
_VCC756;
_VCC757;
_VCC758;
_VCC759;
_VCC760;
_VCC761;
_VCC762;
_VCC763;
_VCC764;
_VCC765;
_VCC766;
_VCC767;
_VCC768;
_VCC769;
_VCC770;
_VCC771;
_VCC772;
_VCC773;
_VCC774;
_VCC775;
_VCC776;
_VCC777;
_VCC778;
_VCC779;
_VCC780;
_VCC781;
_VCC782;
_VCC783;
_VCC784;
_VCC785;
_VCC786;
_VCC787;
_VCC788;
_VCC789;
_VCC790;
_VCC791;
_VCC792;
_VCC793;
_VCC794;
_VCC795;
_VCC796;
_VCC797;
_VCC798;
_VCC799;
_VCC800;
_VCC801;
_VCC802;
_VCC803;
_VCC804;
_VCC805;
_VCC806;
_VCC807;
_VCC808;
_VCC809;
_VCC810;
_VCC811;
_VCC812;
_VCC813;
_VCC814;
_VCC815;
_VCC816;
_VCC817;
_VCC818;
_VCC819;
_VCC820;
_VCC821;
_VCC822;
_VCC823;
_VCC824;
_VCC825;
_VCC826;
_VCC827;
_VCC828;
_VCC829;
_VCC830;
_VCC831;
_VCC832;
_VCC833;
_VCC834;
_VCC835;
_VCC836;
_VCC837;
_VCC838;
_VCC839;
_VCC840;
_VCC841;
_VCC842;
_VCC843;
_VCC844;
_VCC845;
_VCC846;
_VCC847;
_VCC848;
_VCC849;
_VCC850;
_VCC851;
_VCC852;
_VCC853;
_VCC854;
_VCC855;
_VCC856;
_VCC857;
_VCC858;
_VCC859;
_VCC860;
_VCC861;
_VCC862;
_VCC863;
_VCC864;
_VCC865;
_VCC866;
_VCC867;
_VCC868;
_VCC869;
_VCC870;
_VCC871;
_VCC872;
_VCC873;
_VCC874;
_VCC875;
_VCC876;
_VCC877;
_VCC878;
_VCC879;
_VCC880;
_VCC881;
_VCC882;
_VCC883;
_VCC884;
_VCC885;
_VCC886;
_VCC887;
_VCC888;
_VCC889;
_VCC890;
_VCC891;
_VCC892;
_VCC893;
_VCC894;
_VCC895;
_VCC896;
_VCC897;
_VCC898;
_VCC899;
_VCC900;
_VCC901;
_VCC902;
_VCC903;
_VCC904;
_VCC905;
_VCC906;
_VCC907;
_VCC908;
_VCC909;
_VCC910;
_VCC911;
_VCC912;
_VCC913;
_VCC914;
_VCC915;
_VCC916;
_VCC917;
_VCC918;
_VCC919;
_VCC920;
_VCC921;
_VCC922;
_VCC923;
_VCC924;
_VCC925;
_VCC926;
_VCC927;
_VCC928;
_VCC929;
_VCC930;
_VCC931;
_VCC932;
_VCC933;
_VCC934;
_VCC935;
_VCC936;
_VCC937;
_VCC938;
_VCC939;
_VCC940;
_VCC941;
_VCC942;
_VCC943;
_VCC944;
_VCC945;
_VCC946;
_VCC947;
_VCC948;
_VCC949;
_VCC950;
_VCC951;
_VCC952;
_VCC953;
_VCC954;
_VCC955;
_VCC956;
_VCC957;
_VCC958;
_VCC959;
_VCC960;
_VCC961;
_VCC962;
_VCC963;
_VCC964;
_VCC965;
_VCC966;
_VCC967;
_VCC968;
_VCC969;
_VCC970;
_VCC971;
_VCC972;
_VCC973;
_VCC974;
_VCC975;
_VCC976;
_VCC977;
_VCC978;
_VCC979;
_VCC980;
_VCC981;
_VCC982;
_VCC983;
_VCC984;
_VCC985;
_VCC986;
_VCC987;
_VCC988;
_VCC989;
_VCC990;
_VCC991;
_VCC992;
_VCC993;
_VCC994;
_VCC995;
_VCC996;
_VCC997;
_VCC998;
_VCC999;
_VCC1000;
_VCC1001;
_VCC1002;
_VCC1003;
_VCC1004;
_VCC1005;
_VCC1006;
_VCC1007;
_VCC1008;
_VCC1009;
_VCC1010;
_VCC1011;
_VCC1012;
_VCC1013;
_VCC1014;
_VCC1015;
_VCC1016;
_VCC1017;
_VCC1018;
_VCC1019;
_VCC1020;
_VCC1021;
_VCC1022;
_VCC1023;
_VCC1024;
_VCC1025;
_VCC1026;
_VCC1027;
_VCC1028;
_VCC1029;
_VCC1030;
_VCC1031;
_VCC1032;
_VCC1033;
_VCC1034;
_VCC1035;
_VCC1036;
_VCC1037;
_VCC1038;
_VCC1039;
_VCC1040;
_VCC1041;
_VCC1042;
_VCC1043;
_VCC1044;
_VCC1045;
_VCC1046;
_VCC1047;
_VCC1048;
_VCC1049;
_VCC1050;
_VCC1051;
_VCC1052;
_VCC1053;
_VCC1054;
_VCC1055;
_VCC1056;
_VCC1057;
_VCC1058;
_VCC1059;
_VCC1060;
_VCC1061;
_VCC1062;
_VCC1063;
_VCC1064;
_VCC1065;
_VCC1066;
_VCC1067;
_VCC1068;
_VCC1069;
_VCC1070;
_VCC1071;
_VCC1072;
_VCC1073;
_VCC1074;
_VCC1075;
_VCC1076;
_VCC1077;
_VCC1078;
_VCC1079;
_VCC1080;
_VCC1081;
_VCC1082;
_VCC1083;
_VCC1084;
_VCC1085;
_VCC1086;
_VCC1087;
_VCC1088;
_VCC1089;
_VCC1090;
_VCC1091;
_VCC1092;
_VCC1093;
_VCC1094;
_VCC1095;
_VCC1096;
_VCC1097;
_VCC1098;
_VCC1099;
_VCC1100;
_VCC1101;
_VCC1102;
_VCC1103;
_VCC1104;
_VCC1105;
_VCC1106;
_VCC1107;
_VCC1108;
_VCC1109;
_VCC1110;
_VCC1111;
_VCC1112;
_VCC1113;
_VCC1114;
_VCC1115;
_VCC1116;
_VCC1117;
_VCC1118;
_VCC1119;
_VCC1120;
_VCC1121;
_VCC1122;
_VCC1123;
_VCC1124;
_VCC1125;
_VCC1126;
_VCC1127;
_VCC1128;
_VCC1129;
_VCC1130;
_VCC1131;
_VCC1132;
_VCC1133;
_VCC1134;
_VCC1135;
_VCC1136;
_VCC1137;
_VCC1138;
_VCC1139;
_VCC1140;
_VCC1141;
_VCC1142;
_VCC1143;
_VCC1144;
_VCC1145;
_VCC1146;
_VCC1147;
_VCC1148;
_VCC1149;
_VCC1150;
_VCC1151;
_VCC1152;
_VCC1153;
_VCC1154;
_VCC1155;
_VCC1156;
_VCC1157;
_VCC1158;
_VCC1159;
_VCC1160;
_VCC1161;
_VCC1162;
_VCC1163;
_VCC1164;
_VCC1165;
_VCC1166;
_VCC1167;
_VCC1168;
_VCC1169;
_VCC1170;
_VCC1171;
_VCC1172;
_VCC1173;
_VCC1174;
_VCC1175;
_VCC1176;
_VCC1177;
_VCC1178;
_VCC1179;
_VCC1180;
_VCC1181;
_VCC1182;
_VCC1183;
_VCC1184;
_VCC1185;
_VCC1186;
_VCC1187;
_VCC1188;
_VCC1189;
_N0;
_N1;
_N9;
_N10;
_N11;
_N12;
_N13;
_N14;
_N15;
_N16;
_N17;
_N18;
_N19;
_N20;
_N21;
_N22;
_N23;
_N24;
_N25;
_N26;
_N27;
_N28;
_N29;
_N30;
_N31;
_N32;
_N33;
_N34;
_N35;
_N36;
_N37;
_N38;
_N39;

Clock
pclk;1000
pclk_div2;1001
ref_clk;1002
sys_clk;1006
cmos1_pclk;1007
cmos2_pclk;1008
rst_clk;1009
ddrphy_sysclk;1010
phy_dq_clk_0;1011
phy_dq_sysclk_0;1012
phy_dq_clk_1;1014
phy_dq_sysclk_1;1015
cmos1_pclk_16bit;1025
cmos2_pclk_16bit;1026
sys_clk|u_PLL/u_gpll/CLKOUT1_Inferred;1035
sys_clk|u_PLL/u_gpll/CLKOUT0_Inferred;1036
DebugCore_JCLK;10001000
DebugCore_CAPTURE;10001001


