# Zero
### Solution
```Verilog
module top_module(output zero);
	assign zero = 1'b0;
endmodule
```
[code](2.v)

### Timing diagrams for selected test cases
![result](./result.png)
