

================================================================
== Vitis HLS Report for 'save_variables_locally_10u_128u_s'
================================================================
* Date:           Thu Oct 20 03:40:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1439|     1439|  14.390 us|  14.390 us|  1439|  1439|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%gmem_softmax_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem_softmax_weights"   --->   Operation 5 'read' 'gmem_softmax_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = trunc i64 %gmem_softmax_weights_read"   --->   Operation 6 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.08ns)   --->   "%call_ln0 = call void @save_variables_locally<10u, 128u>_Pipeline_save_weights_L, i320 %softmax_weights, i64 %gmem_softmax_weights_read, i512 %gmem, i6 %empty"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%layer_output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %layer_output"   --->   Operation 8 'read' 'layer_output_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @save_variables_locally<10u, 128u>_Pipeline_save_weights_L, i320 %softmax_weights, i64 %gmem_softmax_weights_read, i512 %gmem, i6 %empty"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i64 %layer_output_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 10 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (1.08ns)   --->   "%call_ln174 = call void @save_variables_locally<10u, 128u>_Pipeline_stream_input, i32 %softmax_f_map_stream14, i64 %layer_output_read, i512 %gmem, i6 %trunc_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 12 'call' 'call_ln174' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i320 %softmax_weights"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_stream14, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_0, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln174 = call void @save_variables_locally<10u, 128u>_Pipeline_stream_input, i32 %softmax_f_map_stream14, i64 %layer_output_read, i512 %gmem, i6 %trunc_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [softmax_10_bp/src/softmax_10_bp.cpp:14]   --->   Operation 17 'ret' 'ret_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	wire read operation ('gmem_softmax_weights_read') on port 'gmem_softmax_weights' [10]  (0 ns)
	'call' operation ('call_ln0') to 'save_variables_locally<10u, 128u>_Pipeline_save_weights_L' [12]  (1.08 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to 'save_variables_locally<10u, 128u>_Pipeline_stream_input' [15]  (1.08 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
