
*** Running vivado
    with args -log design_1_AES_system_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AES_system_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_AES_system_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP/AES_system_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP/AES_sytem_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_AES_system_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16356 
WARNING: [Synth 8-6901] identifier 'out_data1' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:534]
WARNING: [Synth 8-6901] identifier 'out_data1' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:535]
WARNING: [Synth 8-6901] identifier 'out_data1' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:536]
WARNING: [Synth 8-6901] identifier 'out_data1' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:537]
WARNING: [Synth 8-6901] identifier 'done1' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:538]
WARNING: [Synth 8-6901] identifier 'out_data2' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:539]
WARNING: [Synth 8-6901] identifier 'out_data2' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:540]
WARNING: [Synth 8-6901] identifier 'out_data2' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:541]
WARNING: [Synth 8-6901] identifier 'out_data2' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:542]
WARNING: [Synth 8-6901] identifier 'done2' is used before its declaration [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:543]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 746.133 ; gain = 184.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AES_system_0_0' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ip/design_1_AES_system_0_0/synth/design_1_AES_system_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AES_system_v1_0' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_system_v1_0_S00_AXI' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:32]
INFO: [Synth 8-6155] done synthesizing module 'AES' (1#1) [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:32]
INFO: [Synth 8-6157] synthesizing module 'INV_AES' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:189]
INFO: [Synth 8-6155] done synthesizing module 'INV_AES' (2#1) [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:11]
INFO: [Synth 8-6155] done synthesizing module 'AES_system_v1_0_S00_AXI' (3#1) [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AES_system_v1_0' (4#1) [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/hdl/AES_system_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AES_system_0_0' (5#1) [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ip/design_1_AES_system_0_0/synth/design_1_AES_system_0_0.v:57]
WARNING: [Synth 8-3331] design AES_system_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AES_system_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AES_system_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AES_system_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AES_system_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AES_system_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.406 ; gain = 506.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1068.406 ; gain = 506.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1068.406 ; gain = 506.750
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1181.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1205.840 ; gain = 24.113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fourth_column_key_reg[3][7:0]' into 'round_key_reg[15][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'fourth_column_key_reg[2][7:0]' into 'round_key_reg[14][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'fourth_column_key_reg[1][7:0]' into 'round_key_reg[13][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'fourth_column_key_reg[0][7:0]' into 'round_key_reg[12][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[3][7:0]' into 's_box_reg[191][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[4][7:0]' into 's_box_reg[124][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[6][7:0]' into 's_box_reg[114][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[1][7:0]' into 's_box_reg[106][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[5][7:0]' into 's_box_reg[84][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[8][7:0]' into 's_box_reg[68][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[7][7:0]' into 's_box_reg[58][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[2][7:0]' into 's_box_reg[48][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[9][7:0]' into 's_box_reg[36][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-4471] merging register 'Rcon_reg[0][7:0]' into 's_box_reg[9][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/aes.v:56]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'AES'
INFO: [Synth 8-5544] ROM "out_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Rcon_reg[2][7:0]' into 'inv_s_box_reg[242][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[7][7:0]' into 'inv_s_box_reg[205][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[4][7:0]' into 'inv_s_box_reg[202][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[5][7:0]' into 'inv_s_box_reg[183][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[8][7:0]' into 'inv_s_box_reg[175][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[0][7:0]' into 'inv_s_box_reg[124][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[1][7:0]' into 'inv_s_box_reg[119][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[3][7:0]' into 'inv_s_box_reg[48][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[6][7:0]' into 'inv_s_box_reg[9][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 'Rcon_reg[9][7:0]' into 'inv_s_box_reg[5][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[255][7:0]' into 'inv_s_box_reg[71][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[254][7:0]' into 'inv_s_box_reg[234][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[253][7:0]' into 'inv_s_box_reg[32][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[252][7:0]' into 'inv_s_box_reg[231][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[251][7:0]' into 'inv_s_box_reg[118][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[250][7:0]' into 'inv_s_box_reg[216][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[249][7:0]' into 'inv_s_box_reg[238][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[248][7:0]' into 'inv_s_box_reg[131][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[247][7:0]' into 'inv_s_box_reg[69][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[246][7:0]' into 'inv_s_box_reg[44][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[245][7:0]' into 'inv_s_box_reg[142][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[244][7:0]' into 'inv_s_box_reg[8][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[243][7:0]' into 'inv_s_box_reg[215][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[242][7:0]' into 'inv_s_box_reg[167][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[241][7:0]' into 'inv_s_box_reg[50][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[240][7:0]' into 'inv_s_box_reg[100][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[239][7:0]' into 'inv_s_box_reg[158][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[238][7:0]' into 'inv_s_box_reg[52][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[237][7:0]' into 'inv_s_box_reg[252][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[236][7:0]' into 'inv_s_box_reg[139][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[235][7:0]' into 'inv_s_box_reg[30][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[234][7:0]' into 'inv_s_box_reg[23][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[233][7:0]' into 'inv_s_box_reg[114][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[232][7:0]' into 'inv_s_box_reg[20][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[231][7:0]' into 'inv_s_box_reg[34][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[230][7:0]' into 'inv_s_box_reg[25][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[229][7:0]' into 'inv_s_box_reg[53][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[228][7:0]' into 'inv_s_box_reg[249][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[227][7:0]' into 'inv_s_box_reg[130][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[226][7:0]' into 'inv_s_box_reg[70][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[225][7:0]' into 'inv_s_box_reg[65][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[224][7:0]' into 'inv_s_box_reg[248][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[223][7:0]' into 'inv_s_box_reg[11][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[222][7:0]' into 'inv_s_box_reg[164][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[221][7:0]' into 'inv_s_box_reg[120][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[220][7:0]' into 'inv_s_box_reg[68][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[219][7:0]' into 'inv_s_box_reg[86][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[218][7:0]' into 'inv_s_box_reg[91][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[217][7:0]' into 'inv_s_box_reg[150][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[216][7:0]' into 'inv_s_box_reg[239][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[215][7:0]' into 'inv_s_box_reg[171][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[214][7:0]' into 'inv_s_box_reg[66][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[213][7:0]' into 'inv_s_box_reg[123][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[212][7:0]' into 'inv_s_box_reg[82][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[211][7:0]' into 'inv_s_box_reg[51][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[210][7:0]' into 'inv_s_box_reg[213][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[209][7:0]' into 'inv_s_box_reg[178][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[208][7:0]' into 'inv_s_box_reg[81][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[207][7:0]' into 'inv_s_box_reg[126][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[206][7:0]' into 'inv_s_box_reg[61][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[205][7:0]' into 'inv_s_box_reg[122][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[204][7:0]' into 'inv_s_box_reg[179][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[203][7:0]' into 'inv_s_box_reg[192][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[202][7:0]' into 'inv_s_box_reg[146][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[201][7:0]' into 'inv_s_box_reg[193][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[200][7:0]' into 'inv_s_box_reg[155][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[199][7:0]' into 'inv_s_box_reg[180][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[198][7:0]' into 'inv_s_box_reg[141][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[197][7:0]' into 'inv_s_box_reg[36][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[196][7:0]' into 'inv_s_box_reg[156][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[195][7:0]' into 'inv_s_box_reg[49][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[194][7:0]' into 'inv_s_box_reg[63][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[193][7:0]' into 'inv_s_box_reg[188][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[192][7:0]' into 'inv_s_box_reg[244][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[191][7:0]' into 'inv_s_box_reg[48][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[190][7:0]' into 'inv_s_box_reg[228][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[189][7:0]' into 'inv_s_box_reg[218][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[188][7:0]' into 'inv_s_box_reg[77][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[187][7:0]' into 'inv_s_box_reg[135][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[186][7:0]' into 'inv_s_box_reg[191][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[185][7:0]' into 'inv_s_box_reg[177][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[184][7:0]' into 'inv_s_box_reg[80][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[183][7:0]' into 'inv_s_box_reg[211][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[182][7:0]' into 'inv_s_box_reg[47][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[181][7:0]' into 'inv_s_box_reg[3][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Synth 8-4471] merging register 's_box_reg[180][7:0]' into 'inv_s_box_reg[93][7:0]' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:66]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                             0000
                 iSTATE1 |                              001 |                             0001
                 iSTATE5 |                              010 |                             0010
                 iSTATE3 |                              011 |                             0110
                 iSTATE2 |                              100 |                             0011
                  iSTATE |                              101 |                             0100
                 iSTATE4 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'AES'
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [d:/FPGA/AES_system/AES_system.srcs/sources_1/bd/design_1/ipshared/9a93/src/inv_aes.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |AES__GB0                     |           1|     35046|
|2     |AES__GB1                     |           1|     10208|
|3     |INV_AES__GB0                 |           1|     28047|
|4     |INV_AES__GB1                 |           1|     21216|
|5     |INV_AES__GB2                 |           1|     14400|
|6     |INV_AES__GB3                 |           1|     16355|
|7     |INV_AES__GB4                 |           1|     22440|
|8     |INV_AES__GB5                 |           1|     20507|
|9     |AES_system_v1_0_S00_AXI__GC0 |           1|      5237|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 142   
	   6 Input      8 Bit         XORs := 4     
	   5 Input      8 Bit         XORs := 3     
	   7 Input      8 Bit         XORs := 7     
	   3 Input      8 Bit         XORs := 12    
	   8 Input      8 Bit         XORs := 5     
	   9 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 21    
	                8 Bit    Registers := 756   
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input    128 Bit        Muxes := 2     
	  10 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   7 Input      8 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 176   
	  16 Input      8 Bit        Muxes := 70    
	  10 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 70    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  26 Input      1 Bit        Muxes := 161   
	  10 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 38    
	   6 Input      8 Bit         XORs := 3     
	   5 Input      8 Bit         XORs := 1     
	   7 Input      8 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 272   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input    128 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 16    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module INV_AES 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 104   
	   3 Input      8 Bit         XORs := 7     
	   7 Input      8 Bit         XORs := 6     
	   5 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 5     
	   9 Input      8 Bit         XORs := 2     
	   6 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 484   
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 176   
	  16 Input      8 Bit        Muxes := 70    
	  10 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 70    
	  10 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 161   
	  10 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AES_system_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_AES_system_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AES_system_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AES_system_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AES_system_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AES_system_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AES_system_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'AES_system_v1_0_S00_AXI_insti_8/axi_rresp_reg[0]' (FDRE) to 'AES_system_v1_0_S00_AXI_insti_8/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_system_v1_0_S00_AXI_insti_8/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'AES_system_v1_0_S00_AXI_insti_8/axi_bresp_reg[0]' (FDRE) to 'AES_system_v1_0_S00_AXI_insti_8/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_system_v1_0_S00_AXI_insti_8/\axi_bresp_reg[1] )
WARNING: [Synth 8-3917] design INV_AES__GB1 has port P[8] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O21[3] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O21[2] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O21[1] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O21[0] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O22[3] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O22[2] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O22[1] driven by constant 0
WARNING: [Synth 8-3917] design INV_AES__GB1 has port O22[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'OF4_reg[0][0]' (FDE) to 'OF4_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[2][0]' (FDE) to 'OF4_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[0][1]' (FDE) to 'OF4_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[2][1]' (FDE) to 'OF4_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[0][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[2][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[0][3]' (FDE) to 'OF4_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[2][3]' (FDE) to 'OF4_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[0][4]' (FDE) to 'GF2_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[2][4]' (FDE) to 'GF2_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[0][0]' (FDE) to 'OF8_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[1][0]' (FDE) to 'OF8_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[2][0]' (FDE) to 'OF8_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[3][0]' (FDE) to 'OF8_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[1][0]' (FDE) to 'GF2_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[3][0]' (FDE) to 'OF4_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[0][1]' (FDE) to 'OF8_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[1][1]' (FDE) to 'OF8_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[2][1]' (FDE) to 'OF8_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[3][1]' (FDE) to 'OF8_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[1][1]' (FDE) to 'GF2_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[3][1]' (FDE) to 'OF4_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[0][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[1][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[2][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[3][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[1][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[3][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[0][3]' (FDE) to 'OF8_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[1][3]' (FDE) to 'OF8_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[2][3]' (FDE) to 'OF8_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[3][3]' (FDE) to 'OF8_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[1][3]' (FDE) to 'GF2_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[3][3]' (FDE) to 'OF4_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[0][4]' (FDE) to 'GF4_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[1][4]' (FDE) to 'GF4_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[2][4]' (FDE) to 'GF4_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[3][4]' (FDE) to 'GF4_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[1][4]' (FDE) to 'GF2_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[3][4]' (FDE) to 'GF2_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[6][0]' (FDE) to 'GF2_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[4][0]' (FDE) to 'OF4_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[6][1]' (FDE) to 'GF2_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[4][1]' (FDE) to 'OF4_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[6][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[4][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[6][3]' (FDE) to 'GF2_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[4][3]' (FDE) to 'OF4_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[6][4]' (FDE) to 'GF2_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[4][4]' (FDE) to 'GF2_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[7][0]' (FDE) to 'GF2_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[4][0]' (FDE) to 'OF8_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[5][0]' (FDE) to 'OF4_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[5][0]' (FDE) to 'OF8_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[7][0]' (FDE) to 'OF8_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[6][0]' (FDE) to 'OF8_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[7][1]' (FDE) to 'GF2_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[4][1]' (FDE) to 'OF8_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[5][1]' (FDE) to 'OF4_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[5][1]' (FDE) to 'OF8_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[7][1]' (FDE) to 'OF8_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[6][1]' (FDE) to 'OF8_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[7][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[4][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[5][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[5][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[7][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[6][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[7][3]' (FDE) to 'GF2_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[4][3]' (FDE) to 'OF8_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[5][3]' (FDE) to 'OF4_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[5][3]' (FDE) to 'OF8_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[7][3]' (FDE) to 'OF8_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[6][3]' (FDE) to 'OF8_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[7][4]' (FDE) to 'GF2_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[4][4]' (FDE) to 'GF4_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[5][4]' (FDE) to 'GF2_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[5][4]' (FDE) to 'GF4_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[7][4]' (FDE) to 'GF4_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[6][4]' (FDE) to 'GF4_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[10][0]' (FDE) to 'GF2_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[8][0]' (FDE) to 'GF2_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[10][1]' (FDE) to 'GF2_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[8][1]' (FDE) to 'GF2_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[10][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[8][2]' (FDE) to 'OF8_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[10][3]' (FDE) to 'GF2_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[8][3]' (FDE) to 'GF2_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[10][4]' (FDE) to 'GF2_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[8][4]' (FDE) to 'GF2_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[8][0]' (FDE) to 'OF8_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[9][0]' (FDE) to 'OF4_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[11][0]' (FDE) to 'OF4_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[10][0]' (FDE) to 'OF8_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[11][0]' (FDE) to 'OF8_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[9][0]' (FDE) to 'OF8_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'OF8_reg[8][1]' (FDE) to 'OF8_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'OF4_reg[9][1]' (FDE) to 'OF4_reg[9][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[246][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[240][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[238][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[234][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[231][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[230][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[229][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[228][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[227][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[226][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[225][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[224][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[223][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[222][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[221][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[220][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[219][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[218][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[217][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[216][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[215][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[214][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[213][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[212][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[211][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[210][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[209][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[208][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[207][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[206][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[204][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[203][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[201][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[200][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[199][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[198][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[197][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[196][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[195][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[194][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[193][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[192][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[191][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[190][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[189][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[188][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[187][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[186][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[185][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[184][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[182][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[181][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[180][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[179][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[178][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[177][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[176][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[174][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[173][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[172][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[171][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[170][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[169][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[168][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[167][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[166][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[165][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[164][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[163][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[162][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[161][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[160][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[159][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[158][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[157][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[156][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inv_s_box_reg[155][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[154][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inv_s_box_reg[153][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:51 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |AES__GB0                     |           1|     34650|
|2     |AES__GB1                     |           1|      1636|
|3     |INV_AES__GB0                 |           1|     11424|
|4     |INV_AES__GB1                 |           1|      2143|
|5     |INV_AES__GB2                 |           1|      8115|
|6     |INV_AES__GB3                 |           1|      6442|
|7     |INV_AES__GB4                 |           1|     22440|
|8     |INV_AES__GB5                 |           1|      3839|
|9     |AES_system_v1_0_S00_AXI__GC0 |           1|      1472|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:03:02 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:03:05 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |AES__GB0                     |           1|      8504|
|2     |AES__GB1                     |           1|      1636|
|3     |INV_AES__GB0                 |           1|      1866|
|4     |INV_AES__GB1                 |           1|      2143|
|5     |INV_AES__GB2                 |           1|      5353|
|6     |INV_AES__GB3                 |           1|      3293|
|7     |INV_AES__GB4                 |           1|      4488|
|8     |INV_AES__GB5                 |           1|      3839|
|9     |AES_system_v1_0_S00_AXI__GC0 |           1|      1472|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:03:09 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:03:12 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:03:12 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    14|
|2     |LUT2  |   303|
|3     |LUT3  |   501|
|4     |LUT4  |   458|
|5     |LUT5  |  1292|
|6     |LUT6  |  3040|
|7     |MUXF7 |   828|
|8     |MUXF8 |   277|
|9     |FDCE  |     6|
|10    |FDRE  |  2393|
|11    |FDSE  |   522|
|12    |LD    |     4|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  9638|
|2     |  inst                           |AES_system_v1_0         |  9638|
|3     |    AES_system_v1_0_S00_AXI_inst |AES_system_v1_0_S00_AXI |  9638|
|4     |      aes                        |AES                     |  2177|
|5     |      inv_aes                    |INV_AES                 |  6652|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 1205.840 ; gain = 644.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:03:13 . Memory (MB): peak = 1205.840 ; gain = 506.750
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:03:25 . Memory (MB): peak = 1205.840 ; gain = 644.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1205.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
336 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:03:38 . Memory (MB): peak = 1205.840 ; gain = 915.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1205.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/AES_system/AES_system.runs/design_1_AES_system_0_0_synth_1/design_1_AES_system_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AES_system_0_0, cache-ID = c2436044c2d6b479
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1205.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/AES_system/AES_system.runs/design_1_AES_system_0_0_synth_1/design_1_AES_system_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AES_system_0_0_utilization_synth.rpt -pb design_1_AES_system_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 23:29:58 2020...
