$comment
	File created using the following command:
		vcd file nsubburaj_lab5vhdl.msim.vcd -direction
$end
$date
	Thu Oct 14 11:40:49 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module nsubburaj_lab5vhdl_vhd_vec_tst $end
$var wire 1 ! led [2] $end
$var wire 1 " led [1] $end
$var wire 1 # led [0] $end
$var wire 1 $ sw [7] $end
$var wire 1 % sw [6] $end
$var wire 1 & sw [5] $end
$var wire 1 ' sw [4] $end
$var wire 1 ( sw [3] $end
$var wire 1 ) sw [2] $end
$var wire 1 * sw [1] $end
$var wire 1 + sw [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_sw [7] $end
$var wire 1 6 ww_sw [6] $end
$var wire 1 7 ww_sw [5] $end
$var wire 1 8 ww_sw [4] $end
$var wire 1 9 ww_sw [3] $end
$var wire 1 : ww_sw [2] $end
$var wire 1 ; ww_sw [1] $end
$var wire 1 < ww_sw [0] $end
$var wire 1 = ww_led [2] $end
$var wire 1 > ww_led [1] $end
$var wire 1 ? ww_led [0] $end
$var wire 1 @ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 A \sw[7]~input_o\ $end
$var wire 1 B \sw[3]~input_o\ $end
$var wire 1 C \sw[6]~input_o\ $end
$var wire 1 D \sw[2]~input_o\ $end
$var wire 1 E \LessThan1~1_combout\ $end
$var wire 1 F \LessThan0~1_combout\ $end
$var wire 1 G \sw[4]~input_o\ $end
$var wire 1 H \sw[0]~input_o\ $end
$var wire 1 I \sw[1]~input_o\ $end
$var wire 1 J \sw[5]~input_o\ $end
$var wire 1 K \LessThan1~0_combout\ $end
$var wire 1 L \LessThan0~0_combout\ $end
$var wire 1 M \Equal0~0_combout\ $end
$var wire 1 N \GT~0_combout\ $end
$var wire 1 O \Equal0~1_combout\ $end
$var wire 1 P \comb~0_combout\ $end
$var wire 1 Q \LT~combout\ $end
$var wire 1 R \Equal0~2_combout\ $end
$var wire 1 S \comb~1_combout\ $end
$var wire 1 T \EQ~combout\ $end
$var wire 1 U \comb~2_combout\ $end
$var wire 1 V \LessThan1~2_combout\ $end
$var wire 1 W \GT~combout\ $end
$var wire 1 X \ALT_INV_sw[4]~input_o\ $end
$var wire 1 Y \ALT_INV_sw[0]~input_o\ $end
$var wire 1 Z \ALT_INV_sw[5]~input_o\ $end
$var wire 1 [ \ALT_INV_sw[1]~input_o\ $end
$var wire 1 \ \ALT_INV_sw[7]~input_o\ $end
$var wire 1 ] \ALT_INV_sw[3]~input_o\ $end
$var wire 1 ^ \ALT_INV_sw[6]~input_o\ $end
$var wire 1 _ \ALT_INV_sw[2]~input_o\ $end
$var wire 1 ` \ALT_INV_GT~combout\ $end
$var wire 1 a \ALT_INV_EQ~combout\ $end
$var wire 1 b \ALT_INV_LT~combout\ $end
$var wire 1 c \ALT_INV_LessThan1~2_combout\ $end
$var wire 1 d \ALT_INV_comb~2_combout\ $end
$var wire 1 e \ALT_INV_Equal0~2_combout\ $end
$var wire 1 f \ALT_INV_comb~1_combout\ $end
$var wire 1 g \ALT_INV_GT~0_combout\ $end
$var wire 1 h \ALT_INV_LessThan0~1_combout\ $end
$var wire 1 i \ALT_INV_LessThan0~0_combout\ $end
$var wire 1 j \ALT_INV_comb~0_combout\ $end
$var wire 1 k \ALT_INV_LessThan1~1_combout\ $end
$var wire 1 l \ALT_INV_Equal0~1_combout\ $end
$var wire 1 m \ALT_INV_LessThan1~0_combout\ $end
$var wire 1 n \ALT_INV_Equal0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1-
x.
1/
10
11
12
13
14
x@
0A
0B
0C
1D
1E
0F
0G
1H
0I
1J
0K
1L
0M
1N
0O
1P
0Q
0R
1S
0T
0U
1V
1W
1X
0Y
0Z
1[
1\
1]
1^
0_
0`
1a
1b
0c
1d
1e
0f
0g
1h
0i
0j
0k
1l
1m
1n
0$
0%
1&
0'
0(
1)
0*
1+
05
06
17
08
09
1:
0;
1<
1=
0>
0?
1!
0"
0#
$end
#10000
