//! MPU configuration (HCPU).
//!
//! Primary goal: make cross-core shared SRAM (HPSYS/LPSYS) non-cacheable,
//! matching SiFli SDK `mpu_config()` behavior to prevent IPC ring buffer inconsistency from DCache.

use core::ptr;
use cortex_m::asm;

/// SiFli SDK `mpu_armv8.h`: `ARM_MPU_ATTR_NON_CACHEABLE=4`, `ARM_MPU_ATTR(O,I)=(O<<4)|I` (when O!=0).
const ATTR_NON_CACHEABLE_NORMAL: u32 = 0x44;

// `core_cm33.h`
const MPU_CTRL_ENABLE: u32 = 1 << 0;
const MPU_CTRL_HFNMIENA: u32 = 1 << 1;
const MPU_CTRL_PRIVDEFENA: u32 = 1 << 2;

const MPU_RBAR_SH_NON: u32 = 0;
const MPU_RBAR_AP_RW_ANY: u32 = 0b01; // ARM_MPU_AP_(RO=0, NP=1)

// ARMv8-M MPU registers not available in cortex-m 0.7 RegisterBlock.
// MPU base = 0xE000_ED90.
const MPU_RLAR: *mut u32 = 0xE000_EDA0 as *mut u32;
const MPU_MAIR0: *mut u32 = 0xE000_EDC0 as *mut u32;

#[inline]
const fn mpu_rbar(base: u32, sh: u32, ap: u32, xn: bool) -> u32 {
    let xn = if xn { 1 } else { 0 };
    (base & 0xFFFF_FFE0) | ((sh & 0x3) << 3) | ((ap & 0x3) << 1) | xn
}

#[inline]
const fn mpu_rlar(limit: u32, attr_idx: u32) -> u32 {
    (limit & 0xFFFF_FFE0) | ((attr_idx & 0x7) << 1) | 1
}

/// Make cross-core shared SRAM non-cacheable (minimal subset).
///
/// - HPSYS SRAM: `0x2000_0000..=0x2027_FFFF`
/// - LPSYS SRAM: `0x203F_C000..=0x204F_FFFF`
///
/// These two ranges cover the 52x mailbox IPC ring buffers (`0x2007_FC00..` / `0x2040_2800..` etc.).
pub(crate) unsafe fn init() {
    let mpu = &*cortex_m::peripheral::MPU::PTR;

    // Ensure subsequent MPU configuration takes effect.
    asm::dsb();
    asm::isb();

    // Disable MPU first.
    mpu.ctrl.write(0);
    asm::dsb();
    asm::isb();

    // Attr0: non-cacheable normal memory。
    ptr::write_volatile(MPU_MAIR0, ATTR_NON_CACHEABLE_NORMAL);

    // Region 0: HPSYS SRAM non-cacheable。
    mpu.rnr.write(0);
    mpu.rbar.write(mpu_rbar(0x2000_0000, MPU_RBAR_SH_NON, MPU_RBAR_AP_RW_ANY, false));
    ptr::write_volatile(MPU_RLAR, mpu_rlar(0x2027_FFFF, 0));

    // Region 1: LPSYS SRAM non-cacheable。
    mpu.rnr.write(1);
    mpu.rbar.write(mpu_rbar(0x203F_C000, MPU_RBAR_SH_NON, MPU_RBAR_AP_RW_ANY, false));
    ptr::write_volatile(MPU_RLAR, mpu_rlar(0x204F_FFFF, 0));

    // Enable MPU: preserve default memory map (PRIVDEFENA) to prevent faults on uncovered regions.
    mpu.ctrl
        .write(MPU_CTRL_ENABLE | MPU_CTRL_HFNMIENA | MPU_CTRL_PRIVDEFENA);

    asm::dsb();
    asm::isb();

    // Log for confirming MPU is configured and active.
    let ctrl = mpu.ctrl.read();
    let mair0 = ptr::read_volatile(MPU_MAIR0);
    mpu.rnr.write(0);
    let r0_rbar = mpu.rbar.read();
    let r0_rlar = ptr::read_volatile(MPU_RLAR);
    mpu.rnr.write(1);
    let r1_rbar = mpu.rbar.read();
    let r1_rlar = ptr::read_volatile(MPU_RLAR);
    debug!(
        "mpu: ctrl=0x{:08X} mair0=0x{:08X} r0=(rbar=0x{:08X} rlar=0x{:08X}) r1=(rbar=0x{:08X} rlar=0x{:08X})",
        ctrl,
        mair0,
        r0_rbar,
        r0_rlar,
        r1_rbar,
        r1_rlar
    );
}
