RAM_I.v,verilog,xil_defaultlib,../../../../10_final.srcs/sources_1/ip/RAM_I/sim/RAM_I.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
