// Seed: 2071248909
module module_0 (
    output logic id_0,
    input wor void id_1,
    input tri id_2
);
  assign id_0 = id_1 + 1;
  always id_0 = 1 - -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0
    , id_5,
    output logic   id_1,
    input  supply1 id_2,
    output supply1 id_3
);
  assign id_3 = -1'b0;
  assign id_3 = 1;
  assign id_3 = id_5;
  wire id_6;
  initial id_1 = id_6;
  assign id_6 = id_2;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  assign id_3 = id_5 + id_2;
endmodule
