#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20ca120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2098320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x209fe70 .functor NOT 1, L_0x20f52b0, C4<0>, C4<0>, C4<0>;
L_0x20f5090 .functor XOR 2, L_0x20f4f30, L_0x20f4ff0, C4<00>, C4<00>;
L_0x20f51a0 .functor XOR 2, L_0x20f5090, L_0x20f5100, C4<00>, C4<00>;
v0x20f1dc0_0 .net *"_ivl_10", 1 0, L_0x20f5100;  1 drivers
v0x20f1ec0_0 .net *"_ivl_12", 1 0, L_0x20f51a0;  1 drivers
v0x20f1fa0_0 .net *"_ivl_2", 1 0, L_0x20f4e90;  1 drivers
v0x20f2060_0 .net *"_ivl_4", 1 0, L_0x20f4f30;  1 drivers
v0x20f2140_0 .net *"_ivl_6", 1 0, L_0x20f4ff0;  1 drivers
v0x20f2270_0 .net *"_ivl_8", 1 0, L_0x20f5090;  1 drivers
v0x20f2350_0 .net "a", 0 0, v0x20effe0_0;  1 drivers
v0x20f23f0_0 .net "b", 0 0, v0x20f0080_0;  1 drivers
v0x20f2490_0 .net "c", 0 0, v0x20f0120_0;  1 drivers
v0x20f2530_0 .var "clk", 0 0;
v0x20f25d0_0 .net "d", 0 0, v0x20f0260_0;  1 drivers
v0x20f2670_0 .net "out_pos_dut", 0 0, L_0x20f4d00;  1 drivers
v0x20f2710_0 .net "out_pos_ref", 0 0, L_0x20f3d50;  1 drivers
v0x20f27b0_0 .net "out_sop_dut", 0 0, L_0x20f45c0;  1 drivers
v0x20f2850_0 .net "out_sop_ref", 0 0, L_0x20cb630;  1 drivers
v0x20f28f0_0 .var/2u "stats1", 223 0;
v0x20f2990_0 .var/2u "strobe", 0 0;
v0x20f2b40_0 .net "tb_match", 0 0, L_0x20f52b0;  1 drivers
v0x20f2c10_0 .net "tb_mismatch", 0 0, L_0x209fe70;  1 drivers
v0x20f2cb0_0 .net "wavedrom_enable", 0 0, v0x20f0530_0;  1 drivers
v0x20f2d80_0 .net "wavedrom_title", 511 0, v0x20f05d0_0;  1 drivers
L_0x20f4e90 .concat [ 1 1 0 0], L_0x20f3d50, L_0x20cb630;
L_0x20f4f30 .concat [ 1 1 0 0], L_0x20f3d50, L_0x20cb630;
L_0x20f4ff0 .concat [ 1 1 0 0], L_0x20f4d00, L_0x20f45c0;
L_0x20f5100 .concat [ 1 1 0 0], L_0x20f3d50, L_0x20cb630;
L_0x20f52b0 .cmp/eeq 2, L_0x20f4e90, L_0x20f51a0;
S_0x209cba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2098320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20a0250 .functor AND 1, v0x20f0120_0, v0x20f0260_0, C4<1>, C4<1>;
L_0x20a0630 .functor NOT 1, v0x20effe0_0, C4<0>, C4<0>, C4<0>;
L_0x20a0a10 .functor NOT 1, v0x20f0080_0, C4<0>, C4<0>, C4<0>;
L_0x20a0c90 .functor AND 1, L_0x20a0630, L_0x20a0a10, C4<1>, C4<1>;
L_0x20b8270 .functor AND 1, L_0x20a0c90, v0x20f0120_0, C4<1>, C4<1>;
L_0x20cb630 .functor OR 1, L_0x20a0250, L_0x20b8270, C4<0>, C4<0>;
L_0x20f31d0 .functor NOT 1, v0x20f0080_0, C4<0>, C4<0>, C4<0>;
L_0x20f3240 .functor OR 1, L_0x20f31d0, v0x20f0260_0, C4<0>, C4<0>;
L_0x20f3350 .functor AND 1, v0x20f0120_0, L_0x20f3240, C4<1>, C4<1>;
L_0x20f3410 .functor NOT 1, v0x20effe0_0, C4<0>, C4<0>, C4<0>;
L_0x20f34e0 .functor OR 1, L_0x20f3410, v0x20f0080_0, C4<0>, C4<0>;
L_0x20f3550 .functor AND 1, L_0x20f3350, L_0x20f34e0, C4<1>, C4<1>;
L_0x20f36d0 .functor NOT 1, v0x20f0080_0, C4<0>, C4<0>, C4<0>;
L_0x20f3740 .functor OR 1, L_0x20f36d0, v0x20f0260_0, C4<0>, C4<0>;
L_0x20f3660 .functor AND 1, v0x20f0120_0, L_0x20f3740, C4<1>, C4<1>;
L_0x20f38d0 .functor NOT 1, v0x20effe0_0, C4<0>, C4<0>, C4<0>;
L_0x20f39d0 .functor OR 1, L_0x20f38d0, v0x20f0260_0, C4<0>, C4<0>;
L_0x20f3a90 .functor AND 1, L_0x20f3660, L_0x20f39d0, C4<1>, C4<1>;
L_0x20f3c40 .functor XNOR 1, L_0x20f3550, L_0x20f3a90, C4<0>, C4<0>;
v0x209f7a0_0 .net *"_ivl_0", 0 0, L_0x20a0250;  1 drivers
v0x209fba0_0 .net *"_ivl_12", 0 0, L_0x20f31d0;  1 drivers
v0x209ff80_0 .net *"_ivl_14", 0 0, L_0x20f3240;  1 drivers
v0x20a0360_0 .net *"_ivl_16", 0 0, L_0x20f3350;  1 drivers
v0x20a0740_0 .net *"_ivl_18", 0 0, L_0x20f3410;  1 drivers
v0x20a0b20_0 .net *"_ivl_2", 0 0, L_0x20a0630;  1 drivers
v0x20a0da0_0 .net *"_ivl_20", 0 0, L_0x20f34e0;  1 drivers
v0x20ee550_0 .net *"_ivl_24", 0 0, L_0x20f36d0;  1 drivers
v0x20ee630_0 .net *"_ivl_26", 0 0, L_0x20f3740;  1 drivers
v0x20ee710_0 .net *"_ivl_28", 0 0, L_0x20f3660;  1 drivers
v0x20ee7f0_0 .net *"_ivl_30", 0 0, L_0x20f38d0;  1 drivers
v0x20ee8d0_0 .net *"_ivl_32", 0 0, L_0x20f39d0;  1 drivers
v0x20ee9b0_0 .net *"_ivl_36", 0 0, L_0x20f3c40;  1 drivers
L_0x7f35a9436018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20eea70_0 .net *"_ivl_38", 0 0, L_0x7f35a9436018;  1 drivers
v0x20eeb50_0 .net *"_ivl_4", 0 0, L_0x20a0a10;  1 drivers
v0x20eec30_0 .net *"_ivl_6", 0 0, L_0x20a0c90;  1 drivers
v0x20eed10_0 .net *"_ivl_8", 0 0, L_0x20b8270;  1 drivers
v0x20eedf0_0 .net "a", 0 0, v0x20effe0_0;  alias, 1 drivers
v0x20eeeb0_0 .net "b", 0 0, v0x20f0080_0;  alias, 1 drivers
v0x20eef70_0 .net "c", 0 0, v0x20f0120_0;  alias, 1 drivers
v0x20ef030_0 .net "d", 0 0, v0x20f0260_0;  alias, 1 drivers
v0x20ef0f0_0 .net "out_pos", 0 0, L_0x20f3d50;  alias, 1 drivers
v0x20ef1b0_0 .net "out_sop", 0 0, L_0x20cb630;  alias, 1 drivers
v0x20ef270_0 .net "pos0", 0 0, L_0x20f3550;  1 drivers
v0x20ef330_0 .net "pos1", 0 0, L_0x20f3a90;  1 drivers
L_0x20f3d50 .functor MUXZ 1, L_0x7f35a9436018, L_0x20f3550, L_0x20f3c40, C4<>;
S_0x20ef4b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2098320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20effe0_0 .var "a", 0 0;
v0x20f0080_0 .var "b", 0 0;
v0x20f0120_0 .var "c", 0 0;
v0x20f01c0_0 .net "clk", 0 0, v0x20f2530_0;  1 drivers
v0x20f0260_0 .var "d", 0 0;
v0x20f0350_0 .var/2u "fail", 0 0;
v0x20f03f0_0 .var/2u "fail1", 0 0;
v0x20f0490_0 .net "tb_match", 0 0, L_0x20f52b0;  alias, 1 drivers
v0x20f0530_0 .var "wavedrom_enable", 0 0;
v0x20f05d0_0 .var "wavedrom_title", 511 0;
E_0x20abb30/0 .event negedge, v0x20f01c0_0;
E_0x20abb30/1 .event posedge, v0x20f01c0_0;
E_0x20abb30 .event/or E_0x20abb30/0, E_0x20abb30/1;
S_0x20ef7e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20ef4b0;
 .timescale -12 -12;
v0x20efa20_0 .var/2s "i", 31 0;
E_0x20ab9d0 .event posedge, v0x20f01c0_0;
S_0x20efb20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20ef4b0;
 .timescale -12 -12;
v0x20efd20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20efe00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20ef4b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20f07b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2098320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20f3f00 .functor NOT 1, v0x20effe0_0, C4<0>, C4<0>, C4<0>;
L_0x20f3f90 .functor NOT 1, v0x20f0080_0, C4<0>, C4<0>, C4<0>;
L_0x20f4130 .functor AND 1, L_0x20f3f00, L_0x20f3f90, C4<1>, C4<1>;
L_0x20f4240 .functor AND 1, L_0x20f4130, v0x20f0120_0, C4<1>, C4<1>;
L_0x20f4440 .functor AND 1, v0x20f0120_0, v0x20f0260_0, C4<1>, C4<1>;
L_0x20f45c0 .functor OR 1, L_0x20f4240, L_0x20f4440, C4<0>, C4<0>;
L_0x20f4760 .functor OR 1, L_0x20f3f90, v0x20f0260_0, C4<0>, C4<0>;
L_0x20f47d0 .functor AND 1, v0x20f0120_0, L_0x20f4760, C4<1>, C4<1>;
L_0x20f48e0 .functor OR 1, L_0x20f3f00, v0x20f0080_0, C4<0>, C4<0>;
L_0x20f4950 .functor AND 1, L_0x20f47d0, L_0x20f48e0, C4<1>, C4<1>;
L_0x20f4ac0 .functor OR 1, L_0x20f3f00, v0x20f0260_0, C4<0>, C4<0>;
L_0x20f4b30 .functor AND 1, v0x20f0120_0, L_0x20f4ac0, C4<1>, C4<1>;
v0x20f0970_0 .net *"_ivl_12", 0 0, L_0x20f4760;  1 drivers
v0x20f0a50_0 .net *"_ivl_14", 0 0, L_0x20f47d0;  1 drivers
v0x20f0b30_0 .net *"_ivl_16", 0 0, L_0x20f48e0;  1 drivers
v0x20f0c20_0 .net *"_ivl_20", 0 0, L_0x20f4ac0;  1 drivers
v0x20f0d00_0 .net *"_ivl_24", 0 0, L_0x20f4c10;  1 drivers
L_0x7f35a9436060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20f0e10_0 .net *"_ivl_26", 0 0, L_0x7f35a9436060;  1 drivers
v0x20f0ef0_0 .net *"_ivl_4", 0 0, L_0x20f4130;  1 drivers
v0x20f0fd0_0 .net "a", 0 0, v0x20effe0_0;  alias, 1 drivers
v0x20f10c0_0 .net "b", 0 0, v0x20f0080_0;  alias, 1 drivers
v0x20f11f0_0 .net "c", 0 0, v0x20f0120_0;  alias, 1 drivers
v0x20f12e0_0 .net "d", 0 0, v0x20f0260_0;  alias, 1 drivers
v0x20f13d0_0 .net "out_pos", 0 0, L_0x20f4d00;  alias, 1 drivers
v0x20f1490_0 .net "out_sop", 0 0, L_0x20f45c0;  alias, 1 drivers
v0x20f1550_0 .net "pos0", 0 0, L_0x20f4950;  1 drivers
v0x20f1610_0 .net "pos1", 0 0, L_0x20f4b30;  1 drivers
v0x20f16d0_0 .net "sop_1", 0 0, L_0x20f4240;  1 drivers
v0x20f1790_0 .net "sop_2", 0 0, L_0x20f4440;  1 drivers
v0x20f1960_0 .net "sop_a_not", 0 0, L_0x20f3f00;  1 drivers
v0x20f1a20_0 .net "sop_b_not", 0 0, L_0x20f3f90;  1 drivers
L_0x20f4c10 .cmp/eeq 1, L_0x20f4950, L_0x20f4b30;
L_0x20f4d00 .functor MUXZ 1, L_0x7f35a9436060, L_0x20f4950, L_0x20f4c10, C4<>;
S_0x20f1ba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2098320;
 .timescale -12 -12;
E_0x20949f0 .event anyedge, v0x20f2990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20f2990_0;
    %nor/r;
    %assign/vec4 v0x20f2990_0, 0;
    %wait E_0x20949f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20ef4b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f0350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f03f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20ef4b0;
T_4 ;
    %wait E_0x20abb30;
    %load/vec4 v0x20f0490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f0350_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20ef4b0;
T_5 ;
    %wait E_0x20ab9d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %wait E_0x20ab9d0;
    %load/vec4 v0x20f0350_0;
    %store/vec4 v0x20f03f0_0, 0, 1;
    %fork t_1, S_0x20ef7e0;
    %jmp t_0;
    .scope S_0x20ef7e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20efa20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20efa20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20ab9d0;
    %load/vec4 v0x20efa20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20efa20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20efa20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20ef4b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20abb30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0080_0, 0;
    %assign/vec4 v0x20effe0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20f0350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20f03f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2098320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f2990_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2098320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20f2530_0;
    %inv;
    %store/vec4 v0x20f2530_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2098320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20f01c0_0, v0x20f2c10_0, v0x20f2350_0, v0x20f23f0_0, v0x20f2490_0, v0x20f25d0_0, v0x20f2850_0, v0x20f27b0_0, v0x20f2710_0, v0x20f2670_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2098320;
T_9 ;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2098320;
T_10 ;
    %wait E_0x20abb30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f28f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
    %load/vec4 v0x20f2b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f28f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20f2850_0;
    %load/vec4 v0x20f2850_0;
    %load/vec4 v0x20f27b0_0;
    %xor;
    %load/vec4 v0x20f2850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20f2710_0;
    %load/vec4 v0x20f2710_0;
    %load/vec4 v0x20f2670_0;
    %xor;
    %load/vec4 v0x20f2710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20f28f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f28f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response17/top_module.sv";
