# MC68901 Multi Function Peripheral PLCC 52

> This datasheet is marked with CC0 1.0
> Universal. To view a copy of this license, visit
> http://creativecommons.org/publicdomain/zero/1.0

## Symbol

* Aliases : MC68901_PLCC52
* Reference : U
* Datasheet : https://www.nxp.com/docs/en/reference-manual/MC68901UM.pdf
* Footprint : Package_LCC:PLCC-52_THT-Socket
* Pins layout : LCC


## Pinout

|Pin|Name|Pin Type|Group|Comment|
|---|---|---|---|---|
|1|NC|DNC|||
|2|R /W|I|BUSCTL|defines the current bus cycle as a read (high) or a write (low) cycle|
|3|RS1|I|REGSEL||
|4|RS2|I|REGSEL||
|5|RS3|I|REGSEL||
|6|RS4|I|REGSEL||
|7|RS5|I|REGSEL||
|8|TC|I|SERCTL|Transmitter Clock|
|9|SO|O|SERCTL|Serial Output, USART transmitter data output.|
|10|SI|I|SERCTL|Serial Input, USART receiver data input.|
|11|RC|I|SERCTL|Receiver Clock|
|12|VCC|PWR|||
|13|NC|DNC|||
|14|NC|DNC|||
|15|TAO|O|TIMCTL|Timer Outputs|
|16|TBO|O|TIMCTL|Timer Outputs|
|17|TCO|O|TIMCTL|Timer Outputs|
|18|TDO|O|TIMCTL|Timer Outputs|
|19|XTAL1|I|TIMCTL|Timer Clock|
|20|XTAL2|O|TIMCTL|Timer Clock|
|21|NC|DNC|||
|22|TAI|I|TIMCTL|Timer Inputs|
|23|TBI|I|TIMCTL|Timer Inputs|
|24|/RESET|I|SYSCTL|initialize the MFP during powerup or in response to a total system reset.|
|25|I0|B|GPIOP||
|26|I1|B|GPIOP||
|27|I2|B|GPIOP||
|28|I3|B|GPIOP||
|29|I4|B|GPIOP||
|30|I5|B|GPIOP||
|31|I6|B|GPIOP||
|32|I7|B|GPIOP||
|33|NC|DNC|||
|34|/TR|O|DMACTL|Transmitter Ready|
|35|/RR|O|DMACTL|Receiver Ready|
|36|/IRQ|O|INTCTL|Interrupt Request signals to the processor that an interrupt is pending from the MFP.|
|37|/IEO|O|INTCTL|Interrupt Enable Out, together with the IEI signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme.|
|38|/IEI|I|INTCTL|Interrupt Enable In, together with the IEO signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme.|
|39|CLK|ICLK|CLKSYS|Single-phase TTL-compatible signal used for internal timing|
|40|GND|GND|||
|41|D0|B|DATA||
|42|D1|B|DATA||
|43|D2|B|DATA||
|44|D3|B|DATA||
|45|D4|B|DATA||
|46|D5|B|DATA||
|47|D6|B|DATA||
|48|D7|B|DATA|Interrupt Enable In, together with the IEO signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme.|
|49|/IACK|I|INTCTL|Interrupt Acknowledge the MFP will begin an interrupt acknowledge cycle when IACK and DS are asserted.|
|50|/DTACK|O|BUSCTL|Data Transfer Acknowledge signals the completion of the operation phase of a bus cycle to the processor.|
|51|/DS|I|BUSCTL|Data Strobe |
|52|/CS|I|BUSCTL|Chip Select activates the MFP for internal register access. CS and IACK must not be asserted at the same time.|

### Pin groups

|Group id|Rank|Comment|
|---|---|---|
|CLKSYS|10|Clocking system|
|REGSEL|20|Register select bus, selects an internal MFP register during a read or write operation.|
|SYSCTL|30|System control signals|
|INTCTL|40|Interrupt control|
|TIMCTL|50|Timer control|
|SERCTL|60|Serial control, full duplex serial channel|
|DMACTL|70|DMA control, the USART section of the MFP supports direct memory access transfers through its receiver ready and transmitter ready status lines.|
|BUSCTL|90|Asynchronous bus control|
|GPIOP|100|GPIO Port, 8-bit pin-programmable I/O port with interrupt capability.|
|DATA|130|Bidirectionnal bus used to transmit data to or receive data from the MFP|
