Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 30 14:46:04 2024
| Host         : WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file core_uart_wrapper_zedboard_timing_summary_routed.rpt -pb core_uart_wrapper_zedboard_timing_summary_routed.pb -rpx core_uart_wrapper_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : core_uart_wrapper_zedboard
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.981        0.000                      0                   99        0.196        0.000                      0                   99        3.000        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
OSC_100M            {0.000 5.000}      10.000          100.000         
  clk_out1_ip_mmcm  {0.000 5.000}      10.000          100.000         
  clkfbout_ip_mmcm  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_100M                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_ip_mmcm        6.981        0.000                      0                   99        0.196        0.000                      0                   99        4.500        0.000                       0                    76  
  clkfbout_ip_mmcm                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out1_ip_mmcm                    
(none)            clkfbout_ip_mmcm                    
(none)                              clk_out1_ip_mmcm  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_100M
  To Clock:  OSC_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_mmcm
  To Clock:  clk_out1_ip_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 inst_gen_heartbeat/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gen_heartbeat/s_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 1.766ns (59.891%)  route 1.183ns (40.109%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 9.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.439    -0.242    inst_gen_heartbeat/CLK
    SLICE_X108Y0         FDCE                                         r  inst_gen_heartbeat/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y0         FDCE (Prop_fdce_C_Q)         0.361     0.119 r  inst_gen_heartbeat/s_cnt_reg[1]/Q
                         net (fo=2, routed)           0.595     0.715    inst_gen_heartbeat/s_cnt[1]
    SLICE_X107Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.594     1.309 r  inst_gen_heartbeat/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.309    inst_gen_heartbeat/s_cnt0_carry_n_0
    SLICE_X107Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.398 r  inst_gen_heartbeat/s_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_gen_heartbeat/s_cnt0_carry__0_n_0
    SLICE_X107Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.487 r  inst_gen_heartbeat/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.487    inst_gen_heartbeat/s_cnt0_carry__1_n_0
    SLICE_X107Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.576 r  inst_gen_heartbeat/s_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.576    inst_gen_heartbeat/s_cnt0_carry__2_n_0
    SLICE_X107Y4         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.665 r  inst_gen_heartbeat/s_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.665    inst_gen_heartbeat/s_cnt0_carry__3_n_0
    SLICE_X107Y5         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.895 r  inst_gen_heartbeat/s_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.588     2.482    inst_gen_heartbeat/s_cnt0_carry__4_n_6
    SLICE_X106Y5         LUT2 (Prop_lut2_I1_O)        0.225     2.707 r  inst_gen_heartbeat/s_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.707    inst_gen_heartbeat/s_cnt_0[22]
    SLICE_X106Y5         FDCE                                         r  inst_gen_heartbeat/s_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.291     9.339    inst_gen_heartbeat/CLK
    SLICE_X106Y5         FDCE                                         r  inst_gen_heartbeat/s_cnt_reg[22]/C
                         clock pessimism              0.394     9.733    
                         clock uncertainty           -0.074     9.658    
    SLICE_X106Y5         FDCE (Setup_fdce_C_D)        0.030     9.688    inst_gen_heartbeat/s_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.688    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 inst_gen_heartbeat/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gen_heartbeat/s_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 1.787ns (60.074%)  route 1.188ns (39.926%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 9.339 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.439    -0.242    inst_gen_heartbeat/CLK
    SLICE_X108Y0         FDCE                                         r  inst_gen_heartbeat/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y0         FDCE (Prop_fdce_C_Q)         0.361     0.119 r  inst_gen_heartbeat/s_cnt_reg[1]/Q
                         net (fo=2, routed)           0.595     0.715    inst_gen_heartbeat/s_cnt[1]
    SLICE_X107Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.594     1.309 r  inst_gen_heartbeat/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.309    inst_gen_heartbeat/s_cnt0_carry_n_0
    SLICE_X107Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.398 r  inst_gen_heartbeat/s_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_gen_heartbeat/s_cnt0_carry__0_n_0
    SLICE_X107Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.487 r  inst_gen_heartbeat/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.487    inst_gen_heartbeat/s_cnt0_carry__1_n_0
    SLICE_X107Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.576 r  inst_gen_heartbeat/s_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.576    inst_gen_heartbeat/s_cnt0_carry__2_n_0
    SLICE_X107Y4         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.665 r  inst_gen_heartbeat/s_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.665    inst_gen_heartbeat/s_cnt0_carry__3_n_0
    SLICE_X107Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.754 r  inst_gen_heartbeat/s_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.754    inst_gen_heartbeat/s_cnt0_carry__4_n_0
    SLICE_X107Y6         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.913 r  inst_gen_heartbeat/s_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.593     2.505    inst_gen_heartbeat/s_cnt0_carry__5_n_7
    SLICE_X106Y5         LUT2 (Prop_lut2_I1_O)        0.228     2.733 r  inst_gen_heartbeat/s_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.733    inst_gen_heartbeat/s_cnt_0[25]
    SLICE_X106Y5         FDCE                                         r  inst_gen_heartbeat/s_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.291     9.339    inst_gen_heartbeat/CLK
    SLICE_X106Y5         FDCE                                         r  inst_gen_heartbeat/s_cnt_reg[25]/C
                         clock pessimism              0.394     9.733    
                         clock uncertainty           -0.074     9.658    
    SLICE_X106Y5         FDCE (Setup_fdce_C_D)        0.064     9.722    inst_gen_heartbeat/s_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ip_mmcm rise@10.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.632ns (23.047%)  route 2.110ns (76.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 9.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/Q
                         net (fo=9, routed)           0.727     0.828    inst_core_uart/inst_core_uart_tx/s_cnt_clk[0]
    SLICE_X110Y3         LUT5 (Prop_lut5_I2_O)        0.097     0.925 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.298     1.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y2         LUT6 (Prop_lut6_I5_O)        0.097     1.320 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3/O
                         net (fo=16, routed)          0.846     2.166    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_3_n_0
    SLICE_X112Y6         LUT4 (Prop_lut4_I0_O)        0.097     2.263 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.240     2.503    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000    10.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487     6.700 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     7.976    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     8.048 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294     9.342    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]/C
                         clock pessimism              0.393     9.734    
                         clock uncertainty           -0.074     9.660    
    SLICE_X113Y6         FDCE (Setup_fdce_C_CE)      -0.150     9.510    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  7.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_rx/s_cnt_tick_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_rx/s_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X110Y3         FDRE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_tick_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y3         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_rx/s_cnt_tick_reg[1]/Q
                         net (fo=6, routed)           0.115    -0.282    inst_core_uart/inst_core_uart_rx/s_cnt_tick_reg_n_0_[1]
    SLICE_X111Y3         LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  inst_core_uart/inst_core_uart_rx/s_done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    inst_core_uart/inst_core_uart_rx/s_done
    SLICE_X111Y3         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X111Y3         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_done_reg/C
                         clock pessimism              0.248    -0.526    
    SLICE_X111Y3         FDCE (Hold_fdce_C_D)         0.092    -0.434    inst_core_uart/inst_core_uart_rx/s_done_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y5         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDCE (Prop_fdce_C_Q)         0.148    -0.391 r  inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[1]/Q
                         net (fo=3, routed)           0.075    -0.316    inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg_n_0_[1]
    SLICE_X112Y5         LUT6 (Prop_lut6_I1_O)        0.098    -0.218 r  inst_core_uart/inst_core_uart_tx/s_cnt_bit[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    inst_core_uart/inst_core_uart_tx/s_cnt_bit[2]_i_1_n_0
    SLICE_X112Y5         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y5         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[2]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y5         FDCE (Hold_fdce_C_D)         0.121    -0.418    inst_core_uart/inst_core_uart_tx/s_cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.212ns (65.386%)  route 0.112ns (34.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.639    -0.540    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X108Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/Q
                         net (fo=8, routed)           0.112    -0.263    inst_core_uart/inst_core_uart_tx/s_cnt_clk[1]
    SLICE_X109Y3         LUT5 (Prop_lut5_I3_O)        0.048    -0.215 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[3]
    SLICE_X109Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.910    -0.775    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X109Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[3]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X109Y3         FDCE (Hold_fdce_C_D)         0.107    -0.420    inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X109Y2         FDRE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y2         FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[1]/Q
                         net (fo=3, routed)           0.072    -0.339    inst_core_uart/inst_core_uart_rx/s_cnt_bit[1]
    SLICE_X109Y2         LUT6 (Prop_lut6_I1_O)        0.099    -0.240 r  inst_core_uart/inst_core_uart_rx/s_cnt_bit[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    inst_core_uart/inst_core_uart_rx/s_cnt_bit[2]_i_1_n_0
    SLICE_X109Y2         FDRE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X109Y2         FDRE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X109Y2         FDRE (Hold_fdre_C_D)         0.092    -0.447    inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.128    -0.411 r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.329    inst_core_uart/inst_core_uart_tx/s_data_reg_reg_n_0_[2]
    SLICE_X113Y6         LUT3 (Prop_lut3_I0_O)        0.098    -0.231 r  inst_core_uart/inst_core_uart_tx/s_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    inst_core_uart/inst_core_uart_tx/s_data_reg[3]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y6         FDCE (Hold_fdce_C_D)         0.092    -0.447    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.062%)  route 0.112ns (34.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.639    -0.540    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X108Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/Q
                         net (fo=8, routed)           0.112    -0.263    inst_core_uart/inst_core_uart_tx/s_cnt_clk[1]
    SLICE_X109Y3         LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[2]
    SLICE_X109Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.910    -0.775    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X109Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X109Y3         FDCE (Hold_fdce_C_D)         0.091    -0.436    inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_rx/s_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.105%)  route 0.092ns (28.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.641    -0.538    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X110Y1         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y1         FDCE (Prop_fdce_C_Q)         0.128    -0.410 f  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[3]/Q
                         net (fo=6, routed)           0.092    -0.317    inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate[3]
    SLICE_X110Y1         LUT6 (Prop_lut6_I0_O)        0.099    -0.218 r  inst_core_uart/inst_core_uart_rx/s_tick/O
                         net (fo=1, routed)           0.000    -0.218    inst_core_uart/inst_core_uart_rx/s_tick_n_0
    SLICE_X110Y1         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.912    -0.773    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X110Y1         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_tick_reg/C
                         clock pessimism              0.235    -0.538    
    SLICE_X110Y1         FDCE (Hold_fdce_C_D)         0.092    -0.446    inst_core_uart/inst_core_uart_rx/s_tick_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.870%)  route 0.135ns (42.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X109Y1         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.262    inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate[2]
    SLICE_X109Y1         LUT6 (Prop_lut6_I0_O)        0.045    -0.217 r  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_0[2]
    SLICE_X109Y1         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X109Y1         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X109Y1         FDCE (Hold_fdce_C_D)         0.091    -0.448    inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.362%)  route 0.176ns (48.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.639    -0.540    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X109Y3         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[2]/Q
                         net (fo=8, routed)           0.176    -0.223    inst_core_uart/inst_core_uart_tx/s_cnt_clk[2]
    SLICE_X111Y2         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[9]
    SLICE_X111Y2         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.912    -0.773    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X111Y2         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[9]/C
                         clock pessimism              0.273    -0.500    
    SLICE_X111Y2         FDCE (Hold_fdce_C_D)         0.091    -0.409    inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ip_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_mmcm rise@0.000ns - clk_out1_ip_mmcm rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.183ns (53.822%)  route 0.157ns (46.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.241    inst_core_uart/inst_core_uart_tx/s_data_reg_reg_n_0_[5]
    SLICE_X113Y6         LUT3 (Prop_lut3_I0_O)        0.042    -0.199 r  inst_core_uart/inst_core_uart_tx/s_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    inst_core_uart/inst_core_uart_tx/s_data_reg[6]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X113Y6         FDCE (Hold_fdce_C_D)         0.107    -0.432    inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ip_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    inst_ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y3     inst_core_uart/inst_core_uart_rx/FSM_sequential_s_fsm_main_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y1     inst_core_uart/inst_core_uart_rx/s_cnt_baud_rate_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ip_mmcm
  To Clock:  clkfbout_ip_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ip_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    inst_ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ip_mmcm
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 3.528ns (61.474%)  route 2.211ns (38.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X112Y4         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y4         FDCE (Prop_fdce_C_Q)         0.393     0.153 r  inst_core_uart/inst_core_uart_rx/s_data_en_reg/Q
                         net (fo=1, routed)           2.211     2.364    LD6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.135     5.499 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     5.499    LD6
    U19                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 3.529ns (61.816%)  route 2.180ns (38.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.440    -0.241    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDCE (Prop_fdce_C_Q)         0.393     0.152 r  inst_core_uart/inst_core_uart_tx/s_done_reg/Q
                         net (fo=1, routed)           2.180     2.332    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.136     5.469 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     5.469    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.500ns (61.713%)  route 2.172ns (38.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X111Y3         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_rx/s_done_reg/Q
                         net (fo=1, routed)           2.172     2.273    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.159     5.432 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     5.432    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.493ns (61.653%)  route 2.173ns (38.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X111Y4         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y4         FDCE (Prop_fdce_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_rx/s_ready_reg/Q
                         net (fo=1, routed)           2.173     2.274    LD3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.152     5.426 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     5.426    LD3
    U21                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 3.486ns (62.849%)  route 2.061ns (37.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.441    -0.240    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y5         FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y5         FDPE (Prop_fdpe_C_Q)         0.341     0.101 r  inst_core_uart/inst_core_uart_tx/s_ready_reg/Q
                         net (fo=1, routed)           2.061     2.162    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.145     5.307 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     5.307    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.830ns  (logic 2.561ns (53.022%)  route 2.269ns (46.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.440    -0.241    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X111Y6         FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y6         FDPE (Prop_fdpe_C_Q)         0.341     0.100 r  inst_core_uart/inst_core_uart_tx/s_tx_reg/Q
                         net (fo=1, routed)           2.269     2.370    UART_TX_OBUF
    P15                  OBUF (Prop_obuf_I_O)         2.220     4.590 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.590    UART_TX
    P15                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_gen_heartbeat/s_alive_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.724ns  (logic 3.517ns (74.464%)  route 1.206ns (25.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.160 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -1.760    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -1.681 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.439    -0.242    inst_gen_heartbeat/CLK
    SLICE_X108Y0         FDCE                                         r  inst_gen_heartbeat/s_alive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y0         FDCE (Prop_fdce_C_Q)         0.393     0.151 r  inst_gen_heartbeat/s_alive_reg/Q
                         net (fo=2, routed)           1.206     1.358    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.124     4.482 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     4.482    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_gen_heartbeat/s_alive_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.367ns (80.545%)  route 0.330ns (19.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_gen_heartbeat/CLK
    SLICE_X108Y0         FDCE                                         r  inst_gen_heartbeat/s_alive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y0         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  inst_gen_heartbeat/s_alive_reg/Q
                         net (fo=2, routed)           0.330    -0.044    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.203     1.159 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     1.159    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.255ns (58.996%)  route 0.872ns (41.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X111Y6         FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y6         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_tx/s_tx_reg/Q
                         net (fo=1, routed)           0.872     0.474    UART_TX_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.114     1.588 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     1.588    UART_TX
    P15                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.364ns (63.729%)  route 0.777ns (36.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y5         FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y5         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_tx/s_ready_reg/Q
                         net (fo=1, routed)           0.777     0.379    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.602 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     1.602    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.372ns (62.338%)  route 0.829ns (37.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X111Y4         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y4         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_rx/s_ready_reg/Q
                         net (fo=1, routed)           0.829     0.431    LD3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.662 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     1.662    LD3
    U21                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.379ns (61.927%)  route 0.848ns (38.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X111Y3         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  inst_core_uart/inst_core_uart_rx/s_done_reg/Q
                         net (fo=1, routed)           0.848     0.450    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.688 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     1.688    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.377ns (61.650%)  route 0.857ns (38.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X112Y4         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y4         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  inst_core_uart/inst_core_uart_rx/s_data_en_reg/Q
                         net (fo=1, routed)           0.857     0.482    LD6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.695 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     1.695    LD6
    U19                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.379ns (61.505%)  route 0.863ns (38.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.640    -0.539    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  inst_core_uart/inst_core_uart_tx/s_done_reg/Q
                         net (fo=1, routed)           0.863     0.488    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.703 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     1.703    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ip_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ip_mmcm'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.868ns  (logic 0.079ns (2.755%)  route 2.789ns (97.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ip_mmcm fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  OSC_100M (IN)
                         net (fo=0)                   0.000     5.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     6.339 f  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     7.352    inst_ip_mmcm/inst/clk_in1_ip_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.511     1.840 f  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.400     3.240    inst_ip_mmcm/inst/clkfbout_ip_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     3.319 f  inst_ip_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.389     4.708    inst_ip_mmcm/inst/clkfbout_buf_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ip_mmcm'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.585ns  (logic 0.072ns (2.785%)  route 2.513ns (97.215%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clkfbout_ip_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.238    -0.714    inst_ip_mmcm/inst/clkfbout_buf_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_ip_mmcm

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 0.097ns (2.160%)  route 4.394ns (97.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.158     4.491    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X110Y4         FDCE                                         f  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X110Y4         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[0]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_rx/s_ready_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 0.097ns (2.161%)  route 4.391ns (97.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.154     4.488    inst_core_uart/inst_core_uart_rx/s_done_reg_0
    SLICE_X111Y4         FDCE                                         f  inst_core_uart/inst_core_uart_rx/s_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X111Y4         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_ready_reg/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_rx/s_done_reg_0
    SLICE_X112Y4         FDCE                                         f  inst_core_uart/inst_core_uart_rx/s_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X112Y4         FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_en_reg/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X112Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X112Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[1]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X113Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X113Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X113Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X113Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/C

Slack:                    inf
  Source:                 inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.097ns (2.176%)  route 4.361ns (97.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  inst_ip_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           3.236     3.236    inst_core_uart/inst_core_uart_tx/locked
    SLICE_X108Y1         LUT1 (Prop_lut1_I0_O)        0.097     3.333 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2__0/O
                         net (fo=67, routed)          1.124     4.458    inst_core_uart/inst_core_uart_tx/bbstub_locked
    SLICE_X113Y6         FDCE                                         f  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.271     1.271 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.188    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    -3.300 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    -2.024    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -1.952 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          1.294    -0.658    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.222ns (22.955%)  route 0.747ns (77.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  SW2_IBUF_inst/O
                         net (fo=1, routed)           0.747     0.920    inst_core_uart/inst_core_uart_tx/SW2_IBUF
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.049     0.969 r  inst_core_uart/inst_core_uart_tx/s_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    inst_core_uart/inst_core_uart_tx/s_data_reg[2]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.296ns (25.461%)  route 0.866ns (74.539%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW6_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.113    inst_core_uart/inst_core_uart_tx/SW6_IBUF
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.049     1.162 r  inst_core_uart/inst_core_uart_tx/s_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.162    inst_core_uart/inst_core_uart_tx/s_data_reg[6]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[6]/C

Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.957%)  route 0.956ns (82.043%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    P18                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  SW7_IBUF_inst/O
                         net (fo=1, routed)           0.956     1.121    inst_core_uart/inst_core_uart_tx/SW7_IBUF
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.044     1.165 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.165    inst_core_uart/inst_core_uart_tx/s_data_reg[7]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[7]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.207ns (16.892%)  route 1.019ns (83.108%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.182    inst_core_uart/inst_core_uart_tx/SW0_IBUF
    SLICE_X113Y6         LUT2 (Prop_lut2_I0_O)        0.045     1.227 r  inst_core_uart/inst_core_uart_tx/s_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.227    inst_core_uart/inst_core_uart_tx/s_data_reg[0]_i_1_n_0
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/C

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.225ns (18.159%)  route 1.013ns (81.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           1.013     1.194    inst_core_uart/inst_core_uart_tx/SW4_IBUF
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.044     1.238 r  inst_core_uart/inst_core_uart_tx/s_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.238    inst_core_uart/inst_core_uart_tx/s_data_reg[4]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[4]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.228ns (16.988%)  route 1.117ns (83.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  SW1_IBUF_inst/O
                         net (fo=1, routed)           1.117     1.300    inst_core_uart/inst_core_uart_tx/SW1_IBUF
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.045     1.345 r  inst_core_uart/inst_core_uart_tx/s_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.345    inst_core_uart/inst_core_uart_tx/s_data_reg[1]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[1]/C

Slack:                    inf
  Source:                 BTN8
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.217ns (15.944%)  route 1.146ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  BTN8 (IN)
                         net (fo=0)                   0.000     0.000    BTN8
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  BTN8_IBUF_inst/O
                         net (fo=3, routed)           1.146     1.318    inst_core_uart/inst_core_uart_tx/BTN8_IBUF
    SLICE_X112Y6         LUT5 (Prop_lut5_I3_O)        0.045     1.363 r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.363    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[0]_i_1_n_0
    SLICE_X112Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X112Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/C

Slack:                    inf
  Source:                 SW3
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.229ns (16.504%)  route 1.157ns (83.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  SW3 (IN)
                         net (fo=0)                   0.000     0.000    SW3
    T19                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  SW3_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.340    inst_core_uart/inst_core_uart_tx/SW3_IBUF
    SLICE_X113Y6         LUT3 (Prop_lut3_I2_O)        0.045     1.385 r  inst_core_uart/inst_core_uart_tx/s_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.385    inst_core_uart/inst_core_uart_tx/s_data_reg[3]
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y6         FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN8
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_tx/s_ready_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.217ns (15.319%)  route 1.201ns (84.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  BTN8 (IN)
                         net (fo=0)                   0.000     0.000    BTN8
    R15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  BTN8_IBUF_inst/O
                         net (fo=3, routed)           1.201     1.373    inst_core_uart/inst_core_uart_tx/BTN8_IBUF
    SLICE_X113Y5         LUT2 (Prop_lut2_I1_O)        0.045     1.418 r  inst_core_uart/inst_core_uart_tx/s_ready_i_2/O
                         net (fo=1, routed)           0.000     1.418    inst_core_uart/inst_core_uart_tx/s_ready_i_2_n_0
    SLICE_X113Y5         FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.911    -0.774    inst_core_uart/inst_core_uart_tx/CLK
    SLICE_X113Y5         FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_ready_reg/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            inst_core_uart/inst_core_uart_rx/s_rx_meta_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.209ns (14.678%)  route 1.212ns (85.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           1.212     1.421    inst_core_uart/inst_core_uart_rx/UART_RX_IBUF
    SLICE_X107Y6         FDPE                                         r  inst_core_uart/inst_core_uart_rx/s_rx_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_mmcm rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  OSC_100M (IN)
                         net (fo=0)                   0.000     0.000    inst_ip_mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    inst_ip_mmcm/inst/clk_in1_ip_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  inst_ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    inst_ip_mmcm/inst/clk_out1_ip_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  inst_ip_mmcm/inst/clkout1_buf/O
                         net (fo=74, routed)          0.910    -0.775    inst_core_uart/inst_core_uart_rx/CLK
    SLICE_X107Y6         FDPE                                         r  inst_core_uart/inst_core_uart_rx/s_rx_meta_reg/C





