strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdea4e7dc50>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e66950>",
		fillcolor=firebrick,
		label="24:NS
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e66950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:CA" -> "24:NS"	[cond="[]",
		lineno=None];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e7d6d0>",
		fillcolor=firebrick,
		label="23:NS
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e7d6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fdea4e771d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"Leaf_18:AL" -> "18:AL";
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdea4e634d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e63e10>",
		fillcolor=firebrick,
		label="20:NS
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e63e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['load']",
		label=load,
		lineno=19];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdea4bce290>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "21:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"20:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fdea4e66290>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"22:CS" -> "24:CA"	[cond="['amount']",
		label=amount,
		lineno=22];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdea8d85d10>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "26:CA"	[cond="['amount']",
		label=amount,
		lineno=22];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdea4e66450>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "25:CA"	[cond="['amount']",
		label=amount,
		lineno=22];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fdea4e71550>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['amount']",
		label=amount,
		lineno=22];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4eea250>",
		fillcolor=firebrick,
		label="26:NS
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4eea250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL" -> "19:IF"	[cond="[]",
		lineno=None];
	"26:CA" -> "26:NS"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e66550>",
		fillcolor=firebrick,
		label="25:NS
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdea4e66550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:CS"	[cond="['ena']",
		label=ena,
		lineno=21];
	"23:CA" -> "23:NS"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
