\hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status}{}\doxysection{APB1 Peripheral Clock Sleep Enabled or Disabled Status}
\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status}\index{APB1 Peripheral Clock Sleep Enabled or Disabled Status@{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}


Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not.  


Collaboration diagram for APB1 Peripheral Clock Sleep Enabled or Disabled Status\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf38181befdeecf6a61c03885d3645bf1}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf38181befdeecf6a61c03885d3645bf1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga8d5d8a349946a4c0698d754ee107c3cf}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga8d5d8a349946a4c0698d754ee107c3cf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga60b229aff9ca29a44a5470f52a48bb2f}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga60b229aff9ca29a44a5470f52a48bb2f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga91dc6d0fdf5c1c70158336df3bf5e097}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga91dc6d0fdf5c1c70158336df3bf5e097}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga39a3efabea0fb3cffae7be7726dd668e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga39a3efabea0fb3cffae7be7726dd668e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaae09cbe8d45bdf89178a4adfed223f4b}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaae09cbe8d45bdf89178a4adfed223f4b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga898edde3fc183744da208db023828303}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga898edde3fc183744da208db023828303}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaaa2baaafae70189f5ee828764fd3e0aa}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaaa2baaafae70189f5ee828764fd3e0aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffbc4ed076ab667f6d48b734a8d2220e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaffbc4ed076ab667f6d48b734a8d2220e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gabfabd5ae7c0d36c5971387ed58059f67}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gabfabd5ae7c0d36c5971387ed58059f67}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga448c06537741a356609e5f9dfa27509e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga448c06537741a356609e5f9dfa27509e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga0a89c97a19d5057d710e475ff24b71ec}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga0a89c97a19d5057d710e475ff24b71ec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaafa07cf3cfeac5be4071e52201dfcc7d}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaafa07cf3cfeac5be4071e52201dfcc7d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga3cbf3b3683a84bac98b6d15d921f5ec8}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga3cbf3b3683a84bac98b6d15d921f5ec8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad83f4e02928278fc0d9373020a82f4e0}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gad83f4e02928278fc0d9373020a82f4e0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga133208873edc0be1774bf4f3c224a2ac}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga133208873edc0be1774bf4f3c224a2ac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga06401c2fc03285cb8a484569d0ec2f3a}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga06401c2fc03285cb8a484569d0ec2f3a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga13a44a1aacea32084e5bcdba69e4a636}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga13a44a1aacea32084e5bcdba69e4a636}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf1816902da3b642b59136e69e6e48cc4}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_gaf1816902da3b642b59136e69e6e48cc4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga4b5d0c823a0efc995389abaa7e8bef4a}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga4b5d0c823a0efc995389abaa7e8bef4a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR1, RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga7710f33531a498c0def848039e06827a}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga7710f33531a498c0def848039e06827a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga65f3f62a0fb9aa17dd0ff5e4effa5844}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status_ga65f3f62a0fb9aa17dd0ff5e4effa5844}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB1\+SMENR2, RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN) == 0U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
