
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /cad1/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/cad1/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'smithqu1' on host 'ug239.eecg.toronto.edu' (Linux_x86_64 version 4.9.0-6-amd64) on Thu May 03 09:56:30 EDT 2018
INFO: [HLS 200-10] On os Debian GNU/Linux 9.4 (stretch)
INFO: [HLS 200-10] In directory '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos'
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/heartBeat'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/heartBeat.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/heartBeat/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/heartBeat.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 348.598 ; gain = 4.262 ; free physical = 7500 ; free virtual = 37717
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 348.598 ; gain = 4.262 ; free physical = 7498 ; free virtual = 37717
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 348.938 ; gain = 4.602 ; free physical = 7490 ; free virtual = 37708
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7481 ; free virtual = 37699
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7454 ; free virtual = 37672
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/heartBeat.cpp:84:2) in function 'heartBeat' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7451 ; free virtual = 37670
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'heartBeat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heartBeat'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.08 seconds; current allocated memory: 88.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 88.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'heartBeat'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'heartBeat/eth_address_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'heartBeat/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'heartBeat/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'heartBeat/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'heartBeat' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'heartBeat'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 88.800 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7450 ; free virtual = 37670
INFO: [SYSC 207-301] Generating SystemC RTL for heartBeat.
INFO: [VHDL 208-304] Generating VHDL RTL for heartBeat.
INFO: [VLOG 209-307] Generating Verilog RTL for heartBeat.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  3 09:56:58 2018...
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/axiStreamGate'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/axiStreamGate.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/axiStreamGate/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/axiStreamGate.cpp' ...
WARNING: [HLS 200-40] In file included from ../hlsSources/srcs/axiStreamGate.cpp:1:
../hlsSources/srcs/axiStreamGate.cpp:29:20: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  if((*programming == 0)){
      ~~~~~~~~~~~~~^~~~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: remove extraneous parentheses around the comparison to silence this warning
  if((*programming == 0)){
     ~             ^   ~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: use '=' to turn this equality comparison into an assignment
  if((*programming == 0)){
                   ^~
                   =
1 warning generated.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7464 ; free virtual = 37682
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7463 ; free virtual = 37682
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7464 ; free virtual = 37683
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7464 ; free virtual = 37683
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7445 ; free virtual = 37664
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/axiStreamGate.cpp:29:3) in function 'axiStreamGate' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7443 ; free virtual = 37662
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axiStreamGate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axiStreamGate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.59 seconds; current allocated memory: 112.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 113.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axiStreamGate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetIn_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetIn_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetIn_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/programming' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/programSafe' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axiStreamGate' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'programming' and 'programSafe' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axiStreamGate'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 113.532 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7443 ; free virtual = 37662
INFO: [SYSC 207-301] Generating SystemC RTL for axiStreamGate.
INFO: [VHDL 208-304] Generating VHDL RTL for axiStreamGate.
INFO: [VLOG 209-307] Generating Verilog RTL for axiStreamGate.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  3 09:57:26 2018...
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/reverseEndian64'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/reverseEndian64.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/reverseEndian64/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/reverseEndian64.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7446 ; free virtual = 37665
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7444 ; free virtual = 37663
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7441 ; free virtual = 37661
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_inline' into 'reverseEndian64' (../hlsSources/srcs/reverseEndian64.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7440 ; free virtual = 37661
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_inline' into 'reverseEndian64' (../hlsSources/srcs/reverseEndian64.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7417 ; free virtual = 37637
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/reverseEndian64.cpp:55:2) in function 'reverseEndian64' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7416 ; free virtual = 37636
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reverseEndian64' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverseEndian64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.97 seconds; current allocated memory: 134.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 134.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverseEndian64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_in_V_tkeep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'reverseEndian64/stream_out_V_tkeep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'reverseEndian64' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverseEndian64'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 134.788 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7415 ; free virtual = 37635
INFO: [SYSC 207-301] Generating SystemC RTL for reverseEndian64.
INFO: [VHDL 208-304] Generating VHDL RTL for reverseEndian64.
INFO: [VLOG 209-307] Generating Verilog RTL for reverseEndian64.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  3 09:57:53 2018...
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/fireWall64'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/fireWall64.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/fireWall64/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/fireWall64.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:06 ; elapsed = 00:01:35 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7359 ; free virtual = 37605
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:07 ; elapsed = 00:01:36 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7363 ; free virtual = 37609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:08 ; elapsed = 00:01:37 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7360 ; free virtual = 37607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverseEndian64' into 'fireWall64' (../hlsSources/srcs/fireWall64.cpp:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7360 ; free virtual = 37607
INFO: [XFORM 203-102] Automatically partitioning small array 'header.V' (../hlsSources/srcs/fireWall64.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'header.V' (../hlsSources/srcs/fireWall64.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64' into 'fireWall64' (../hlsSources/srcs/fireWall64.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7335 ; free virtual = 37582
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/fireWall64.cpp:65:14) in function 'fireWall64' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:01:40 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7322 ; free virtual = 37568
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fireWall64' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fireWall64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.69 seconds; current allocated memory: 161.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 161.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fireWall64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/eth_address_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/observedAddress_out_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/dest_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/match_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fireWall64' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'fireWall64/observedAddress_out_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fireWall64'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 162.193 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7324 ; free virtual = 37571
INFO: [SYSC 207-301] Generating SystemC RTL for fireWall64.
INFO: [VHDL 208-304] Generating VHDL RTL for fireWall64.
INFO: [VLOG 209-307] Generating Verilog RTL for fireWall64.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  3 09:58:22 2018...
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/fireWall64_2'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/fireWall64_2.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/fireWall64_2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/fireWall64_2.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:41 ; elapsed = 00:02:03 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7424 ; free virtual = 37586
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:42 ; elapsed = 00:02:04 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7414 ; free virtual = 37586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:43 ; elapsed = 00:02:06 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7386 ; free virtual = 37584
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:43 ; elapsed = 00:02:06 . Memory (MB): peak = 540.449 ; gain = 196.113 ; free physical = 7386 ; free virtual = 37583
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:45 ; elapsed = 00:02:07 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7368 ; free virtual = 37566
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/fireWall64_2.cpp:37:6) in function 'fireWall64_2' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:45 ; elapsed = 00:02:07 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7364 ; free virtual = 37562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fireWall64_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fireWall64_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.71 seconds; current allocated memory: 180.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fireWall64_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64_2/match_in_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fireWall64_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fireWall64_2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 180.939 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:46 ; elapsed = 00:02:08 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7369 ; free virtual = 37566
INFO: [SYSC 207-301] Generating SystemC RTL for fireWall64_2.
INFO: [VHDL 208-304] Generating VHDL RTL for fireWall64_2.
INFO: [VLOG 209-307] Generating Verilog RTL for fireWall64_2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  3 09:58:50 2018...
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/packetFormatter_hardcode_64'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/packetFormatter_hardcode_64.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5/packetFormatter_hardcode_64/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/packetFormatter_hardcode_64.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:18 ; elapsed = 00:02:32 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7372 ; free virtual = 37613
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:20 ; elapsed = 00:02:34 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7371 ; free virtual = 37613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:21 ; elapsed = 00:02:35 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7371 ; free virtual = 37612
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:21 ; elapsed = 00:02:35 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7370 ; free virtual = 37611
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:22 ; elapsed = 00:02:37 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7342 ; free virtual = 37584
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:23 ; elapsed = 00:02:37 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7338 ; free virtual = 37579
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'packetFormatter_hardcode_64' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'packetFormatter_hardcode_64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.72 seconds; current allocated memory: 210.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 211.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'packetFormatter_hardcode_64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetIn_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/eth_dst_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/eth_src_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'packetFormatter_hardcode_64/packetOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'packetFormatter_hardcode_64' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'packetFormatter_hardcode_64'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.746 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:23 ; elapsed = 00:02:38 . Memory (MB): peak = 604.449 ; gain = 260.113 ; free physical = 7337 ; free virtual = 37579
INFO: [SYSC 207-301] Generating SystemC RTL for packetFormatter_hardcode_64.
INFO: [VHDL 208-304] Generating VHDL RTL for packetFormatter_hardcode_64.
INFO: [VLOG 209-307] Generating Verilog RTL for packetFormatter_hardcode_64.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  3 09:59:19 2018...
INFO: [HLS 200-112] Total elapsed time: 169.34 seconds; peak allocated memory: 211.746 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May  3 09:59:19 2018...
