=====
SETUP
5.204
37.128
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_29_s7
32.731
33.286
bu/data_read_29_s4
33.699
34.161
bu/data_read_29_s0
34.163
34.718
bu/data_read_29_s
36.579
37.128
cpu_1/MEMWB_DMemOut_29_s0
37.128
=====
SETUP
5.530
36.801
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_16_s12
32.205
32.760
bu/data_read_16_s6
33.174
33.545
bu/data_read_16_s0
34.334
34.889
bu/data_read_16_s
36.252
36.801
cpu_1/MEMWB_DMemOut_16_s0
36.801
=====
SETUP
5.652
36.679
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_30_s7
31.946
32.399
bu/data_read_30_s4
33.690
34.207
bu/data_read_30_s0
34.770
35.325
bu/data_read_30_s
36.308
36.679
cpu_1/MEMWB_DMemOut_30_s0
36.679
=====
SETUP
5.787
36.545
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_24_s12
32.483
33.000
bu/data_read_24_s7
33.247
33.802
bu/data_read_24_s1
34.215
34.770
bu/data_read_24_s
35.996
36.545
cpu_1/MEMWB_DMemOut_24_s0
36.545
=====
SETUP
6.033
36.299
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n547_s19
34.485
34.938
flashController/n547_s15
35.837
36.299
flashController/data_out_26_s0
36.299
=====
SETUP
6.034
36.297
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n556_s19
34.474
35.029
flashController/n556_s15
35.835
36.297
flashController/data_out_17_s0
36.297
=====
SETUP
6.089
36.242
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n559_s19
34.741
35.296
flashController/n559_s15
35.693
36.242
flashController/data_out_14_s0
36.242
=====
SETUP
6.174
36.157
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n565_s19
34.741
35.296
flashController/n565_s15
35.786
36.157
flashController/data_out_8_s0
36.157
=====
SETUP
6.178
36.153
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.800
bu/data_read_31_s35
29.231
29.780
bu/data_read_31_s21
29.782
30.337
bu/data_read_14_s3
32.423
32.978
bu/data_read_14_s0
34.176
34.629
bu/data_read_14_s
35.583
36.153
cpu_1/MEMWB_DMemOut_14_s0
36.153
=====
SETUP
6.184
36.148
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n7_s2
31.698
32.069
flashController/n561_s19
33.463
33.916
flashController/n561_s16
34.750
35.121
flashController/n561_s15
35.777
36.148
flashController/data_out_12_s0
36.148
=====
SETUP
6.379
35.952
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n572_s18
34.689
35.259
flashController/n572_s15
35.403
35.952
flashController/data_out_1_s0
35.952
=====
SETUP
6.399
35.932
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n570_s17
34.728
35.298
flashController/n570_s15
35.470
35.932
flashController/data_out_3_s0
35.932
=====
SETUP
6.420
35.912
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n564_s20
34.458
34.829
flashController/n564_s19
34.837
35.208
flashController/n564_s15
35.363
35.912
flashController/data_out_9_s0
35.912
=====
SETUP
6.435
35.897
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_27_s7
32.211
32.766
bu/data_read_27_s3
33.422
33.971
bu/data_read_27_s0
33.972
34.343
bu/data_read_27_s
35.327
35.897
cpu_1/MEMWB_DMemOut_27_s0
35.897
=====
SETUP
6.437
35.894
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n545_s19
34.580
35.033
flashController/n545_s15
35.523
35.894
flashController/data_out_28_s0
35.894
=====
SETUP
6.475
35.857
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n546_s18
34.745
35.116
flashController/n546_s15
35.287
35.857
flashController/data_out_27_s0
35.857
=====
SETUP
6.478
35.853
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_28_s8
31.963
32.518
bu/data_read_28_s3
32.931
33.501
bu/data_read_28_s0
33.502
34.057
bu/data_read_28_s
35.283
35.853
cpu_1/MEMWB_DMemOut_28_s0
35.853
=====
SETUP
6.480
35.851
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n557_s23
34.463
34.834
flashController/n557_s19
34.839
35.301
flashController/n557_s15
35.302
35.851
flashController/data_out_16_s0
35.851
=====
SETUP
6.489
35.842
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n543_s18
34.304
34.859
flashController/n543_s15
35.272
35.842
flashController/data_out_30_s0
35.842
=====
SETUP
6.539
35.792
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.800
bu/data_read_31_s35
29.231
29.780
bu/data_read_31_s21
29.782
30.337
bu/data_read_15_s3
32.666
33.221
bu/data_read_15_s0
34.119
34.674
bu/data_read_15_s
35.330
35.792
cpu_1/MEMWB_DMemOut_15_s0
35.792
=====
SETUP
6.574
35.758
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n573_s18
34.299
34.854
flashController/n573_s15
35.296
35.758
flashController/data_out_0_s0
35.758
=====
SETUP
6.600
35.731
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n560_s18
34.485
34.856
flashController/n560_s15
35.269
35.731
flashController/data_out_13_s0
35.731
=====
SETUP
6.622
35.709
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n554_s19
34.553
35.006
flashController/n554_s15
35.160
35.709
flashController/data_out_19_s0
35.709
=====
SETUP
6.639
35.693
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
ppu_inst/n29335_s5
28.245
28.815
bu/data_read_31_s17
28.994
29.549
bu/data_read_31_s51
30.309
30.762
flashController/n542_s21
31.289
31.806
flashController/n542_s24
33.298
33.751
flashController/n550_s19
34.204
34.759
flashController/n550_s15
35.322
35.693
flashController/data_out_23_s0
35.693
=====
SETUP
6.644
35.687
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_DMemOut_23_s0
5.329
5.561
cpu_1/wRegData_31_s5
7.988
8.537
cpu_1/wRegData_30_s2
8.713
9.268
cpu_1/wRegData_21_s0
10.753
11.206
cpu_1/ALUInA_21_s2
12.247
12.802
cpu_1/n11528_s3
14.004
14.521
cpu_1/ALUInB_21_s2
15.910
16.465
cpu_1/cpu_alu/out_val_21_2_s
18.499
19.069
cpu_1/cpu_alu/out_val_22_2_s
19.069
19.104
cpu_1/cpu_alu/out_val_23_2_s
19.104
19.139
cpu_1/cpu_alu/out_val_24_2_s
19.139
19.174
cpu_1/cpu_alu/out_val_25_2_s
19.174
19.209
cpu_1/cpu_alu/out_val_26_2_s
19.209
19.679
cpu_1/n11453_s28
20.347
20.864
cpu_1/n11453_s20
22.090
22.645
cpu_1/n11453_s14
23.815
24.332
cpu_1/n11453_s7
25.021
25.576
ppu_inst/n29335_s7
26.237
26.792
bu/data_read_31_s40
28.245
28.800
clint_inst/n675_s9
29.206
29.659
clint_inst/n675_s5
30.319
30.690
bu/data_read_31_s20
32.731
33.286
bu/data_read_31_s8
33.683
34.136
bu/data_read_31_s1
34.654
35.116
bu/data_read_31_s
35.117
35.687
cpu_1/MEMWB_DMemOut_31_s0
35.687
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_0_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_1_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_2_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_3_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_4_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_5_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_6_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_7_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_8_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_9_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_10_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_11_s0
4.681
=====
HOLD
-1.533
4.681
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_13_s0
4.681
=====
HOLD
-1.326
4.888
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_3_s0
3.583
3.785
ppu_inst/n21096_s
4.049
4.284
ppu_inst/n21167_s0
4.544
4.888
ppu_inst/objectPointer_4_s0
4.888
=====
HOLD
-1.288
4.926
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_10_s0
3.583
3.785
ppu_inst/n21144_s
4.059
4.423
ppu_inst/n21165_s0
4.694
4.926
ppu_inst/objectPointer_6_s0
4.926
=====
HOLD
-1.270
4.944
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_2_s0
3.583
3.785
ppu_inst/n21097_s
4.048
4.283
ppu_inst/n21168_s0
4.654
4.944
ppu_inst/objectPointer_3_s0
4.944
=====
HOLD
-1.252
4.963
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_0_s0
3.583
3.785
ppu_inst/n21099_s
4.188
4.423
ppu_inst/n21170_s0
4.673
4.963
ppu_inst/objectPointer_1_s0
4.963
=====
HOLD
-1.179
5.035
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n22354_s4
4.803
5.035
ppu_inst/objectPointer_0_s2
5.035
=====
HOLD
-1.156
5.058
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_13_s0
3.583
3.785
ppu_inst/n21141_s
4.059
4.423
ppu_inst/n21162_s0
4.694
5.058
ppu_inst/objectPointer_9_s0
5.058
=====
HOLD
-1.064
5.150
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_10_s0
3.583
3.785
ppu_inst/n21144_s
4.059
4.423
ppu_inst/n21143_s
4.423
4.658
ppu_inst/n21164_s0
4.918
5.150
ppu_inst/objectPointer_7_s0
5.150
=====
HOLD
-1.042
5.172
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21055_s4
4.803
5.038
ppu_inst/spritePointer_11_s0
5.172
=====
HOLD
-1.039
5.176
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21055_s4
4.803
5.038
ppu_inst/spritePointer_13_s0
5.176
=====
HOLD
-1.030
5.184
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_12_s0
3.583
3.785
ppu_inst/n21142_s
4.185
4.549
ppu_inst/n21163_s0
4.820
5.184
ppu_inst/objectPointer_8_s0
5.184
=====
HOLD
-0.912
5.302
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_1_s0
3.583
3.785
ppu_inst/n21098_s
4.320
4.555
ppu_inst/n21169_s0
4.938
5.302
ppu_inst/objectPointer_2_s0
5.302
=====
HOLD
-0.910
5.304
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_0_s4
4.803
5.038
ppu_inst/objectPointer_1_s0
5.304
