Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Mon Apr  8 15:01:34 2019
| Host              : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_bus_skew -warn_on_violation -file LMAC_ETH_1G_wrapper_bus_skew_routed.rpt -pb LMAC_ETH_1G_wrapper_bus_skew_routed.pb -rpx LMAC_ETH_1G_wrapper_bus_skew_routed.rpx
| Design            : LMAC_ETH_1G_wrapper
| Device            : xczu15eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   205       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.762      7.238
2   207       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.939      7.061
3   209       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.641      7.359
4   211       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.883      7.117
5   213       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.566      7.434
6   215       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.591      7.409
7   217       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.550      7.450
8   219       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.605      7.395
9   221       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.528      7.472
10  223       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.589      7.411
11  225       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.687      7.313
12  227       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.482      7.518
13  229       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.610      7.390
14  231       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.588      7.412
15  233       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.850      7.150
16  235       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.712      7.288
17  271       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.000       0.738      7.262
18  273       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.000       0.601      7.399
19  276       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.000       0.642      7.358
20  278       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.000       0.645      7.355


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.762      7.238


Slack (MET) :             7.238ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.158ns
  Reference Relative Delay:  -1.337ns
  Relative CRPR:              0.418ns
  Actual Bus Skew:            0.762ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.886     2.049    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.129 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.396     2.525    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.567     2.780    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.780    
                         clock uncertainty           -0.122     2.658    
    SLICE_X52Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.683    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.525    
                         clock arrival                          2.683    
  -------------------------------------------------------------------
                         relative delay                        -0.158    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.669     1.799    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.858 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.099     1.957    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X55Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.867     3.110    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     3.110    
                         clock uncertainty            0.122     3.232    
    SLICE_X55Y112        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.294    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           1.957    
                         clock arrival                          3.294    
  -------------------------------------------------------------------
                         relative delay                        -1.337    



Id: 2
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.939      7.061


Slack (MET) :             7.061ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.004ns
  Reference Relative Delay:  -1.352ns
  Relative CRPR:              0.418ns
  Actual Bus Skew:            0.939ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.882     2.045    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y94         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.126 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     2.670    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X53Y94         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.550     2.763    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y94         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.763    
                         clock uncertainty           -0.122     2.641    
    SLICE_X53Y94         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.666    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.670    
                         clock arrival                          2.666    
  -------------------------------------------------------------------
                         relative delay                         0.004    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.666     1.796    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y92         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.854 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     1.961    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X49Y92         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.886     3.129    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y92         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.129    
                         clock uncertainty            0.122     3.251    
    SLICE_X49Y92         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.313    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.961    
                         clock arrival                          3.313    
  -------------------------------------------------------------------
                         relative delay                        -1.352    



Id: 3
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.641      7.359


Slack (MET) :             7.359ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.785ns
  Reference Relative Delay:   0.727ns
  Relative CRPR:              0.418ns
  Actual Bus Skew:            0.641ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.865     3.108    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y92         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.187 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     3.481    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y93         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.663     1.793    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y93         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.793    
                         clock uncertainty           -0.122     1.671    
    SLICE_X51Y93         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.696    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.481    
                         clock arrival                          1.696    
  -------------------------------------------------------------------
                         relative delay                         1.785    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.550     2.763    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y93         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.821 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.145     2.966    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y94         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.893     2.056    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y94         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.122     2.178    
    SLICE_X52Y94         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.239    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.966    
                         clock arrival                          2.239    
  -------------------------------------------------------------------
                         relative delay                         0.727    



Id: 4
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.883      7.117


Slack (MET) :             7.117ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.050ns
  Reference Relative Delay:   0.701ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.883ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.880     3.123    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y114        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.204 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     3.748    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y114        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.665     1.795    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y114        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.795    
                         clock uncertainty           -0.122     1.673    
    SLICE_X55Y114        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.698    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.748    
                         clock arrival                          1.698    
  -------------------------------------------------------------------
                         relative delay                         2.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.563     2.776    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.835 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     2.934    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.886     2.049    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y112        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.122     2.171    
    SLICE_X55Y112        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.233    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.934    
                         clock arrival                          2.233    
  -------------------------------------------------------------------
                         relative delay                         0.701    



Id: 5
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.566      7.434


Slack (MET) :             7.434ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.732ns
  Reference Relative Delay:   0.649ns
  Relative CRPR:              0.518ns
  Actual Bus Skew:            0.566ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.850     3.093    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.174 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.306     3.480    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y156        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.715     1.845    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y156        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.845    
                         clock uncertainty           -0.122     1.723    
    SLICE_X50Y156        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.748    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.480    
                         clock arrival                          1.748    
  -------------------------------------------------------------------
                         relative delay                         1.732    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.550     2.763    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y159        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.822 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.918    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.922     2.085    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.085    
                         clock uncertainty            0.122     2.207    
    SLICE_X50Y159        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.269    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.918    
                         clock arrival                          2.269    
  -------------------------------------------------------------------
                         relative delay                         0.649    



Id: 6
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.591      7.409


Slack (MET) :             7.409ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.712ns
  Reference Relative Delay:   0.654ns
  Relative CRPR:              0.468ns
  Actual Bus Skew:            0.591ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.874     3.117    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y152        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.196 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.265     3.461    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y152        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.716     1.846    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y152        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.846    
                         clock uncertainty           -0.122     1.724    
    SLICE_X48Y152        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.749    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.461    
                         clock arrival                          1.749    
  -------------------------------------------------------------------
                         relative delay                         1.712    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.549     2.762    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.820 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     2.930    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.929     2.092    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.092    
                         clock uncertainty            0.122     2.214    
    SLICE_X48Y153        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.276    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.930    
                         clock arrival                          2.276    
  -------------------------------------------------------------------
                         relative delay                         0.654    



Id: 7
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.550      7.450


Slack (MET) :             7.450ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.197ns
  Reference Relative Delay:  -1.299ns
  Relative CRPR:              0.553ns
  Actual Bus Skew:            0.550ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.950     2.113    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X47Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.192 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.275     2.467    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.548     2.761    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.761    
                         clock uncertainty           -0.122     2.639    
    SLICE_X47Y153        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.664    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.467    
                         clock arrival                          2.664    
  -------------------------------------------------------------------
                         relative delay                        -0.197    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.721     1.851    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X47Y153        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.909 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.068     1.977    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y154        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.849     3.092    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y154        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.092    
                         clock uncertainty            0.122     3.214    
    SLICE_X47Y154        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.276    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.977    
                         clock arrival                          3.276    
  -------------------------------------------------------------------
                         relative delay                        -1.299    



Id: 8
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.605      7.395


Slack (MET) :             7.395ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.175ns
  Reference Relative Delay:  -1.301ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            0.605ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.949     2.112    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.191 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.317     2.508    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X43Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.567     2.780    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.780    
                         clock uncertainty           -0.122     2.658    
    SLICE_X43Y159        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.683    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.508    
                         clock arrival                          2.683    
  -------------------------------------------------------------------
                         relative delay                        -0.175    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.736     1.866    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.927 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.065     1.992    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y158        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.866     3.109    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y158        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.109    
                         clock uncertainty            0.122     3.231    
    SLICE_X43Y158        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.293    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.992    
                         clock arrival                          3.293    
  -------------------------------------------------------------------
                         relative delay                        -1.301    



Id: 9
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.528      7.472


Slack (MET) :             7.472ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.697ns
  Reference Relative Delay:   0.594ns
  Relative CRPR:              0.576ns
  Actual Bus Skew:            0.528ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.865     3.108    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.187 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.286     3.473    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X42Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.743     1.873    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.122     1.751    
    SLICE_X42Y157        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.776    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.473    
                         clock arrival                          1.776    
  -------------------------------------------------------------------
                         relative delay                         1.697    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.566     2.779    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y157        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.838 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.078     2.916    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.975     2.138    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.138    
                         clock uncertainty            0.122     2.260    
    SLICE_X42Y157        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.322    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.916    
                         clock arrival                          2.322    
  -------------------------------------------------------------------
                         relative delay                         0.594    



Id: 10
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.589      7.411


Slack (MET) :             7.411ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.733ns
  Reference Relative Delay:   0.619ns
  Relative CRPR:              0.526ns
  Actual Bus Skew:            0.589ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.832     3.075    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.154 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.317     3.471    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.705     1.835    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.835    
                         clock uncertainty           -0.122     1.713    
    SLICE_X55Y160        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.738    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.471    
                         clock arrival                          1.738    
  -------------------------------------------------------------------
                         relative delay                         1.733    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.550     2.763    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y158        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.821 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.085     2.906    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.941     2.104    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.122     2.226    
    SLICE_X54Y160        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.287    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.906    
                         clock arrival                          2.287    
  -------------------------------------------------------------------
                         relative delay                         0.619    



Id: 11
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.687      7.313


Slack (MET) :             7.313ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.131ns
  Reference Relative Delay:  -1.234ns
  Relative CRPR:              0.417ns
  Actual Bus Skew:            0.687ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.918     2.081    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y161        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.160 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.364     2.524    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y161        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.539     2.752    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y161        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.752    
                         clock uncertainty           -0.122     2.630    
    SLICE_X54Y161        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.655    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.524    
                         clock arrival                          2.655    
  -------------------------------------------------------------------
                         relative delay                        -0.131    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.716     1.846    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y160        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.905 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.127     2.032    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.839     3.082    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y160        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.082    
                         clock uncertainty            0.122     3.204    
    SLICE_X52Y160        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.266    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.032    
                         clock arrival                          3.266    
  -------------------------------------------------------------------
                         relative delay                        -1.234    



Id: 12
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.482      7.518


Slack (MET) :             7.518ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.283ns
  Reference Relative Delay:  -1.282ns
  Relative CRPR:              0.518ns
  Actual Bus Skew:            0.482ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.941     2.104    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y157        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.184 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.201     2.385    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y158        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.552     2.765    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y158        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.765    
                         clock uncertainty           -0.122     2.643    
    SLICE_X50Y158        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.668    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.385    
                         clock arrival                          2.668    
  -------------------------------------------------------------------
                         relative delay                        -0.283    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.709     1.839    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.897 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     1.992    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X50Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.847     3.090    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y159        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.090    
                         clock uncertainty            0.122     3.212    
    SLICE_X50Y159        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.274    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.992    
                         clock arrival                          3.274    
  -------------------------------------------------------------------
                         relative delay                        -1.282    



Id: 13
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.610      7.390


Slack (MET) :             7.390ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.213ns
  Reference Relative Delay:  -1.345ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            0.610ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.935     2.098    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y109        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.177 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.317     2.494    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y109        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.591     2.804    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y109        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.122     2.682    
    SLICE_X43Y109        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.707    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.494    
                         clock arrival                          2.707    
  -------------------------------------------------------------------
                         relative delay                        -0.213    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.694     1.824    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.882 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     1.978    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X43Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.896     3.139    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.122     3.261    
    SLICE_X43Y107        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.323    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.978    
                         clock arrival                          3.323    
  -------------------------------------------------------------------
                         relative delay                        -1.345    



Id: 14
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.588      7.412


Slack (MET) :             7.412ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.840ns
  Reference Relative Delay:   0.731ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            0.588ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.893     3.136    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y110        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.217 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.354     3.571    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X43Y110        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.698     1.828    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y110        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.828    
                         clock uncertainty           -0.122     1.706    
    SLICE_X43Y110        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.731    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.571    
                         clock arrival                          1.731    
  -------------------------------------------------------------------
                         relative delay                         1.840    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.594     2.807    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y111        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.866 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.143     3.009    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y111        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.931     2.094    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y111        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.122     2.216    
    SLICE_X43Y111        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.278    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.009    
                         clock arrival                          2.278    
  -------------------------------------------------------------------
                         relative delay                         0.731    



Id: 15
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.850      7.150


Slack (MET) :             7.150ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    2.013ns
  Reference Relative Delay:   0.696ns
  Relative CRPR:              0.468ns
  Actual Bus Skew:            0.850ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.850     3.093    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y102        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.174 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.530     3.704    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y102        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.658     1.788    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y102        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.788    
                         clock uncertainty           -0.122     1.666    
    SLICE_X55Y102        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.691    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.704    
                         clock arrival                          1.691    
  -------------------------------------------------------------------
                         relative delay                         2.013    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.558     2.771    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y104        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.829 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.925    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y104        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.882     2.045    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y104        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.045    
                         clock uncertainty            0.122     2.167    
    SLICE_X55Y104        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.229    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.925    
                         clock arrival                          2.229    
  -------------------------------------------------------------------
                         relative delay                         0.696    



Id: 16
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.712      7.288


Slack (MET) :             7.288ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.193ns
  Reference Relative Delay:  -1.371ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.712ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.882     2.045    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y104        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.124 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.364     2.488    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y104        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.565     2.778    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y104        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.778    
                         clock uncertainty           -0.122     2.656    
    SLICE_X54Y104        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.681    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.488    
                         clock arrival                          2.681    
  -------------------------------------------------------------------
                         relative delay                        -0.193    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.657     1.787    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y103        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.846 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.082     1.928    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X54Y103        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y78        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2732, routed)        2.873     3.116    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y103        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.116    
                         clock uncertainty            0.122     3.238    
    SLICE_X54Y103        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.299    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.928    
                         clock arrival                          3.299    
  -------------------------------------------------------------------
                         relative delay                        -1.371    



Id: 17
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      clk_pl_0              dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.738      7.262


Slack (MET) :             7.262ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    5.328ns
  Reference Relative Delay:   0.234ns
  Relative CRPR:              4.357ns
  Actual Bus Skew:            0.738ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.239     6.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.346     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.605     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X66Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     1.735    
                         clock uncertainty           -0.122     1.613    
    SLICE_X66Y111        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.966    
                         clock arrival                          1.638    
  -------------------------------------------------------------------
                         relative delay                         5.328    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.088     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.070     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X69Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.814     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.122     2.099    
    SLICE_X69Y112        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.395    
                         clock arrival                          2.161    
  -------------------------------------------------------------------
                         relative delay                         0.234    



Id: 18
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.601      7.399


Slack (MET) :             7.399ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.245ns
  Reference Relative Delay:  -4.812ns
  Relative CRPR:              4.457ns
  Actual Bus Skew:            0.601ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.825     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.348     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X69Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.088     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     2.266    
                         clock uncertainty           -0.122     2.144    
    SLICE_X69Y112        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.414    
                         clock arrival                          2.169    
  -------------------------------------------------------------------
                         relative delay                         0.245    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.595     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.135     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.241     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     6.546    
                         clock uncertainty            0.122     6.668    
    SLICE_X69Y113        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.918    
                         clock arrival                          6.730    
  -------------------------------------------------------------------
                         relative delay                        -4.812    



Id: 19
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.642      7.358


Slack (MET) :             7.358ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.232ns
  Reference Relative Delay:  -4.823ns
  Relative CRPR:              4.414ns
  Actual Bus Skew:            0.642ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.863     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.338     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.131     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty           -0.122     2.187    
    SLICE_X69Y121        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.444    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.232    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.641     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.126     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.290     6.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     6.595    
                         clock uncertainty            0.122     6.717    
    SLICE_X70Y122        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     6.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.956    
                         clock arrival                          6.779    
  -------------------------------------------------------------------
                         relative delay                        -4.823    



Id: 20
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      clk_pl_0              dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.645      7.355


Slack (MET) :             7.355ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    5.287ns
  Reference Relative Delay:   0.278ns
  Relative CRPR:              4.365ns
  Actual Bus Skew:            0.645ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.286     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.294     6.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.644     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     1.774    
                         clock uncertainty           -0.122     1.652    
    SLICE_X71Y122        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.964    
                         clock arrival                          1.677    
  -------------------------------------------------------------------
                         relative delay                         5.287    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=498, routed)         1.131     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.109     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X70Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=21123, routed)       1.851     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.122     2.136    
    SLICE_X70Y122        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.476    
                         clock arrival                          2.198    
  -------------------------------------------------------------------
                         relative delay                         0.278    



