Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 14:35:37 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_methodology -file vending_machine_methodology_drc_routed.rpt -pb vending_machine_methodology_drc_routed.pb -rpx vending_machine_methodology_drc_routed.rpx
| Design       : vending_machine
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                         | 15         |
| TIMING-20 | Warning  | Non-clocked latch                                    | 15         |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1          |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source | 1          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell select_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell select_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell select_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell select_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell select_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell select_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell totalMoney_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch select_reg[0]_LDC cannot be properly analyzed as its control pin select_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch select_reg[1]_LDC cannot be properly analyzed as its control pin select_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch select_reg[4]_LDC cannot be properly analyzed as its control pin select_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch select_reg[5]_LDC cannot be properly analyzed as its control pin select_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch select_reg[6]_LDC cannot be properly analyzed as its control pin select_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch select_reg[7]_LDC cannot be properly analyzed as its control pin select_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch totalMoney_reg[0]_LDC cannot be properly analyzed as its control pin totalMoney_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch totalMoney_reg[1]_LDC cannot be properly analyzed as its control pin totalMoney_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch totalMoney_reg[2]_LDC cannot be properly analyzed as its control pin totalMoney_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch totalMoney_reg[3]_LDC cannot be properly analyzed as its control pin totalMoney_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch totalMoney_reg[4]_LDC cannot be properly analyzed as its control pin totalMoney_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch totalMoney_reg[5]_LDC cannot be properly analyzed as its control pin totalMoney_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch totalMoney_reg[6]_LDC cannot be properly analyzed as its control pin totalMoney_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch totalMoney_reg[7]_LDC cannot be properly analyzed as its control pin totalMoney_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch totalMoney_reg[8]_LDC cannot be properly analyzed as its control pin totalMoney_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 158))
Previous: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 60))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 158))
Previous: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 60))
Related violations: <none>


