// Implementing an inverter
module top_module(input in, output out);
    assign out = in; // This is a behavioral design style 
endmodule