
*** Running vivado
    with args -log design_1_myip_pwm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_pwm_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_myip_pwm_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s/titan4_debug/zynq/AXU3EG/project_3/myip_pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_myip_pwm_0_0 -part xczu3eg-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20890
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.762 ; gain = 43.809 ; free physical = 2391 ; free virtual = 17384
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_pwm_0_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_myip_pwm_0_0/synth/design_1_myip_pwm_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'myip_pwm_v1_0' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/hdl/myip_pwm_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_pwm_v1_0_S00_AXI' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/hdl/myip_pwm_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/hdl/myip_pwm_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/hdl/myip_pwm_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'myip_pwm' [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/src/myip_pwm.v:33]
INFO: [Synth 8-6155] done synthesizing module 'myip_pwm' (1#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/src/myip_pwm.v:33]
INFO: [Synth 8-6155] done synthesizing module 'myip_pwm_v1_0_S00_AXI' (2#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/hdl/myip_pwm_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_pwm_v1_0' (3#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ipshared/42dd/hdl/myip_pwm_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_pwm_0_0' (4#1) [/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_myip_pwm_0_0/synth/design_1_myip_pwm_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.699 ; gain = 86.746 ; free physical = 2138 ; free virtual = 17131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.512 ; gain = 104.559 ; free physical = 2133 ; free virtual = 17126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.512 ; gain = 104.559 ; free physical = 2133 ; free virtual = 17126
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2734.512 ; gain = 0.000 ; free physical = 2958 ; free virtual = 17952
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.387 ; gain = 0.000 ; free physical = 2904 ; free virtual = 17897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.199 ; gain = 23.812 ; free physical = 2904 ; free virtual = 17897
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.199 ; gain = 276.246 ; free physical = 2955 ; free virtual = 17949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.199 ; gain = 276.246 ; free physical = 2955 ; free virtual = 17949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.199 ; gain = 276.246 ; free physical = 2955 ; free virtual = 17949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.199 ; gain = 276.246 ; free physical = 2948 ; free virtual = 17942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.199 ; gain = 276.246 ; free physical = 2921 ; free virtual = 17918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3273.496 ; gain = 643.543 ; free physical = 2371 ; free virtual = 17368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3273.496 ; gain = 643.543 ; free physical = 2370 ; free virtual = 17368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3292.527 ; gain = 662.574 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |     1|
|3     |LUT2   |    33|
|4     |LUT3   |     1|
|5     |LUT4   |    52|
|6     |LUT6   |    34|
|7     |FDCE   |    97|
|8     |FDRE   |   169|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.465 ; gain = 669.512 ; free physical = 2368 ; free virtual = 17365
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3299.465 ; gain = 497.824 ; free physical = 2410 ; free virtual = 17407
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.473 ; gain = 669.512 ; free physical = 2410 ; free virtual = 17407
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.402 ; gain = 0.000 ; free physical = 2497 ; free virtual = 17494
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3361.199 ; gain = 0.000 ; free physical = 2435 ; free virtual = 17432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 77908c8b
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 3361.199 ; gain = 818.250 ; free physical = 2582 ; free virtual = 17579
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/design_1_myip_pwm_0_0_synth_1/design_1_myip_pwm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_pwm_0_0, cache-ID = 49f122ed1ca77c55
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/s/titan4_debug/zynq/AXU3EG/project_3/project_3.runs/design_1_myip_pwm_0_0_synth_1/design_1_myip_pwm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_pwm_0_0_utilization_synth.rpt -pb design_1_myip_pwm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 31 01:03:29 2021...
