Running: /afs/ir.stanford.edu/class/ee/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/chords_tb_isim_beh.exe" -prj "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/chords_tb_beh.prj" "work.chords_tb" "work.glbl" 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/sine_rom.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/ff_lib.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/sine_reader.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/frequency_rom.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/note_player.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/chords.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/chords_tb.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee/xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/chords_tb.v" Line 17: Port player_ready is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95384 KB
Fuse CPU Usage: 1070 ms
Compiling module dffr(WIDTH=3)
Compiling module dffre(WIDTH=6)
Compiling module frequency_rom
Compiling module dffre(WIDTH=22)
Compiling module dff
Compiling module sine_rom
Compiling module sine_reader
Compiling module note_player
Compiling module chords
Compiling module chords_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable /afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/chords_tb_isim_beh.exe
Fuse Memory Usage: 401872 KB
Fuse CPU Usage: 1250 ms
GCC CPU Usage: 180 ms
