<stg><name>CNN</name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
<literal name="cmp27_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
<literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="0"/>
<literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="18" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="0"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="22" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="25" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
<literal name="cmp31_i199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
<literal name="cmp31_i199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="28" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="31" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="0"/>
<literal name="icmp_ln149_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="1"/>
<literal name="icmp_ln149_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="34" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="37" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="0"/>
<literal name="icmp_ln149_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="1"/>
<literal name="icmp_ln149_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="38" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="39" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:0 %max_val = alloca i32

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %padding_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %padding

]]></Node>
<StgValue><ssdm name="padding_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="32">
<![CDATA[
:4 %empty = trunc i32 %padding_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40 %image_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %image_r

]]></Node>
<StgValue><ssdm name="image_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:41 %call_ln23 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_read, i64 %output_conv1, i31 %empty, i64 %line_buffer_1_2, i64 %line_buffer_0_2, i64 %line_buffer_2_2, i64 %bias_conv1, i64 %kernel_conv1

]]></Node>
<StgValue><ssdm name="call_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:41 %call_ln23 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_read, i64 %output_conv1, i31 %empty, i64 %line_buffer_1_2, i64 %line_buffer_0_2, i64 %line_buffer_2_2, i64 %bias_conv1, i64 %kernel_conv1

]]></Node>
<StgValue><ssdm name="call_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %hight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hight

]]></Node>
<StgValue><ssdm name="hight_read"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %padding

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padding, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hight

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hight, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %image_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv3, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling3, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv4, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_upsampling1, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_upsampling1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv5, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_upsampling2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_upsampling2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv6, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_upsampling3, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_upsampling3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv7, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %icmp_ln116 = icmp_sgt  i32 %hight_read, i32

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %cmp27_i = icmp_sgt  i32 %width_read, i32

]]></Node>
<StgValue><ssdm name="cmp27_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:44 %output_conv1_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv1, void %call_ln23

]]></Node>
<StgValue><ssdm name="output_conv1_read"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
:45 %bitcast_ln120 = bitcast i64 %output_conv1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln120"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="52" op_0_bw="64">
<![CDATA[
:46 %trunc_ln127 = trunc i64 %output_conv1_read

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:47 %icmp_ln127_1 = icmp_eq  i52 %trunc_ln127, i52

]]></Node>
<StgValue><ssdm name="icmp_ln127_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:48 %br_ln115 = br void %._crit_edge15.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge15.i:0 %num_channel = phi i5, void, i5 %add_ln115, void %._crit_edge15.i.backedge

]]></Node>
<StgValue><ssdm name="num_channel"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge15.i:1 %icmp_ln115 = icmp_eq  i5 %num_channel, i5

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i:2 %empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge15.i:3 %add_ln115 = add i5 %num_channel, i5

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i:4 %br_ln115 = br i1 %icmp_ln115, void %.split57, void %_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split57:0 %br_ln116 = br i1 %icmp_ln116, void %._crit_edge15.i.backedge, void %.lr.ph14.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i.preheader:0 %br_ln116 = br void %.lr.ph14.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:0 %max_val_1 = alloca i32

]]></Node>
<StgValue><ssdm name="max_val_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:1 %output_pooling1_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_pooling1

]]></Node>
<StgValue><ssdm name="output_pooling1_read"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:2 %call_ln25 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %output_pooling1_read, i64 %output_conv2, i31 %empty, i64 %bias_conv2, i64 %line_buffer_1_4, i64 %line_buffer_0_4, i64 %line_buffer_2_4, i64 %kernel_conv2

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph14.i:0 %i = phi i31 %add_ln116, void %.lr.ph14.i.backedge, i31, void %.lr.ph14.i.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph14.i:1 %zext_ln116 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14.i:2 %icmp_ln116_1 = icmp_eq  i32 %zext_ln116, i32 %hight_read

]]></Node>
<StgValue><ssdm name="icmp_ln116_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph14.i:3 %empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph14.i:4 %add_ln116 = add i31 %i, i31

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph14.i:5 %br_ln116 = br i1 %icmp_ln116_1, void %.split55, void %._crit_edge15.i.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split55:0 %br_ln117 = br i1 %cmp27_i, void %.lr.ph14.i.backedge, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
<literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph.i:0 %p_cast = zext i31 %add_ln116

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
<literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:1 %cmp17_i = icmp_slt  i32 %p_cast, i32 %hight_read

]]></Node>
<StgValue><ssdm name="cmp17_i"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
<literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:2 %br_ln117 = br void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i.backedge.loopexit:0 %br_ln0 = br void %._crit_edge15.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i.backedge:0 %br_ln0 = br void %._crit_edge15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j = phi i31 %add_ln117, void %._crit_edge, i31, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="31">
<![CDATA[
:1 %j_cast = zext i31 %j

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln117 = icmp_eq  i32 %j_cast, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln117 = add i31 %j, i31

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln117 = br i1 %icmp_ln117, void %.split47.0, void %.lr.ph14.i.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split47.0:0 %br_ln123 = br i1 %cmp17_i, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="31">
<![CDATA[
:0 %zext_ln123 = zext i31 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln123 = icmp_slt  i32 %zext_ln123, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln123 = br i1 %icmp_ln123, void %._crit_edge, void %.split51.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64">
<![CDATA[
.split51.preheader.0:0 %max_val_load = load i64 %max_val

]]></Node>
<StgValue><ssdm name="max_val_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split51.preheader.0:1 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %output_conv1_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split51.preheader.0:5 %icmp_ln127 = icmp_ne  i11 %tmp, i11

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split51.preheader.0:11 %tmp_3 = fcmp_ogt  i64 %bitcast_ln120, i64 %max_val_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
._crit_edge:0 %store_ln120 = store i64 %bitcast_ln120, i64 %max_val, i64 %max_val_load

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
.split51.preheader.0:2 %bitcast_ln127 = bitcast i64 %max_val_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split51.preheader.0:3 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln127, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="52" op_0_bw="64">
<![CDATA[
.split51.preheader.0:4 %trunc_ln127_3 = trunc i64 %bitcast_ln127

]]></Node>
<StgValue><ssdm name="trunc_ln127_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51.preheader.0:6 %or_ln127 = or i1 %icmp_ln127_1, i1 %icmp_ln127

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split51.preheader.0:7 %icmp_ln127_2 = icmp_ne  i11 %tmp_s, i11

]]></Node>
<StgValue><ssdm name="icmp_ln127_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split51.preheader.0:8 %icmp_ln127_3 = icmp_eq  i52 %trunc_ln127_3, i52

]]></Node>
<StgValue><ssdm name="icmp_ln127_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51.preheader.0:9 %or_ln127_1 = or i1 %icmp_ln127_3, i1 %icmp_ln127_2

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51.preheader.0:10 %and_ln127 = and i1 %or_ln127, i1 %or_ln127_1

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split51.preheader.0:11 %tmp_3 = fcmp_ogt  i64 %bitcast_ln120, i64 %max_val_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51.preheader.0:12 %and_ln127_1 = and i1 %and_ln127, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln127_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split51.preheader.0:13 %select_ln127 = select i1 %and_ln127_1, i64 %bitcast_ln120, i64 %max_val_load

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
.split51.preheader.0:14 %bitcast_ln131 = bitcast i64 %select_ln127

]]></Node>
<StgValue><ssdm name="bitcast_ln131"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split51.preheader.0:15 %write_ln131 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_pooling1, i64 %bitcast_ln131

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split51.preheader.0:16 %br_ln132 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i.backedge.loopexit:0 %br_ln0 = br void %.lr.ph14.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i.backedge:0 %br_ln0 = br void %.lr.ph14.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="147" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:2 %call_ln25 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %output_pooling1_read, i64 %output_conv2, i31 %empty, i64 %bias_conv2, i64 %line_buffer_1_4, i64 %line_buffer_0_4, i64 %line_buffer_2_4, i64 %kernel_conv2

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:3 %output_conv2_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv2, void %call_ln25

]]></Node>
<StgValue><ssdm name="output_conv2_read"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:4 %bitcast_ln120_1 = bitcast i64 %output_conv2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln120_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="52" op_0_bw="64">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:5 %trunc_ln127_1 = trunc i64 %output_conv2_read

]]></Node>
<StgValue><ssdm name="trunc_ln127_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:6 %icmp_ln127_5 = icmp_eq  i52 %trunc_ln127_1, i52

]]></Node>
<StgValue><ssdm name="icmp_ln127_5"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit:7 %br_ln115 = br void %._crit_edge15.i59

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge15.i59:0 %num_channel_1 = phi i4, void %_ZL11max_poolingIddLi16ELi28ELi28ELi14ELi14ELi2ELi1EEviiPT_PT0_.exit, i4 %add_ln115_1, void %._crit_edge15.i59.backedge

]]></Node>
<StgValue><ssdm name="num_channel_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15.i59:1 %icmp_ln115_1 = icmp_eq  i4 %num_channel_1, i4

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i59:2 %empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15.i59:3 %add_ln115_1 = add i4 %num_channel_1, i4

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i59:4 %br_ln115 = br i1 %icmp_ln115_1, void %.split45, void %_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split45:0 %br_ln116 = br i1 %icmp_ln116, void %._crit_edge15.i59.backedge, void %.lr.ph14.i11.preheader

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i11.preheader:0 %br_ln116 = br void %.lr.ph14.i11

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:0 %max_val_2 = alloca i32

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:1 %output_pooling2_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_pooling2

]]></Node>
<StgValue><ssdm name="output_pooling2_read"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:2 %call_ln27 = call void @convolution<double, double, double, double, 7, 7, 8, 8, 7, 7, 3, 3, 1, 1>, i64 %output_pooling2_read, i64 %output_conv3, i31 %empty, i64 %bias_conv3, i64 %line_buffer_1_5, i64 %line_buffer_0_5, i64 %line_buffer_2_5, i64 %kernel_conv3

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph14.i11:0 %i_1 = phi i31 %add_ln116_1, void %.lr.ph14.i11.backedge, i31, void %.lr.ph14.i11.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph14.i11:1 %zext_ln116_1 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14.i11:2 %icmp_ln116_2 = icmp_eq  i32 %zext_ln116_1, i32 %hight_read

]]></Node>
<StgValue><ssdm name="icmp_ln116_2"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph14.i11:3 %empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph14.i11:4 %add_ln116_1 = add i31 %i_1, i31

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph14.i11:5 %br_ln116 = br i1 %icmp_ln116_2, void %.split43, void %._crit_edge15.i59.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split43:0 %br_ln117 = br i1 %cmp27_i, void %.lr.ph14.i11.backedge, void %.lr.ph.i20

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph.i20:0 %p_cast1 = zext i31 %add_ln116_1

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i20:1 %cmp17_i17 = icmp_slt  i32 %p_cast1, i32 %hight_read

]]></Node>
<StgValue><ssdm name="cmp17_i17"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i20:2 %br_ln117 = br void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i59.backedge.loopexit:0 %br_ln0 = br void %._crit_edge15.i59.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i59.backedge:0 %br_ln0 = br void %._crit_edge15.i59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i31 %add_ln117_1, void %._crit_edge2, i31, void %.lr.ph.i20

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="31">
<![CDATA[
:1 %j_1_cast = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln117_1 = icmp_eq  i32 %j_1_cast, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln117_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln117_1 = add i31 %j_1, i31

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln117 = br i1 %icmp_ln117_1, void %.split35.0, void %.lr.ph14.i11.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split35.0:0 %br_ln123 = br i1 %cmp17_i17, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="31">
<![CDATA[
:0 %zext_ln123_1 = zext i31 %add_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln123_1 = icmp_slt  i32 %zext_ln123_1, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln123_1"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln123 = br i1 %icmp_ln123_1, void %._crit_edge2, void %.split39.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64">
<![CDATA[
.split39.preheader.0:0 %max_val_1_load = load i64 %max_val_1

]]></Node>
<StgValue><ssdm name="max_val_1_load"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39.preheader.0:1 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %output_conv2_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split39.preheader.0:5 %icmp_ln127_4 = icmp_ne  i11 %tmp_4, i11

]]></Node>
<StgValue><ssdm name="icmp_ln127_4"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
<literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split39.preheader.0:11 %tmp_6 = fcmp_ogt  i64 %bitcast_ln120_1, i64 %max_val_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
._crit_edge2:0 %store_ln120 = store i64 %bitcast_ln120_1, i64 %max_val_1, i64 %max_val_1_load

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
.split39.preheader.0:2 %bitcast_ln127_1 = bitcast i64 %max_val_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39.preheader.0:3 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln127_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="52" op_0_bw="64">
<![CDATA[
.split39.preheader.0:4 %trunc_ln127_4 = trunc i64 %bitcast_ln127_1

]]></Node>
<StgValue><ssdm name="trunc_ln127_4"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39.preheader.0:6 %or_ln127_2 = or i1 %icmp_ln127_5, i1 %icmp_ln127_4

]]></Node>
<StgValue><ssdm name="or_ln127_2"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split39.preheader.0:7 %icmp_ln127_6 = icmp_ne  i11 %tmp_5, i11

]]></Node>
<StgValue><ssdm name="icmp_ln127_6"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split39.preheader.0:8 %icmp_ln127_7 = icmp_eq  i52 %trunc_ln127_4, i52

]]></Node>
<StgValue><ssdm name="icmp_ln127_7"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39.preheader.0:9 %or_ln127_3 = or i1 %icmp_ln127_7, i1 %icmp_ln127_6

]]></Node>
<StgValue><ssdm name="or_ln127_3"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39.preheader.0:10 %and_ln127_2 = and i1 %or_ln127_2, i1 %or_ln127_3

]]></Node>
<StgValue><ssdm name="and_ln127_2"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split39.preheader.0:11 %tmp_6 = fcmp_ogt  i64 %bitcast_ln120_1, i64 %max_val_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39.preheader.0:12 %and_ln127_3 = and i1 %and_ln127_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln127_3"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39.preheader.0:13 %select_ln127_1 = select i1 %and_ln127_3, i64 %bitcast_ln120_1, i64 %max_val_1_load

]]></Node>
<StgValue><ssdm name="select_ln127_1"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
.split39.preheader.0:14 %bitcast_ln131_1 = bitcast i64 %select_ln127_1

]]></Node>
<StgValue><ssdm name="bitcast_ln131_1"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39.preheader.0:15 %write_ln131 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_pooling2, i64 %bitcast_ln131_1

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i17" val="1"/>
<literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.split39.preheader.0:16 %br_ln132 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i11.backedge.loopexit:0 %br_ln0 = br void %.lr.ph14.i11.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i11.backedge:0 %br_ln0 = br void %.lr.ph14.i11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="208" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:2 %call_ln27 = call void @convolution<double, double, double, double, 7, 7, 8, 8, 7, 7, 3, 3, 1, 1>, i64 %output_pooling2_read, i64 %output_conv3, i31 %empty, i64 %bias_conv3, i64 %line_buffer_1_5, i64 %line_buffer_0_5, i64 %line_buffer_2_5, i64 %kernel_conv3

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:3 %output_conv3_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv3, void %call_ln27

]]></Node>
<StgValue><ssdm name="output_conv3_read"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:4 %bitcast_ln120_2 = bitcast i64 %output_conv3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln120_2"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="52" op_0_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:5 %trunc_ln127_2 = trunc i64 %output_conv3_read

]]></Node>
<StgValue><ssdm name="trunc_ln127_2"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:6 %icmp_ln127_9 = icmp_eq  i52 %trunc_ln127_2, i52

]]></Node>
<StgValue><ssdm name="icmp_ln127_9"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit:7 %br_ln115 = br void %._crit_edge15.i134

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge15.i134:0 %num_channel_2 = phi i4, void %_ZL11max_poolingIddLi8ELi14ELi14ELi7ELi7ELi2ELi1EEviiPT_PT0_.exit, i4 %add_ln115_2, void %._crit_edge15.i134.backedge

]]></Node>
<StgValue><ssdm name="num_channel_2"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15.i134:1 %icmp_ln115_2 = icmp_eq  i4 %num_channel_2, i4

]]></Node>
<StgValue><ssdm name="icmp_ln115_2"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i134:2 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15.i134:3 %add_ln115_2 = add i4 %num_channel_2, i4

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i134:4 %br_ln115 = br i1 %icmp_ln115_2, void %.split33, void %_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split33:0 %br_ln116 = br i1 %icmp_ln116, void %._crit_edge15.i134.backedge, void %.lr.ph14.i86.preheader

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln115_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i86.preheader:0 %br_ln116 = br void %.lr.ph14.i86

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:0 %output_pooling3_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_pooling3

]]></Node>
<StgValue><ssdm name="output_pooling3_read"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:1 %call_ln29 = call void @convolution<double, double, double, double, 4, 4, 8, 8, 4, 4, 3, 3, 1, 1>, i64 %output_pooling3_read, i64 %output_conv4, i31 %empty, i64 %bias_conv4, i64 %line_buffer_1_10_0, i64 %line_buffer_1_10_1, i64 %line_buffer_1_10_2, i64 %line_buffer_1_10_3, i64 %line_buffer_2_10_0, i64 %line_buffer_2_10_1, i64 %line_buffer_2_10_2, i64 %line_buffer_2_10_3, i64 %line_buffer_0_10_0, i64 %line_buffer_0_10_1, i64 %line_buffer_0_10_2, i64 %line_buffer_0_10_3, i64 %kernel_conv4

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph14.i86:0 %i_2 = phi i31 %add_ln116_2, void %.lr.ph14.i86.backedge, i31, void %.lr.ph14.i86.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph14.i86:1 %zext_ln116_2 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14.i86:2 %icmp_ln116_3 = icmp_eq  i32 %zext_ln116_2, i32 %hight_read

]]></Node>
<StgValue><ssdm name="icmp_ln116_3"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph14.i86:3 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph14.i86:4 %add_ln116_2 = add i31 %i_2, i31

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph14.i86:5 %br_ln116 = br i1 %icmp_ln116_3, void %.split31, void %._crit_edge15.i134.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split31:0 %br_ln117 = br i1 %cmp27_i, void %.lr.ph14.i86.backedge, void %.lr.ph.i95

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph.i95:0 %p_cast2 = zext i31 %add_ln116_2

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i95:1 %cmp17_i92 = icmp_slt  i32 %p_cast2, i32 %hight_read

]]></Node>
<StgValue><ssdm name="cmp17_i92"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="cmp27_i" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i95:2 %br_ln117 = br void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i134.backedge.loopexit:0 %br_ln0 = br void %._crit_edge15.i134.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i134.backedge:0 %br_ln0 = br void %._crit_edge15.i134

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i31 %add_ln117_2, void %._crit_edge4, i31, void %.lr.ph.i95

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="31">
<![CDATA[
:1 %j_2_cast = zext i31 %j_2

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln117_2 = icmp_eq  i32 %j_2_cast, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln117_2"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln117_2 = add i31 %j_2, i31

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln117 = br i1 %icmp_ln117_2, void %.split23.0, void %.lr.ph14.i86.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split23.0:0 %br_ln123 = br i1 %cmp17_i92, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="31">
<![CDATA[
:0 %zext_ln123_2 = zext i31 %add_ln117_2

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln123_2 = icmp_slt  i32 %zext_ln123_2, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln123_2"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln123 = br i1 %icmp_ln123_2, void %._crit_edge4, void %.split27.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
.split27.preheader.0:0 %max_val_2_load = load i64 %max_val_2

]]></Node>
<StgValue><ssdm name="max_val_2_load"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split27.preheader.0:1 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %output_conv3_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split27.preheader.0:5 %icmp_ln127_8 = icmp_ne  i11 %tmp_7, i11

]]></Node>
<StgValue><ssdm name="icmp_ln127_8"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
<literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27.preheader.0:11 %tmp_9 = fcmp_ogt  i64 %bitcast_ln120_2, i64 %max_val_2_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
._crit_edge4:0 %store_ln120 = store i64 %bitcast_ln120_2, i64 %max_val_2, i64 %max_val_2_load

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64">
<![CDATA[
.split27.preheader.0:2 %bitcast_ln127_2 = bitcast i64 %max_val_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127_2"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split27.preheader.0:3 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln127_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="52" op_0_bw="64">
<![CDATA[
.split27.preheader.0:4 %trunc_ln127_5 = trunc i64 %bitcast_ln127_2

]]></Node>
<StgValue><ssdm name="trunc_ln127_5"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27.preheader.0:6 %or_ln127_4 = or i1 %icmp_ln127_9, i1 %icmp_ln127_8

]]></Node>
<StgValue><ssdm name="or_ln127_4"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split27.preheader.0:7 %icmp_ln127_10 = icmp_ne  i11 %tmp_8, i11

]]></Node>
<StgValue><ssdm name="icmp_ln127_10"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split27.preheader.0:8 %icmp_ln127_11 = icmp_eq  i52 %trunc_ln127_5, i52

]]></Node>
<StgValue><ssdm name="icmp_ln127_11"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27.preheader.0:9 %or_ln127_5 = or i1 %icmp_ln127_11, i1 %icmp_ln127_10

]]></Node>
<StgValue><ssdm name="or_ln127_5"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27.preheader.0:10 %and_ln127_4 = and i1 %or_ln127_4, i1 %or_ln127_5

]]></Node>
<StgValue><ssdm name="and_ln127_4"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split27.preheader.0:11 %tmp_9 = fcmp_ogt  i64 %bitcast_ln120_2, i64 %max_val_2_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split27.preheader.0:12 %and_ln127_5 = and i1 %and_ln127_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln127_5"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split27.preheader.0:13 %select_ln127_2 = select i1 %and_ln127_5, i64 %bitcast_ln120_2, i64 %max_val_2_load

]]></Node>
<StgValue><ssdm name="select_ln127_2"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64">
<![CDATA[
.split27.preheader.0:14 %bitcast_ln131_2 = bitcast i64 %select_ln127_2

]]></Node>
<StgValue><ssdm name="bitcast_ln131_2"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split27.preheader.0:15 %write_ln131 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_pooling3, i64 %bitcast_ln131_2

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp17_i92" val="1"/>
<literal name="icmp_ln123_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.split27.preheader.0:16 %br_ln132 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp27_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i86.backedge.loopexit:0 %br_ln0 = br void %.lr.ph14.i86.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14.i86.backedge:0 %br_ln0 = br void %.lr.ph14.i86

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:1 %call_ln29 = call void @convolution<double, double, double, double, 4, 4, 8, 8, 4, 4, 3, 3, 1, 1>, i64 %output_pooling3_read, i64 %output_conv4, i31 %empty, i64 %bias_conv4, i64 %line_buffer_1_10_0, i64 %line_buffer_1_10_1, i64 %line_buffer_1_10_2, i64 %line_buffer_1_10_3, i64 %line_buffer_2_10_0, i64 %line_buffer_2_10_1, i64 %line_buffer_2_10_2, i64 %line_buffer_2_10_3, i64 %line_buffer_0_10_0, i64 %line_buffer_0_10_1, i64 %line_buffer_0_10_2, i64 %line_buffer_0_10_3, i64 %kernel_conv4

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:2 %shl_ln149 = shl i32 %hight_read, i32

]]></Node>
<StgValue><ssdm name="shl_ln149"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:3 %icmp_ln149 = icmp_sgt  i32 %shl_ln149, i32

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:4 %empty_109 = shl i32 %width_read, i32

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:5 %cmp31_i199 = icmp_sgt  i32 %empty_109, i32

]]></Node>
<StgValue><ssdm name="cmp31_i199"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:6 %output_conv4_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv4, void %call_ln29

]]></Node>
<StgValue><ssdm name="output_conv4_read"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit:7 %br_ln148 = br void

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %num_channel_3 = phi i4 %add_ln148, void %._crit_edge7.i254, i4, void %_ZL11max_poolingIddLi8ELi7ELi7ELi4ELi4ELi2ELi1EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="num_channel_3"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln148 = icmp_eq  i4 %num_channel_3, i4

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_110 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln148 = add i4 %num_channel_3, i4

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln148 = br i1 %icmp_ln148, void %.split21, void %_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split21:0 %br_ln149 = br i1 %icmp_ln149, void %._crit_edge7.i254, void %.lr.ph6.i205.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.i205.preheader:0 %br_ln149 = br void %.lr.ph6.i205

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit:0 %output_upsampling1_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_upsampling1

]]></Node>
<StgValue><ssdm name="output_upsampling1_read"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit:1 %call_ln31 = call void @convolution<double, double, double, double, 8, 8, 8, 8, 8, 8, 3, 3, 1, 1>, i64 %output_upsampling1_read, i64 %output_conv5, i31 %empty, i64 %bias_conv5, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2, i64 %kernel_conv5

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.i205:0 %i_3 = phi i31 %add_ln149, void %._crit_edge.i250, i31, void %.lr.ph6.i205.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.i205:1 %zext_ln149 = zext i31 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.i205:2 %icmp_ln149_1 = icmp_eq  i32 %zext_ln149, i32 %shl_ln149

]]></Node>
<StgValue><ssdm name="icmp_ln149_1"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.i205:3 %empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.i205:4 %add_ln149 = add i31 %i_3, i31

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.i205:5 %br_ln149 = br i1 %icmp_ln149_1, void %.split19, void %._crit_edge7.i254.loopexit

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split19:0 %br_ln150 = br i1 %cmp31_i199, void %._crit_edge.i250, void %.lr.ph.i219

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
<literal name="cmp31_i199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="31">
<![CDATA[
.lr.ph.i219:0 %empty_112 = trunc i31 %i_3

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="0"/>
<literal name="cmp31_i199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i219:1 %br_ln150 = br void

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i254.loopexit:0 %br_ln0 = br void %._crit_edge7.i254

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i254:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i31 %add_ln150, void %.split17._crit_edge, i31, void %.lr.ph.i219

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="31">
<![CDATA[
:1 %j_3_cast = zext i31 %j_3

]]></Node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln150 = icmp_eq  i32 %j_3_cast, i32 %empty_109

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln150 = add i31 %j_3, i31

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln150 = br i1 %icmp_ln150, void %.split17, void %._crit_edge.i250.loopexit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split17:0 %br_ln151 = br i1 %empty_112, void, void %.split17._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="empty_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="31">
<![CDATA[
:0 %empty_114 = trunc i31 %j_3

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="empty_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln152 = br i1 %empty_114, void, void %.split17._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="empty_112" val="0"/>
<literal name="empty_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %write_ln154 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_upsampling1, i64 %output_conv4_read

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
<literal name="empty_112" val="0"/>
<literal name="empty_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void %.split17._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
.split17._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp31_i199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i250.loopexit:0 %br_ln0 = br void %._crit_edge.i250

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i250:0 %br_ln0 = br void %.lr.ph6.i205

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="310" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit:1 %call_ln31 = call void @convolution<double, double, double, double, 8, 8, 8, 8, 8, 8, 3, 3, 1, 1>, i64 %output_upsampling1_read, i64 %output_conv5, i31 %empty, i64 %bias_conv5, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2, i64 %kernel_conv5

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit:2 %output_conv5_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv5, void %call_ln31

]]></Node>
<StgValue><ssdm name="output_conv5_read"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit:3 %br_ln148 = br void

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %num_channel_4 = phi i4 %add_ln148_1, void %._crit_edge7.i194, i4, void %_ZL10upsamplingIddLi8ELi4ELi4ELi8ELi8ELi2ELi2EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="num_channel_4"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln148_1 = icmp_eq  i4 %num_channel_4, i4

]]></Node>
<StgValue><ssdm name="icmp_ln148_1"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln148_1 = add i4 %num_channel_4, i4

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln148 = br i1 %icmp_ln148_1, void %.split15, void %_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split15:0 %br_ln149 = br i1 %icmp_ln149, void %._crit_edge7.i194, void %.lr.ph6.i145.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln148_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.i145.preheader:0 %br_ln149 = br void %.lr.ph6.i145

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit:0 %output_upsampling2_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_upsampling2

]]></Node>
<StgValue><ssdm name="output_upsampling2_read"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit:1 %call_ln33 = call void @convolution<double, double, double, double, 16, 16, 8, 16, 14, 14, 3, 3, 1, 0>, i64 %output_upsampling2_read, i64 %output_conv6, i31 %empty, i64 %bias_conv6, i64 %line_buffer_1_3, i64 %line_buffer_0_3, i64 %line_buffer_2_3, i64 %kernel_conv6

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="322" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.i145:0 %i_4 = phi i31 %add_ln149_1, void %._crit_edge.i190, i31, void %.lr.ph6.i145.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.i145:1 %zext_ln149_1 = zext i31 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.i145:2 %icmp_ln149_2 = icmp_eq  i32 %zext_ln149_1, i32 %shl_ln149

]]></Node>
<StgValue><ssdm name="icmp_ln149_2"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.i145:3 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.i145:4 %add_ln149_1 = add i31 %i_4, i31

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.i145:5 %br_ln149 = br i1 %icmp_ln149_2, void %.split13, void %._crit_edge7.i194.loopexit

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split13:0 %br_ln150 = br i1 %cmp31_i199, void %._crit_edge.i190, void %.lr.ph.i159

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="1"/>
<literal name="icmp_ln149_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="31">
<![CDATA[
.lr.ph.i159:0 %empty_117 = trunc i31 %i_4

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="1"/>
<literal name="icmp_ln149_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i159:1 %br_ln150 = br void

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i194.loopexit:0 %br_ln0 = br void %._crit_edge7.i194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i194:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i31 %add_ln150_1, void %.split11._crit_edge, i31, void %.lr.ph.i159

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="31">
<![CDATA[
:1 %j_4_cast = zext i31 %j_4

]]></Node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln150_1 = icmp_eq  i32 %j_4_cast, i32 %empty_109

]]></Node>
<StgValue><ssdm name="icmp_ln150_1"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln150_1 = add i31 %j_4, i31

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln150 = br i1 %icmp_ln150_1, void %.split11, void %._crit_edge.i190.loopexit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split11:0 %br_ln151 = br i1 %empty_117, void, void %.split11._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="empty_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="31">
<![CDATA[
:0 %empty_119 = trunc i31 %j_4

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="empty_117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln152 = br i1 %empty_119, void, void %.split11._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="empty_117" val="0"/>
<literal name="empty_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %write_ln154 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_upsampling2, i64 %output_conv5_read

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
<literal name="empty_117" val="0"/>
<literal name="empty_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void %.split11._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.split11._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp31_i199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i190.loopexit:0 %br_ln0 = br void %._crit_edge.i190

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i190:0 %br_ln0 = br void %.lr.ph6.i145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="348" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit:1 %call_ln33 = call void @convolution<double, double, double, double, 16, 16, 8, 16, 14, 14, 3, 3, 1, 0>, i64 %output_upsampling2_read, i64 %output_conv6, i31 %empty, i64 %bias_conv6, i64 %line_buffer_1_3, i64 %line_buffer_0_3, i64 %line_buffer_2_3, i64 %kernel_conv6

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="349" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit:2 %output_conv6_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_conv6, void %call_ln33

]]></Node>
<StgValue><ssdm name="output_conv6_read"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit:3 %br_ln148 = br void

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %num_channel_5 = phi i4 %add_ln148_2, void %._crit_edge7.i, i4, void %_ZL10upsamplingIddLi8ELi8ELi8ELi16ELi16ELi2ELi2EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="num_channel_5"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln148_2 = icmp_eq  i4 %num_channel_5, i4

]]></Node>
<StgValue><ssdm name="icmp_ln148_2"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln148_2 = add i4 %num_channel_5, i4

]]></Node>
<StgValue><ssdm name="add_ln148_2"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln148 = br i1 %icmp_ln148_2, void %.split9, void %_ZL10upsamplingIddLi14ELi14ELi16ELi28ELi28ELi2ELi2EEviiPT_PT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split9:0 %br_ln149 = br i1 %icmp_ln149, void %._crit_edge7.i, void %.lr.ph6.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln148_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.i.preheader:0 %br_ln149 = br void %.lr.ph6.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL10upsamplingIddLi14ELi14ELi16ELi28ELi28ELi2ELi2EEviiPT_PT0_.exit:0 %output_upsampling3_read = read i64 @_ssdm_op_Read.ap_auto.i64P, i64 %output_upsampling3

]]></Node>
<StgValue><ssdm name="output_upsampling3_read"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ZL10upsamplingIddLi14ELi14ELi16ELi28ELi28ELi2ELi2EEviiPT_PT0_.exit:1 %call_ln35 = call void @convolution<double, double, double, double, 28, 28, 16, 1, 28, 28, 3, 3, 1, 0>, i64 %output_upsampling3_read, i64 %output_conv7, i31 %empty, i64 %line_buffer_1_1, i64 %line_buffer_0_1, i64 %line_buffer_2_1, i64 %kernel_conv7

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="360" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.i:0 %i_5 = phi i31 %add_ln149_2, void %._crit_edge.i74, i31, void %.lr.ph6.i.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.i:1 %zext_ln149_2 = zext i31 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.i:2 %icmp_ln149_3 = icmp_eq  i32 %zext_ln149_2, i32 %shl_ln149

]]></Node>
<StgValue><ssdm name="icmp_ln149_3"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.i:3 %empty_121 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.i:4 %add_ln149_2 = add i31 %i_5, i31

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.i:5 %br_ln149 = br i1 %icmp_ln149_3, void %.split7, void %._crit_edge7.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7:0 %br_ln150 = br i1 %cmp31_i199, void %._crit_edge.i74, void %.lr.ph.i63

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="1"/>
<literal name="icmp_ln149_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="31">
<![CDATA[
.lr.ph.i63:0 %empty_122 = trunc i31 %i_5

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="cmp31_i199" val="1"/>
<literal name="icmp_ln149_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i63:1 %br_ln150 = br void

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln149_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i.loopexit:0 %br_ln0 = br void %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="371" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_5 = phi i31 %add_ln150_2, void %.split._crit_edge, i31, void %.lr.ph.i63

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="31">
<![CDATA[
:1 %j_5_cast = zext i31 %j_5

]]></Node>
<StgValue><ssdm name="j_5_cast"/></StgValue>
</operation>

<operation id="373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln150_2 = icmp_eq  i32 %j_5_cast, i32 %empty_109

]]></Node>
<StgValue><ssdm name="icmp_ln150_2"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_123 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="376" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln150_2 = add i31 %j_5, i31

]]></Node>
<StgValue><ssdm name="add_ln150_2"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln150 = br i1 %icmp_ln150_2, void %.split, void %._crit_edge.i74.loopexit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="378" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:0 %br_ln151 = br i1 %empty_122, void, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="empty_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="31">
<![CDATA[
:0 %empty_124 = trunc i31 %j_5

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="empty_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln152 = br i1 %empty_124, void, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="empty_122" val="0"/>
<literal name="empty_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %write_ln154 = write void @_ssdm_op_Write.ap_auto.i64P, i64 %output_upsampling3, i64 %output_conv6_read

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
<literal name="empty_122" val="0"/>
<literal name="empty_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="384" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp31_i199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i74.loopexit:0 %br_ln0 = br void %._crit_edge.i74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="385" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i74:0 %br_ln0 = br void %.lr.ph6.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="386" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="31" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ZL10upsamplingIddLi14ELi14ELi16ELi28ELi28ELi2ELi2EEviiPT_PT0_.exit:1 %call_ln35 = call void @convolution<double, double, double, double, 28, 28, 16, 1, 28, 28, 3, 3, 1, 0>, i64 %output_upsampling3_read, i64 %output_conv7, i31 %empty, i64 %line_buffer_1_1, i64 %line_buffer_0_1, i64 %line_buffer_2_1, i64 %kernel_conv7

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0">
<![CDATA[
_ZL10upsamplingIddLi14ELi14ELi16ELi28ELi28ELi2ELi2EEviiPT_PT0_.exit:2 %ret_ln36 = ret

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
