platform=xilinx_u50_gen3x16_xdma_201920_3
save-temps=1
messageDb=vexriscv_vitis.mdb
temp_dir=vexriscv_vitis.build
report_dir=vexriscv_vitis.build/reports
log_dir=vexriscv_vitis.build/logs

[advanced]
misc=solution_name=link

[connectivity]
nk=vexriscv:1:vexriscv_1
sp=vexriscv_1.mem_ptr:HBM[8]
slr=vexriscv_1:SLR0

[debug]
chipscope=vexriscv_1:mem_ptr
chipscope=vexriscv_1:dummy_end