
rplidar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007868  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08007974  08007974  00017974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b3c  08007b3c  00020350  2**0
                  CONTENTS
  4 .ARM          00000000  08007b3c  08007b3c  00020350  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b3c  08007b3c  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b3c  08007b3c  00017b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b40  08007b40  00017b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  08007b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001820  20000350  08007e94  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001b70  08007e94  00021b70  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a75  00000000  00000000  00020379  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000037f5  00000000  00000000  00038dee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001268  00000000  00000000  0003c5e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010f0  00000000  00000000  0003d850  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001847d  00000000  00000000  0003e940  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010b67  00000000  00000000  00056dbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077637  00000000  00000000  00067924  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000def5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005068  00000000  00000000  000defd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000350 	.word	0x20000350
 8000128:	00000000 	.word	0x00000000
 800012c:	0800795c 	.word	0x0800795c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000354 	.word	0x20000354
 8000148:	0800795c 	.word	0x0800795c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <apiInit>:
uint16_t apiMemory[API_MEMORY_SIZE];

bool apiWriteables[API_MEMORY_SIZE];

void apiInit()
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
	for(int i = 0; i < API_MEMORY_SIZE; i++)
 8000162:	2300      	movs	r3, #0
 8000164:	607b      	str	r3, [r7, #4]
 8000166:	e00c      	b.n	8000182 <apiInit+0x26>
	{
		apiMemory[i] = 0;
 8000168:	4a0a      	ldr	r2, [pc, #40]	; (8000194 <apiInit+0x38>)
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	2100      	movs	r1, #0
 800016e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		apiWriteables[i] = true;
 8000172:	4a09      	ldr	r2, [pc, #36]	; (8000198 <apiInit+0x3c>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	2201      	movs	r2, #1
 800017a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < API_MEMORY_SIZE; i++)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	3301      	adds	r3, #1
 8000180:	607b      	str	r3, [r7, #4]
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000188:	dbee      	blt.n	8000168 <apiInit+0xc>
	}
}
 800018a:	bf00      	nop
 800018c:	370c      	adds	r7, #12
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	200007a0 	.word	0x200007a0
 8000198:	200005a0 	.word	0x200005a0

0800019c <apiDoInstruction>:

void apiDoInstruction(char *instruction, char *responseMessage)
{
 800019c:	b5b0      	push	{r4, r5, r7, lr}
 800019e:	b08c      	sub	sp, #48	; 0x30
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
 80001a4:	6039      	str	r1, [r7, #0]
 80001a6:	466b      	mov	r3, sp
 80001a8:	461d      	mov	r5, r3
	int len = strlen(instruction)+1;
 80001aa:	6878      	ldr	r0, [r7, #4]
 80001ac:	f7ff ffce 	bl	800014c <strlen>
 80001b0:	4603      	mov	r3, r0
 80001b2:	3301      	adds	r3, #1
 80001b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	char ins[len];
 80001b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80001b8:	1e43      	subs	r3, r0, #1
 80001ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80001bc:	4603      	mov	r3, r0
 80001be:	4619      	mov	r1, r3
 80001c0:	f04f 0200 	mov.w	r2, #0
 80001c4:	f04f 0300 	mov.w	r3, #0
 80001c8:	f04f 0400 	mov.w	r4, #0
 80001cc:	00d4      	lsls	r4, r2, #3
 80001ce:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80001d2:	00cb      	lsls	r3, r1, #3
 80001d4:	4603      	mov	r3, r0
 80001d6:	4619      	mov	r1, r3
 80001d8:	f04f 0200 	mov.w	r2, #0
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	f04f 0400 	mov.w	r4, #0
 80001e4:	00d4      	lsls	r4, r2, #3
 80001e6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80001ea:	00cb      	lsls	r3, r1, #3
 80001ec:	4603      	mov	r3, r0
 80001ee:	3307      	adds	r3, #7
 80001f0:	08db      	lsrs	r3, r3, #3
 80001f2:	00db      	lsls	r3, r3, #3
 80001f4:	ebad 0d03 	sub.w	sp, sp, r3
 80001f8:	466b      	mov	r3, sp
 80001fa:	3300      	adds	r3, #0
 80001fc:	627b      	str	r3, [r7, #36]	; 0x24
	strcpy(ins, instruction);
 80001fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000200:	6879      	ldr	r1, [r7, #4]
 8000202:	4618      	mov	r0, r3
 8000204:	f006 fee6 	bl	8006fd4 <strcpy>

	if(':' == ins[0] && '\n' == ins[len - 2])
 8000208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800020a:	781b      	ldrb	r3, [r3, #0]
 800020c:	2b3a      	cmp	r3, #58	; 0x3a
 800020e:	d17d      	bne.n	800030c <apiDoInstruction+0x170>
 8000210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000212:	3b02      	subs	r3, #2
 8000214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000216:	5cd3      	ldrb	r3, [r2, r3]
 8000218:	2b0a      	cmp	r3, #10
 800021a:	d177      	bne.n	800030c <apiDoInstruction+0x170>
		uint8_t instructor;
		uint16_t address;



		strncpy(instructorStr, &ins[1], 2);
 800021c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800021e:	1c59      	adds	r1, r3, #1
 8000220:	f107 0318 	add.w	r3, r7, #24
 8000224:	2202      	movs	r2, #2
 8000226:	4618      	mov	r0, r3
 8000228:	f006 fedc 	bl	8006fe4 <strncpy>
		instructorStr[2] = '\0';
 800022c:	2300      	movs	r3, #0
 800022e:	76bb      	strb	r3, [r7, #26]
		strncpy(addressStr, &ins[3], 4);
 8000230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000232:	1cd9      	adds	r1, r3, #3
 8000234:	f107 0310 	add.w	r3, r7, #16
 8000238:	2204      	movs	r2, #4
 800023a:	4618      	mov	r0, r3
 800023c:	f006 fed2 	bl	8006fe4 <strncpy>
		addressStr[4] = '\0';
 8000240:	2300      	movs	r3, #0
 8000242:	753b      	strb	r3, [r7, #20]


		instructor = strtol(instructorStr, NULL, 16);
 8000244:	f107 0318 	add.w	r3, r7, #24
 8000248:	2210      	movs	r2, #16
 800024a:	2100      	movs	r1, #0
 800024c:	4618      	mov	r0, r3
 800024e:	f006 ff59 	bl	8007104 <strtol>
 8000252:	4603      	mov	r3, r0
 8000254:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		address = strtol(addressStr, NULL, 16);
 8000258:	f107 0310 	add.w	r3, r7, #16
 800025c:	2210      	movs	r2, #16
 800025e:	2100      	movs	r1, #0
 8000260:	4618      	mov	r0, r3
 8000262:	f006 ff4f 	bl	8007104 <strtol>
 8000266:	4603      	mov	r3, r0
 8000268:	843b      	strh	r3, [r7, #32]


		if(address < API_MEMORY_SIZE)
 800026a:	8c3b      	ldrh	r3, [r7, #32]
 800026c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000270:	d246      	bcs.n	8000300 <apiDoInstruction+0x164>
		{
			if(API_INSTRUCTION_READ == instructor)
 8000272:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000276:	2b02      	cmp	r3, #2
 8000278:	d10a      	bne.n	8000290 <apiDoInstruction+0xf4>
			{
				sprintf(responseMessage, ":%04x%04x\n", address, apiMemory[address]);
 800027a:	8c39      	ldrh	r1, [r7, #32]
 800027c:	8c3b      	ldrh	r3, [r7, #32]
 800027e:	4a28      	ldr	r2, [pc, #160]	; (8000320 <apiDoInstruction+0x184>)
 8000280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000284:	460a      	mov	r2, r1
 8000286:	4927      	ldr	r1, [pc, #156]	; (8000324 <apiDoInstruction+0x188>)
 8000288:	6838      	ldr	r0, [r7, #0]
 800028a:	f006 fe83 	bl	8006f94 <siprintf>
	{
 800028e:	e042      	b.n	8000316 <apiDoInstruction+0x17a>
			}
			else if(API_INSTRUCTION_WRITE == instructor)
 8000290:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000294:	2b04      	cmp	r3, #4
 8000296:	d12d      	bne.n	80002f4 <apiDoInstruction+0x158>
			{
				if(apiWriteables[address])
 8000298:	8c3b      	ldrh	r3, [r7, #32]
 800029a:	4a23      	ldr	r2, [pc, #140]	; (8000328 <apiDoInstruction+0x18c>)
 800029c:	5cd3      	ldrb	r3, [r2, r3]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d022      	beq.n	80002e8 <apiDoInstruction+0x14c>
				{
					char valueStr[5];
					uint16_t value;

					strncpy(valueStr, &ins[7], 4);
 80002a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002a4:	1dd9      	adds	r1, r3, #7
 80002a6:	f107 0308 	add.w	r3, r7, #8
 80002aa:	2204      	movs	r2, #4
 80002ac:	4618      	mov	r0, r3
 80002ae:	f006 fe99 	bl	8006fe4 <strncpy>
					valueStr[4] = '\0';
 80002b2:	2300      	movs	r3, #0
 80002b4:	733b      	strb	r3, [r7, #12]

					value = strtol(valueStr, NULL, 16);
 80002b6:	f107 0308 	add.w	r3, r7, #8
 80002ba:	2210      	movs	r2, #16
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f006 ff20 	bl	8007104 <strtol>
 80002c4:	4603      	mov	r3, r0
 80002c6:	83fb      	strh	r3, [r7, #30]

					apiMemory[address] = value;
 80002c8:	8c3b      	ldrh	r3, [r7, #32]
 80002ca:	4915      	ldr	r1, [pc, #84]	; (8000320 <apiDoInstruction+0x184>)
 80002cc:	8bfa      	ldrh	r2, [r7, #30]
 80002ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

					sprintf(responseMessage, ":%04x%04x\n", address, apiMemory[address]);
 80002d2:	8c39      	ldrh	r1, [r7, #32]
 80002d4:	8c3b      	ldrh	r3, [r7, #32]
 80002d6:	4a12      	ldr	r2, [pc, #72]	; (8000320 <apiDoInstruction+0x184>)
 80002d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002dc:	460a      	mov	r2, r1
 80002de:	4911      	ldr	r1, [pc, #68]	; (8000324 <apiDoInstruction+0x188>)
 80002e0:	6838      	ldr	r0, [r7, #0]
 80002e2:	f006 fe57 	bl	8006f94 <siprintf>
	{
 80002e6:	e016      	b.n	8000316 <apiDoInstruction+0x17a>
				}
				else
				{
					sprintf(responseMessage, ":e%04x\n", API_ERROR_ACCESS_DENIED);
 80002e8:	2203      	movs	r2, #3
 80002ea:	4910      	ldr	r1, [pc, #64]	; (800032c <apiDoInstruction+0x190>)
 80002ec:	6838      	ldr	r0, [r7, #0]
 80002ee:	f006 fe51 	bl	8006f94 <siprintf>
	{
 80002f2:	e010      	b.n	8000316 <apiDoInstruction+0x17a>
				}
			}
			else
			{
				sprintf(responseMessage, ":e%04x\n", API_ERROR_WRONG_INSTRUCTOR);
 80002f4:	2202      	movs	r2, #2
 80002f6:	490d      	ldr	r1, [pc, #52]	; (800032c <apiDoInstruction+0x190>)
 80002f8:	6838      	ldr	r0, [r7, #0]
 80002fa:	f006 fe4b 	bl	8006f94 <siprintf>
	{
 80002fe:	e00a      	b.n	8000316 <apiDoInstruction+0x17a>
			}
		}
		else
		{
			sprintf(responseMessage, ":e%04x\n", API_ERROR_INVALID_ADDRESS);
 8000300:	2201      	movs	r2, #1
 8000302:	490a      	ldr	r1, [pc, #40]	; (800032c <apiDoInstruction+0x190>)
 8000304:	6838      	ldr	r0, [r7, #0]
 8000306:	f006 fe45 	bl	8006f94 <siprintf>
	{
 800030a:	e004      	b.n	8000316 <apiDoInstruction+0x17a>
		}

	}
	else
	{
		sprintf(responseMessage, ":e%04x\n", API_ERROR_WRONG_FORMAT);
 800030c:	2200      	movs	r2, #0
 800030e:	4907      	ldr	r1, [pc, #28]	; (800032c <apiDoInstruction+0x190>)
 8000310:	6838      	ldr	r0, [r7, #0]
 8000312:	f006 fe3f 	bl	8006f94 <siprintf>
 8000316:	46ad      	mov	sp, r5
	}
}
 8000318:	bf00      	nop
 800031a:	3730      	adds	r7, #48	; 0x30
 800031c:	46bd      	mov	sp, r7
 800031e:	bdb0      	pop	{r4, r5, r7, pc}
 8000320:	200007a0 	.word	0x200007a0
 8000324:	08007974 	.word	0x08007974
 8000328:	200005a0 	.word	0x200005a0
 800032c:	08007980 	.word	0x08007980

08000330 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
	lidarDecode();
 8000338:	f000 fa8e 	bl	8000858 <lidarDecode>
}
 800033c:	bf00      	nop
 800033e:	3708      	adds	r7, #8
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}

08000344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000348:	f000 fd48 	bl	8000ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800034c:	f000 f822 	bl	8000394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000350:	f000 f978 	bl	8000644 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000354:	f006 f94a 	bl	80065ec <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 8000358:	f000 f94a 	bl	80005f0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800035c:	f000 f874 	bl	8000448 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000360:	f000 f8ec 	bl	800053c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  apiInit();
 8000364:	f7ff fefa 	bl	800015c <apiInit>

  powertrainInit();
 8000368:	f000 f9d8 	bl	800071c <powertrainInit>
  lidarInit();
 800036c:	f000 fa52 	bl	8000814 <lidarInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(API_STATE_JOYDRIVE == apiMemory[API_REG_STATE])
 8000370:	4b07      	ldr	r3, [pc, #28]	; (8000390 <main+0x4c>)
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	2b00      	cmp	r3, #0
 8000376:	d1fb      	bne.n	8000370 <main+0x2c>
	  {
		  powertrainSetSpeeds(apiMemory[API_REG_PWMLEFT], apiMemory[API_REG_PWMRIGHT]);
 8000378:	4b05      	ldr	r3, [pc, #20]	; (8000390 <main+0x4c>)
 800037a:	889b      	ldrh	r3, [r3, #4]
 800037c:	b21a      	sxth	r2, r3
 800037e:	4b04      	ldr	r3, [pc, #16]	; (8000390 <main+0x4c>)
 8000380:	88db      	ldrh	r3, [r3, #6]
 8000382:	b21b      	sxth	r3, r3
 8000384:	4619      	mov	r1, r3
 8000386:	4610      	mov	r0, r2
 8000388:	f000 f9fe 	bl	8000788 <powertrainSetSpeeds>
	  if(API_STATE_JOYDRIVE == apiMemory[API_REG_STATE])
 800038c:	e7f0      	b.n	8000370 <main+0x2c>
 800038e:	bf00      	nop
 8000390:	200007a0 	.word	0x200007a0

08000394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b094      	sub	sp, #80	; 0x50
 8000398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800039e:	2228      	movs	r2, #40	; 0x28
 80003a0:	2100      	movs	r1, #0
 80003a2:	4618      	mov	r0, r3
 80003a4:	f006 fdee 	bl	8006f84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a8:	f107 0314 	add.w	r3, r7, #20
 80003ac:	2200      	movs	r2, #0
 80003ae:	601a      	str	r2, [r3, #0]
 80003b0:	605a      	str	r2, [r3, #4]
 80003b2:	609a      	str	r2, [r3, #8]
 80003b4:	60da      	str	r2, [r3, #12]
 80003b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
 80003be:	605a      	str	r2, [r3, #4]
 80003c0:	609a      	str	r2, [r3, #8]
 80003c2:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003c4:	2301      	movs	r3, #1
 80003c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003ce:	2300      	movs	r3, #0
 80003d0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d2:	2301      	movs	r3, #1
 80003d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d6:	2302      	movs	r3, #2
 80003d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003e0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003ea:	4618      	mov	r0, r3
 80003ec:	f001 ff30 	bl	8002250 <HAL_RCC_OscConfig>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80003f6:	f000 fb03 	bl	8000a00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003fa:	230f      	movs	r3, #15
 80003fc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003fe:	2302      	movs	r3, #2
 8000400:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000402:	2300      	movs	r3, #0
 8000404:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800040a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800040c:	2300      	movs	r3, #0
 800040e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000410:	f107 0314 	add.w	r3, r7, #20
 8000414:	2102      	movs	r1, #2
 8000416:	4618      	mov	r0, r3
 8000418:	f002 f99a 	bl	8002750 <HAL_RCC_ClockConfig>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000422:	f000 faed 	bl	8000a00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000426:	2310      	movs	r3, #16
 8000428:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800042a:	2300      	movs	r3, #0
 800042c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	4618      	mov	r0, r3
 8000432:	f002 fb29 	bl	8002a88 <HAL_RCCEx_PeriphCLKConfig>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800043c:	f000 fae0 	bl	8000a00 <Error_Handler>
  }
}
 8000440:	bf00      	nop
 8000442:	3750      	adds	r7, #80	; 0x50
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b08a      	sub	sp, #40	; 0x28
 800044c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800044e:	f107 0320 	add.w	r3, r7, #32
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	2200      	movs	r2, #0
 800045c:	601a      	str	r2, [r3, #0]
 800045e:	605a      	str	r2, [r3, #4]
 8000460:	609a      	str	r2, [r3, #8]
 8000462:	60da      	str	r2, [r3, #12]
 8000464:	611a      	str	r2, [r3, #16]
 8000466:	615a      	str	r2, [r3, #20]
 8000468:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800046a:	4b32      	ldr	r3, [pc, #200]	; (8000534 <MX_TIM3_Init+0xec>)
 800046c:	4a32      	ldr	r2, [pc, #200]	; (8000538 <MX_TIM3_Init+0xf0>)
 800046e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000470:	4b30      	ldr	r3, [pc, #192]	; (8000534 <MX_TIM3_Init+0xec>)
 8000472:	2200      	movs	r2, #0
 8000474:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000476:	4b2f      	ldr	r3, [pc, #188]	; (8000534 <MX_TIM3_Init+0xec>)
 8000478:	2200      	movs	r2, #0
 800047a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0x7fff;
 800047c:	4b2d      	ldr	r3, [pc, #180]	; (8000534 <MX_TIM3_Init+0xec>)
 800047e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8000482:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000484:	4b2b      	ldr	r3, [pc, #172]	; (8000534 <MX_TIM3_Init+0xec>)
 8000486:	2200      	movs	r2, #0
 8000488:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800048a:	4b2a      	ldr	r3, [pc, #168]	; (8000534 <MX_TIM3_Init+0xec>)
 800048c:	2200      	movs	r2, #0
 800048e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000490:	4828      	ldr	r0, [pc, #160]	; (8000534 <MX_TIM3_Init+0xec>)
 8000492:	f002 fbaf 	bl	8002bf4 <HAL_TIM_PWM_Init>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800049c:	f000 fab0 	bl	8000a00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004a0:	2300      	movs	r3, #0
 80004a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004a4:	2300      	movs	r3, #0
 80004a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004a8:	f107 0320 	add.w	r3, r7, #32
 80004ac:	4619      	mov	r1, r3
 80004ae:	4821      	ldr	r0, [pc, #132]	; (8000534 <MX_TIM3_Init+0xec>)
 80004b0:	f002 fed2 	bl	8003258 <HAL_TIMEx_MasterConfigSynchronization>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80004ba:	f000 faa1 	bl	8000a00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004be:	2360      	movs	r3, #96	; 0x60
 80004c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80004c2:	2300      	movs	r3, #0
 80004c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004c6:	2300      	movs	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004ca:	2300      	movs	r3, #0
 80004cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	2200      	movs	r2, #0
 80004d2:	4619      	mov	r1, r3
 80004d4:	4817      	ldr	r0, [pc, #92]	; (8000534 <MX_TIM3_Init+0xec>)
 80004d6:	f002 fbeb 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80004e0:	f000 fa8e 	bl	8000a00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	2204      	movs	r2, #4
 80004e8:	4619      	mov	r1, r3
 80004ea:	4812      	ldr	r0, [pc, #72]	; (8000534 <MX_TIM3_Init+0xec>)
 80004ec:	f002 fbe0 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80004f6:	f000 fa83 	bl	8000a00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004fa:	1d3b      	adds	r3, r7, #4
 80004fc:	2208      	movs	r2, #8
 80004fe:	4619      	mov	r1, r3
 8000500:	480c      	ldr	r0, [pc, #48]	; (8000534 <MX_TIM3_Init+0xec>)
 8000502:	f002 fbd5 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 800050c:	f000 fa78 	bl	8000a00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	220c      	movs	r2, #12
 8000514:	4619      	mov	r1, r3
 8000516:	4807      	ldr	r0, [pc, #28]	; (8000534 <MX_TIM3_Init+0xec>)
 8000518:	f002 fbca 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8000522:	f000 fa6d 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000526:	4803      	ldr	r0, [pc, #12]	; (8000534 <MX_TIM3_Init+0xec>)
 8000528:	f000 fad4 	bl	8000ad4 <HAL_TIM_MspPostInit>

}
 800052c:	bf00      	nop
 800052e:	3728      	adds	r7, #40	; 0x28
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000be0 	.word	0x20000be0
 8000538:	40000400 	.word	0x40000400

0800053c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08a      	sub	sp, #40	; 0x28
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000542:	f107 0320 	add.w	r3, r7, #32
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]
 800055a:	615a      	str	r2, [r3, #20]
 800055c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800055e:	4b22      	ldr	r3, [pc, #136]	; (80005e8 <MX_TIM4_Init+0xac>)
 8000560:	4a22      	ldr	r2, [pc, #136]	; (80005ec <MX_TIM4_Init+0xb0>)
 8000562:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000564:	4b20      	ldr	r3, [pc, #128]	; (80005e8 <MX_TIM4_Init+0xac>)
 8000566:	2200      	movs	r2, #0
 8000568:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800056a:	4b1f      	ldr	r3, [pc, #124]	; (80005e8 <MX_TIM4_Init+0xac>)
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3000;
 8000570:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <MX_TIM4_Init+0xac>)
 8000572:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000576:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000578:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <MX_TIM4_Init+0xac>)
 800057a:	2200      	movs	r2, #0
 800057c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800057e:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <MX_TIM4_Init+0xac>)
 8000580:	2200      	movs	r2, #0
 8000582:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000584:	4818      	ldr	r0, [pc, #96]	; (80005e8 <MX_TIM4_Init+0xac>)
 8000586:	f002 fb35 	bl	8002bf4 <HAL_TIM_PWM_Init>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000590:	f000 fa36 	bl	8000a00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000594:	2300      	movs	r3, #0
 8000596:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000598:	2300      	movs	r3, #0
 800059a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800059c:	f107 0320 	add.w	r3, r7, #32
 80005a0:	4619      	mov	r1, r3
 80005a2:	4811      	ldr	r0, [pc, #68]	; (80005e8 <MX_TIM4_Init+0xac>)
 80005a4:	f002 fe58 	bl	8003258 <HAL_TIMEx_MasterConfigSynchronization>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80005ae:	f000 fa27 	bl	8000a00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005b2:	2360      	movs	r3, #96	; 0x60
 80005b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1800;
 80005b6:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80005ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005bc:	2300      	movs	r3, #0
 80005be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2208      	movs	r2, #8
 80005c8:	4619      	mov	r1, r3
 80005ca:	4807      	ldr	r0, [pc, #28]	; (80005e8 <MX_TIM4_Init+0xac>)
 80005cc:	f002 fb70 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80005d6:	f000 fa13 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80005da:	4803      	ldr	r0, [pc, #12]	; (80005e8 <MX_TIM4_Init+0xac>)
 80005dc:	f000 fa7a 	bl	8000ad4 <HAL_TIM_MspPostInit>

}
 80005e0:	bf00      	nop
 80005e2:	3728      	adds	r7, #40	; 0x28
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000ba0 	.word	0x20000ba0
 80005ec:	40000800 	.word	0x40000800

080005f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_USART2_UART_Init+0x4c>)
 80005f6:	4a12      	ldr	r2, [pc, #72]	; (8000640 <MX_USART2_UART_Init+0x50>)
 80005f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005fa:	4b10      	ldr	r3, [pc, #64]	; (800063c <MX_USART2_UART_Init+0x4c>)
 80005fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000600:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_USART2_UART_Init+0x4c>)
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800060e:	4b0b      	ldr	r3, [pc, #44]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000616:	220c      	movs	r2, #12
 8000618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061a:	4b08      	ldr	r3, [pc, #32]	; (800063c <MX_USART2_UART_Init+0x4c>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000628:	f002 fe5a 	bl	80032e0 <HAL_UART_Init>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000632:	f000 f9e5 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000c28 	.word	0x20000c28
 8000640:	40004400 	.word	0x40004400

08000644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064a:	f107 0310 	add.w	r3, r7, #16
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
 8000656:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000658:	4b2d      	ldr	r3, [pc, #180]	; (8000710 <MX_GPIO_Init+0xcc>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a2c      	ldr	r2, [pc, #176]	; (8000710 <MX_GPIO_Init+0xcc>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b2a      	ldr	r3, [pc, #168]	; (8000710 <MX_GPIO_Init+0xcc>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f003 0310 	and.w	r3, r3, #16
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <MX_GPIO_Init+0xcc>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a26      	ldr	r2, [pc, #152]	; (8000710 <MX_GPIO_Init+0xcc>)
 8000676:	f043 0320 	orr.w	r3, r3, #32
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b24      	ldr	r3, [pc, #144]	; (8000710 <MX_GPIO_Init+0xcc>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f003 0320 	and.w	r3, r3, #32
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000688:	4b21      	ldr	r3, [pc, #132]	; (8000710 <MX_GPIO_Init+0xcc>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	4a20      	ldr	r2, [pc, #128]	; (8000710 <MX_GPIO_Init+0xcc>)
 800068e:	f043 0304 	orr.w	r3, r3, #4
 8000692:	6193      	str	r3, [r2, #24]
 8000694:	4b1e      	ldr	r3, [pc, #120]	; (8000710 <MX_GPIO_Init+0xcc>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	f003 0304 	and.w	r3, r3, #4
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a0:	4b1b      	ldr	r3, [pc, #108]	; (8000710 <MX_GPIO_Init+0xcc>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a1a      	ldr	r2, [pc, #104]	; (8000710 <MX_GPIO_Init+0xcc>)
 80006a6:	f043 0308 	orr.w	r3, r3, #8
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b18      	ldr	r3, [pc, #96]	; (8000710 <MX_GPIO_Init+0xcc>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0308 	and.w	r3, r3, #8
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006be:	4815      	ldr	r0, [pc, #84]	; (8000714 <MX_GPIO_Init+0xd0>)
 80006c0:	f000 fecc 	bl	800145c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INH34_Pin|INH12_Pin, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2130      	movs	r1, #48	; 0x30
 80006c8:	4813      	ldr	r0, [pc, #76]	; (8000718 <MX_GPIO_Init+0xd4>)
 80006ca:	f000 fec7 	bl	800145c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ONBOARD_Pin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 80006ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	2300      	movs	r3, #0
 80006da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006dc:	2302      	movs	r3, #2
 80006de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80006e0:	f107 0310 	add.w	r3, r7, #16
 80006e4:	4619      	mov	r1, r3
 80006e6:	480b      	ldr	r0, [pc, #44]	; (8000714 <MX_GPIO_Init+0xd0>)
 80006e8:	f000 fd5e 	bl	80011a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INH34_Pin INH12_Pin */
  GPIO_InitStruct.Pin = INH34_Pin|INH12_Pin;
 80006ec:	2330      	movs	r3, #48	; 0x30
 80006ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f0:	2301      	movs	r3, #1
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f8:	2302      	movs	r3, #2
 80006fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fc:	f107 0310 	add.w	r3, r7, #16
 8000700:	4619      	mov	r1, r3
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_GPIO_Init+0xd4>)
 8000704:	f000 fd50 	bl	80011a8 <HAL_GPIO_Init>

}
 8000708:	bf00      	nop
 800070a:	3720      	adds	r7, #32
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40021000 	.word	0x40021000
 8000714:	40011000 	.word	0x40011000
 8000718:	40010800 	.word	0x40010800

0800071c <powertrainInit>:

/* USER CODE BEGIN 4 */
void powertrainInit()
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000720:	2100      	movs	r1, #0
 8000722:	480c      	ldr	r0, [pc, #48]	; (8000754 <powertrainInit+0x38>)
 8000724:	f002 fa92 	bl	8002c4c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000728:	2104      	movs	r1, #4
 800072a:	480a      	ldr	r0, [pc, #40]	; (8000754 <powertrainInit+0x38>)
 800072c:	f002 fa8e 	bl	8002c4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000730:	2108      	movs	r1, #8
 8000732:	4808      	ldr	r0, [pc, #32]	; (8000754 <powertrainInit+0x38>)
 8000734:	f002 fa8a 	bl	8002c4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000738:	210c      	movs	r1, #12
 800073a:	4806      	ldr	r0, [pc, #24]	; (8000754 <powertrainInit+0x38>)
 800073c:	f002 fa86 	bl	8002c4c <HAL_TIM_PWM_Start>

	powertrainEnableMotors(1);
 8000740:	2001      	movs	r0, #1
 8000742:	f000 f809 	bl	8000758 <powertrainEnableMotors>

	powertrainSetSpeeds(0, 0);
 8000746:	2100      	movs	r1, #0
 8000748:	2000      	movs	r0, #0
 800074a:	f000 f81d 	bl	8000788 <powertrainSetSpeeds>
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000be0 	.word	0x20000be0

08000758 <powertrainEnableMotors>:


void powertrainEnableMotors(int enableState)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(INH12_GPIO_Port, INH12_Pin, enableState);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	b2db      	uxtb	r3, r3
 8000764:	461a      	mov	r2, r3
 8000766:	2120      	movs	r1, #32
 8000768:	4806      	ldr	r0, [pc, #24]	; (8000784 <powertrainEnableMotors+0x2c>)
 800076a:	f000 fe77 	bl	800145c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH34_GPIO_Port, INH34_Pin, enableState);
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	461a      	mov	r2, r3
 8000774:	2110      	movs	r1, #16
 8000776:	4803      	ldr	r0, [pc, #12]	; (8000784 <powertrainEnableMotors+0x2c>)
 8000778:	f000 fe70 	bl	800145c <HAL_GPIO_WritePin>
}
 800077c:	bf00      	nop
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40010800 	.word	0x40010800

08000788 <powertrainSetSpeeds>:

void powertrainSetSpeeds(int16_t left, int16_t right)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	460a      	mov	r2, r1
 8000792:	80fb      	strh	r3, [r7, #6]
 8000794:	4613      	mov	r3, r2
 8000796:	80bb      	strh	r3, [r7, #4]
	if(left < 0)
 8000798:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800079c:	2b00      	cmp	r3, #0
 800079e:	da0d      	bge.n	80007bc <powertrainSetSpeeds+0x34>
	{
		left = -left;
 80007a0:	88fb      	ldrh	r3, [r7, #6]
 80007a2:	425b      	negs	r3, r3
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	80fb      	strh	r3, [r7, #6]
		htim3.Instance->CCR3 = 0;
 80007a8:	4b19      	ldr	r3, [pc, #100]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2200      	movs	r2, #0
 80007ae:	63da      	str	r2, [r3, #60]	; 0x3c
		htim3.Instance->CCR4 = left;
 80007b0:	4b17      	ldr	r3, [pc, #92]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007b8:	641a      	str	r2, [r3, #64]	; 0x40
 80007ba:	e008      	b.n	80007ce <powertrainSetSpeeds+0x46>
	}
	else
	{
		htim3.Instance->CCR3 = left;
 80007bc:	4b14      	ldr	r3, [pc, #80]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007c4:	63da      	str	r2, [r3, #60]	; 0x3c
		htim3.Instance->CCR4 = 0;
 80007c6:	4b12      	ldr	r3, [pc, #72]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	2200      	movs	r2, #0
 80007cc:	641a      	str	r2, [r3, #64]	; 0x40
	}

	if(right < 0)
 80007ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	da0d      	bge.n	80007f2 <powertrainSetSpeeds+0x6a>
	{
		right = -right;
 80007d6:	88bb      	ldrh	r3, [r7, #4]
 80007d8:	425b      	negs	r3, r3
 80007da:	b29b      	uxth	r3, r3
 80007dc:	80bb      	strh	r3, [r7, #4]
		htim3.Instance->CCR1 = 0;
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2200      	movs	r2, #0
 80007e4:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = right;
 80007e6:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80007ee:	639a      	str	r2, [r3, #56]	; 0x38
	else
	{
		htim3.Instance->CCR1 = right;
		htim3.Instance->CCR2 = 0;
	}
}
 80007f0:	e008      	b.n	8000804 <powertrainSetSpeeds+0x7c>
		htim3.Instance->CCR1 = right;
 80007f2:	4b07      	ldr	r3, [pc, #28]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80007fa:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = 0;
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <powertrainSetSpeeds+0x88>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2200      	movs	r2, #0
 8000802:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	20000be0 	.word	0x20000be0

08000814 <lidarInit>:

void lidarInit()
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000818:	2108      	movs	r1, #8
 800081a:	480a      	ldr	r0, [pc, #40]	; (8000844 <lidarInit+0x30>)
 800081c:	f002 fa16 	bl	8002c4c <HAL_TIM_PWM_Start>
	lidarState = 0;
 8000820:	4b09      	ldr	r3, [pc, #36]	; (8000848 <lidarInit+0x34>)
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, lidarInitStr, 2, 1000);
 8000826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800082a:	2202      	movs	r2, #2
 800082c:	4907      	ldr	r1, [pc, #28]	; (800084c <lidarInit+0x38>)
 800082e:	4808      	ldr	r0, [pc, #32]	; (8000850 <lidarInit+0x3c>)
 8000830:	f002 fda3 	bl	800337a <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
 8000834:	2207      	movs	r2, #7
 8000836:	4907      	ldr	r1, [pc, #28]	; (8000854 <lidarInit+0x40>)
 8000838:	4805      	ldr	r0, [pc, #20]	; (8000850 <lidarInit+0x3c>)
 800083a:	f002 fe7b 	bl	8003534 <HAL_UART_Receive_IT>
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000ba0 	.word	0x20000ba0
 8000848:	2000036c 	.word	0x2000036c
 800084c:	20000000 	.word	0x20000000
 8000850:	20000c28 	.word	0x20000c28
 8000854:	20000c20 	.word	0x20000c20

08000858 <lidarDecode>:

void lidarDecode()
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af00      	add	r7, sp, #0
	int quality, s, sinv, c, angle, distance;

	if(lidarState == LIDAR_STATE_INIT)
 800085e:	4b63      	ldr	r3, [pc, #396]	; (80009ec <lidarDecode+0x194>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d132      	bne.n	80008cc <lidarDecode+0x74>
	{
		if(0xa5 == lidarReceiveBuffer[0] && 0x5a == lidarReceiveBuffer[1] && 0x05 == lidarReceiveBuffer[2] && 0x00 == lidarReceiveBuffer[3] && 0x00 == lidarReceiveBuffer[4] && 0x40 == lidarReceiveBuffer[5] && 0x81 == lidarReceiveBuffer[6])
 8000866:	4b62      	ldr	r3, [pc, #392]	; (80009f0 <lidarDecode+0x198>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2ba5      	cmp	r3, #165	; 0xa5
 800086c:	d120      	bne.n	80008b0 <lidarDecode+0x58>
 800086e:	4b60      	ldr	r3, [pc, #384]	; (80009f0 <lidarDecode+0x198>)
 8000870:	785b      	ldrb	r3, [r3, #1]
 8000872:	2b5a      	cmp	r3, #90	; 0x5a
 8000874:	d11c      	bne.n	80008b0 <lidarDecode+0x58>
 8000876:	4b5e      	ldr	r3, [pc, #376]	; (80009f0 <lidarDecode+0x198>)
 8000878:	789b      	ldrb	r3, [r3, #2]
 800087a:	2b05      	cmp	r3, #5
 800087c:	d118      	bne.n	80008b0 <lidarDecode+0x58>
 800087e:	4b5c      	ldr	r3, [pc, #368]	; (80009f0 <lidarDecode+0x198>)
 8000880:	78db      	ldrb	r3, [r3, #3]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d114      	bne.n	80008b0 <lidarDecode+0x58>
 8000886:	4b5a      	ldr	r3, [pc, #360]	; (80009f0 <lidarDecode+0x198>)
 8000888:	791b      	ldrb	r3, [r3, #4]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d110      	bne.n	80008b0 <lidarDecode+0x58>
 800088e:	4b58      	ldr	r3, [pc, #352]	; (80009f0 <lidarDecode+0x198>)
 8000890:	795b      	ldrb	r3, [r3, #5]
 8000892:	2b40      	cmp	r3, #64	; 0x40
 8000894:	d10c      	bne.n	80008b0 <lidarDecode+0x58>
 8000896:	4b56      	ldr	r3, [pc, #344]	; (80009f0 <lidarDecode+0x198>)
 8000898:	799b      	ldrb	r3, [r3, #6]
 800089a:	2b81      	cmp	r3, #129	; 0x81
 800089c:	d108      	bne.n	80008b0 <lidarDecode+0x58>
		{
			lidarState = LIDAR_STATE_SCAN;
 800089e:	4b53      	ldr	r3, [pc, #332]	; (80009ec <lidarDecode+0x194>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 5);
 80008a4:	2205      	movs	r2, #5
 80008a6:	4952      	ldr	r1, [pc, #328]	; (80009f0 <lidarDecode+0x198>)
 80008a8:	4852      	ldr	r0, [pc, #328]	; (80009f4 <lidarDecode+0x19c>)
 80008aa:	f002 fe43 	bl	8003534 <HAL_UART_Receive_IT>
 80008ae:	e098      	b.n	80009e2 <lidarDecode+0x18a>
		}
		else
		{
			lidarState = LIDAR_STATE_INIT;
 80008b0:	4b4e      	ldr	r3, [pc, #312]	; (80009ec <lidarDecode+0x194>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, lidarInitStr, 2);
 80008b6:	2202      	movs	r2, #2
 80008b8:	494f      	ldr	r1, [pc, #316]	; (80009f8 <lidarDecode+0x1a0>)
 80008ba:	484e      	ldr	r0, [pc, #312]	; (80009f4 <lidarDecode+0x19c>)
 80008bc:	f002 fdf6 	bl	80034ac <HAL_UART_Transmit_IT>
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
 80008c0:	2207      	movs	r2, #7
 80008c2:	494b      	ldr	r1, [pc, #300]	; (80009f0 <lidarDecode+0x198>)
 80008c4:	484b      	ldr	r0, [pc, #300]	; (80009f4 <lidarDecode+0x19c>)
 80008c6:	f002 fe35 	bl	8003534 <HAL_UART_Receive_IT>
			lidarState = LIDAR_STATE_INIT;
			HAL_UART_Transmit_IT(&huart2, lidarInitStr, 2);
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
		}
	}
}
 80008ca:	e08a      	b.n	80009e2 <lidarDecode+0x18a>
	else if(lidarState == LIDAR_STATE_SCAN)
 80008cc:	4b47      	ldr	r3, [pc, #284]	; (80009ec <lidarDecode+0x194>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	f040 8086 	bne.w	80009e2 <lidarDecode+0x18a>
		s = lidarReceiveBuffer[0] & 0b00000001;
 80008d6:	4b46      	ldr	r3, [pc, #280]	; (80009f0 <lidarDecode+0x198>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	617b      	str	r3, [r7, #20]
		sinv = (lidarReceiveBuffer[0] & 0b00000010) >> 1;
 80008e0:	4b43      	ldr	r3, [pc, #268]	; (80009f0 <lidarDecode+0x198>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	105b      	asrs	r3, r3, #1
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	613b      	str	r3, [r7, #16]
		quality = (lidarReceiveBuffer[0] & 0b11111100) >> 2;
 80008ec:	4b40      	ldr	r3, [pc, #256]	; (80009f0 <lidarDecode+0x198>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	089b      	lsrs	r3, r3, #2
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	60fb      	str	r3, [r7, #12]
		c = lidarReceiveBuffer[1] & 0b00000001;
 80008f6:	4b3e      	ldr	r3, [pc, #248]	; (80009f0 <lidarDecode+0x198>)
 80008f8:	785b      	ldrb	r3, [r3, #1]
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	60bb      	str	r3, [r7, #8]
		if(s == !sinv && c ==1)
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	2b00      	cmp	r3, #0
 8000904:	bf0c      	ite	eq
 8000906:	2301      	moveq	r3, #1
 8000908:	2300      	movne	r3, #0
 800090a:	b2db      	uxtb	r3, r3
 800090c:	461a      	mov	r2, r3
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	4293      	cmp	r3, r2
 8000912:	d158      	bne.n	80009c6 <lidarDecode+0x16e>
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d155      	bne.n	80009c6 <lidarDecode+0x16e>
			if(s == 1)
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d10f      	bne.n	8000940 <lidarDecode+0xe8>
				for(int i = 0; i < 360; i++)
 8000920:	2300      	movs	r3, #0
 8000922:	61bb      	str	r3, [r7, #24]
 8000924:	e008      	b.n	8000938 <lidarDecode+0xe0>
					apiMemory[API_BENCH_LIDAR_START + i]= 0;
 8000926:	69bb      	ldr	r3, [r7, #24]
 8000928:	330f      	adds	r3, #15
 800092a:	4a34      	ldr	r2, [pc, #208]	; (80009fc <lidarDecode+0x1a4>)
 800092c:	2100      	movs	r1, #0
 800092e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int i = 0; i < 360; i++)
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	3301      	adds	r3, #1
 8000936:	61bb      	str	r3, [r7, #24]
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800093e:	dbf2      	blt.n	8000926 <lidarDecode+0xce>
			if(quality > 0)
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	2b00      	cmp	r3, #0
 8000944:	dd39      	ble.n	80009ba <lidarDecode+0x162>
				angle = lidarReceiveBuffer[2];
 8000946:	4b2a      	ldr	r3, [pc, #168]	; (80009f0 <lidarDecode+0x198>)
 8000948:	789b      	ldrb	r3, [r3, #2]
 800094a:	61fb      	str	r3, [r7, #28]
				angle = angle << 8;
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	021b      	lsls	r3, r3, #8
 8000950:	61fb      	str	r3, [r7, #28]
				int tmp = lidarReceiveBuffer[1] & 0b11111110;
 8000952:	4b27      	ldr	r3, [pc, #156]	; (80009f0 <lidarDecode+0x198>)
 8000954:	785b      	ldrb	r3, [r3, #1]
 8000956:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800095a:	607b      	str	r3, [r7, #4]
				tmp = tmp >> 1;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	105b      	asrs	r3, r3, #1
 8000960:	607b      	str	r3, [r7, #4]
				angle += tmp;
 8000962:	69fa      	ldr	r2, [r7, #28]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4413      	add	r3, r2
 8000968:	61fb      	str	r3, [r7, #28]
				angle = angle / 64;
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	2b00      	cmp	r3, #0
 800096e:	da00      	bge.n	8000972 <lidarDecode+0x11a>
 8000970:	333f      	adds	r3, #63	; 0x3f
 8000972:	119b      	asrs	r3, r3, #6
 8000974:	61fb      	str	r3, [r7, #28]
				while(angle > 360)
 8000976:	e003      	b.n	8000980 <lidarDecode+0x128>
					angle -= 360;
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800097e:	61fb      	str	r3, [r7, #28]
				while(angle > 360)
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8000986:	dcf7      	bgt.n	8000978 <lidarDecode+0x120>
				distance = lidarReceiveBuffer[4];
 8000988:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <lidarDecode+0x198>)
 800098a:	791b      	ldrb	r3, [r3, #4]
 800098c:	603b      	str	r3, [r7, #0]
				distance = distance << 8;
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	021b      	lsls	r3, r3, #8
 8000992:	603b      	str	r3, [r7, #0]
				distance += lidarReceiveBuffer[3];
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <lidarDecode+0x198>)
 8000996:	78db      	ldrb	r3, [r3, #3]
 8000998:	461a      	mov	r2, r3
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	4413      	add	r3, r2
 800099e:	603b      	str	r3, [r7, #0]
				distance = distance / 4;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	da00      	bge.n	80009a8 <lidarDecode+0x150>
 80009a6:	3303      	adds	r3, #3
 80009a8:	109b      	asrs	r3, r3, #2
 80009aa:	603b      	str	r3, [r7, #0]
				apiMemory[API_BENCH_LIDAR_START + angle] = distance;
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	330f      	adds	r3, #15
 80009b0:	683a      	ldr	r2, [r7, #0]
 80009b2:	b291      	uxth	r1, r2
 80009b4:	4a11      	ldr	r2, [pc, #68]	; (80009fc <lidarDecode+0x1a4>)
 80009b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 5);
 80009ba:	2205      	movs	r2, #5
 80009bc:	490c      	ldr	r1, [pc, #48]	; (80009f0 <lidarDecode+0x198>)
 80009be:	480d      	ldr	r0, [pc, #52]	; (80009f4 <lidarDecode+0x19c>)
 80009c0:	f002 fdb8 	bl	8003534 <HAL_UART_Receive_IT>
 80009c4:	e00d      	b.n	80009e2 <lidarDecode+0x18a>
			lidarState = LIDAR_STATE_INIT;
 80009c6:	4b09      	ldr	r3, [pc, #36]	; (80009ec <lidarDecode+0x194>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, lidarInitStr, 2);
 80009cc:	2202      	movs	r2, #2
 80009ce:	490a      	ldr	r1, [pc, #40]	; (80009f8 <lidarDecode+0x1a0>)
 80009d0:	4808      	ldr	r0, [pc, #32]	; (80009f4 <lidarDecode+0x19c>)
 80009d2:	f002 fd6b 	bl	80034ac <HAL_UART_Transmit_IT>
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
 80009d6:	2207      	movs	r2, #7
 80009d8:	4905      	ldr	r1, [pc, #20]	; (80009f0 <lidarDecode+0x198>)
 80009da:	4806      	ldr	r0, [pc, #24]	; (80009f4 <lidarDecode+0x19c>)
 80009dc:	f002 fdaa 	bl	8003534 <HAL_UART_Receive_IT>
}
 80009e0:	e7ff      	b.n	80009e2 <lidarDecode+0x18a>
 80009e2:	bf00      	nop
 80009e4:	3720      	adds	r7, #32
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	2000036c 	.word	0x2000036c
 80009f0:	20000c20 	.word	0x20000c20
 80009f4:	20000c28 	.word	0x20000c28
 80009f8:	20000000 	.word	0x20000000
 80009fc:	200007a0 	.word	0x200007a0

08000a00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr

08000a0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <HAL_MspInit+0x5c>)
 8000a14:	699b      	ldr	r3, [r3, #24]
 8000a16:	4a14      	ldr	r2, [pc, #80]	; (8000a68 <HAL_MspInit+0x5c>)
 8000a18:	f043 0301 	orr.w	r3, r3, #1
 8000a1c:	6193      	str	r3, [r2, #24]
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_MspInit+0x5c>)
 8000a20:	699b      	ldr	r3, [r3, #24]
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <HAL_MspInit+0x5c>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <HAL_MspInit+0x5c>)
 8000a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a34:	61d3      	str	r3, [r2, #28]
 8000a36:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <HAL_MspInit+0x5c>)
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a42:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <HAL_MspInit+0x60>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <HAL_MspInit+0x60>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bc80      	pop	{r7}
 8000a66:	4770      	bx	lr
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40010000 	.word	0x40010000

08000a70 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <HAL_TIM_PWM_MspInit+0x58>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d10c      	bne.n	8000a9c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a82:	4b12      	ldr	r3, [pc, #72]	; (8000acc <HAL_TIM_PWM_MspInit+0x5c>)
 8000a84:	69db      	ldr	r3, [r3, #28]
 8000a86:	4a11      	ldr	r2, [pc, #68]	; (8000acc <HAL_TIM_PWM_MspInit+0x5c>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	61d3      	str	r3, [r2, #28]
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <HAL_TIM_PWM_MspInit+0x5c>)
 8000a90:	69db      	ldr	r3, [r3, #28]
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000a9a:	e010      	b.n	8000abe <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a0b      	ldr	r2, [pc, #44]	; (8000ad0 <HAL_TIM_PWM_MspInit+0x60>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d10b      	bne.n	8000abe <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <HAL_TIM_PWM_MspInit+0x5c>)
 8000aa8:	69db      	ldr	r3, [r3, #28]
 8000aaa:	4a08      	ldr	r2, [pc, #32]	; (8000acc <HAL_TIM_PWM_MspInit+0x5c>)
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	61d3      	str	r3, [r2, #28]
 8000ab2:	4b06      	ldr	r3, [pc, #24]	; (8000acc <HAL_TIM_PWM_MspInit+0x5c>)
 8000ab4:	69db      	ldr	r3, [r3, #28]
 8000ab6:	f003 0304 	and.w	r3, r3, #4
 8000aba:	60bb      	str	r3, [r7, #8]
 8000abc:	68bb      	ldr	r3, [r7, #8]
}
 8000abe:	bf00      	nop
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr
 8000ac8:	40000400 	.word	0x40000400
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	40000800 	.word	0x40000800

08000ad4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	; 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0318 	add.w	r3, r7, #24
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a2b      	ldr	r2, [pc, #172]	; (8000b9c <HAL_TIM_MspPostInit+0xc8>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d130      	bne.n	8000b56 <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	4b2a      	ldr	r3, [pc, #168]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a29      	ldr	r2, [pc, #164]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6193      	str	r3, [r2, #24]
 8000b00:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0304 	and.w	r3, r3, #4
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0c:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	4a23      	ldr	r2, [pc, #140]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b12:	f043 0308 	orr.w	r3, r3, #8
 8000b16:	6193      	str	r3, [r2, #24]
 8000b18:	4b21      	ldr	r3, [pc, #132]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	f003 0308 	and.w	r3, r3, #8
 8000b20:	613b      	str	r3, [r7, #16]
 8000b22:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = PWM4_Pin|PWM3_Pin;
 8000b24:	23c0      	movs	r3, #192	; 0xc0
 8000b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b30:	f107 0318 	add.w	r3, r7, #24
 8000b34:	4619      	mov	r1, r3
 8000b36:	481b      	ldr	r0, [pc, #108]	; (8000ba4 <HAL_TIM_MspPostInit+0xd0>)
 8000b38:	f000 fb36 	bl	80011a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM2_Pin|PWM1_Pin;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2302      	movs	r3, #2
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b48:	f107 0318 	add.w	r3, r7, #24
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4816      	ldr	r0, [pc, #88]	; (8000ba8 <HAL_TIM_MspPostInit+0xd4>)
 8000b50:	f000 fb2a 	bl	80011a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000b54:	e01d      	b.n	8000b92 <HAL_TIM_MspPostInit+0xbe>
  else if(htim->Instance==TIM4)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a14      	ldr	r2, [pc, #80]	; (8000bac <HAL_TIM_MspPostInit+0xd8>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d118      	bne.n	8000b92 <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	4a0e      	ldr	r2, [pc, #56]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b66:	f043 0308 	orr.w	r3, r3, #8
 8000b6a:	6193      	str	r3, [r2, #24]
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <HAL_TIM_MspPostInit+0xcc>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	f003 0308 	and.w	r3, r3, #8
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_PWM_Pin;
 8000b78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2302      	movs	r3, #2
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LIDAR_PWM_GPIO_Port, &GPIO_InitStruct);
 8000b86:	f107 0318 	add.w	r3, r7, #24
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4806      	ldr	r0, [pc, #24]	; (8000ba8 <HAL_TIM_MspPostInit+0xd4>)
 8000b8e:	f000 fb0b 	bl	80011a8 <HAL_GPIO_Init>
}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	; 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40000400 	.word	0x40000400
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40010800 	.word	0x40010800
 8000ba8:	40010c00 	.word	0x40010c00
 8000bac:	40000800 	.word	0x40000800

08000bb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 0310 	add.w	r3, r7, #16
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a1f      	ldr	r2, [pc, #124]	; (8000c48 <HAL_UART_MspInit+0x98>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d137      	bne.n	8000c40 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <HAL_UART_MspInit+0x9c>)
 8000bd2:	69db      	ldr	r3, [r3, #28]
 8000bd4:	4a1d      	ldr	r2, [pc, #116]	; (8000c4c <HAL_UART_MspInit+0x9c>)
 8000bd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bda:	61d3      	str	r3, [r2, #28]
 8000bdc:	4b1b      	ldr	r3, [pc, #108]	; (8000c4c <HAL_UART_MspInit+0x9c>)
 8000bde:	69db      	ldr	r3, [r3, #28]
 8000be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <HAL_UART_MspInit+0x9c>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	4a17      	ldr	r2, [pc, #92]	; (8000c4c <HAL_UART_MspInit+0x9c>)
 8000bee:	f043 0304 	orr.w	r3, r3, #4
 8000bf2:	6193      	str	r3, [r2, #24]
 8000bf4:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <HAL_UART_MspInit+0x9c>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	f003 0304 	and.w	r3, r3, #4
 8000bfc:	60bb      	str	r3, [r7, #8]
 8000bfe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 8000c00:	2304      	movs	r3, #4
 8000c02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	4619      	mov	r1, r3
 8000c12:	480f      	ldr	r0, [pc, #60]	; (8000c50 <HAL_UART_MspInit+0xa0>)
 8000c14:	f000 fac8 	bl	80011a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8000c18:	2308      	movs	r3, #8
 8000c1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8000c24:	f107 0310 	add.w	r3, r7, #16
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4809      	ldr	r0, [pc, #36]	; (8000c50 <HAL_UART_MspInit+0xa0>)
 8000c2c:	f000 fabc 	bl	80011a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2100      	movs	r1, #0
 8000c34:	2026      	movs	r0, #38	; 0x26
 8000c36:	f000 fa0a 	bl	800104e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c3a:	2026      	movs	r0, #38	; 0x26
 8000c3c:	f000 fa23 	bl	8001086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c40:	bf00      	nop
 8000c42:	3720      	adds	r7, #32
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40004400 	.word	0x40004400
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010800 	.word	0x40010800

08000c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <HardFault_Handler+0x4>

08000c66 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <MemManage_Handler+0x4>

08000c6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <BusFault_Handler+0x4>

08000c72 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c76:	e7fe      	b.n	8000c76 <UsageFault_Handler+0x4>

08000c78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr

08000c84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 f8e2 	bl	8000e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000cac:	4802      	ldr	r0, [pc, #8]	; (8000cb8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000cae:	f000 fcf4 	bl	800169a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20001900 	.word	0x20001900

08000cbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
//	static int counter = 0;
//	dataFromLidar.len = 500;
//	uint8_t byte;
//	HAL_UART_Receive(&huart2, &byte, 1, 1000);
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cc0:	4802      	ldr	r0, [pc, #8]	; (8000ccc <USART2_IRQHandler+0x10>)
 8000cc2:	f002 fc8b 	bl	80035dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000c28 	.word	0x20000c28

08000cd0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <_sbrk+0x50>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d102      	bne.n	8000ce6 <_sbrk+0x16>
		heap_end = &end;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	; (8000d20 <_sbrk+0x50>)
 8000ce2:	4a10      	ldr	r2, [pc, #64]	; (8000d24 <_sbrk+0x54>)
 8000ce4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <_sbrk+0x50>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cec:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <_sbrk+0x50>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	466a      	mov	r2, sp
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d907      	bls.n	8000d0a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cfa:	f006 f919 	bl	8006f30 <__errno>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	230c      	movs	r3, #12
 8000d02:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000d04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d08:	e006      	b.n	8000d18 <_sbrk+0x48>
	}

	heap_end += incr;
 8000d0a:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <_sbrk+0x50>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4413      	add	r3, r2
 8000d12:	4a03      	ldr	r2, [pc, #12]	; (8000d20 <_sbrk+0x50>)
 8000d14:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000d16:	68fb      	ldr	r3, [r7, #12]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3710      	adds	r7, #16
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	20000370 	.word	0x20000370
 8000d24:	20001b70 	.word	0x20001b70

08000d28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <SystemInit+0x5c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a14      	ldr	r2, [pc, #80]	; (8000d84 <SystemInit+0x5c>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000d38:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <SystemInit+0x5c>)
 8000d3a:	685a      	ldr	r2, [r3, #4]
 8000d3c:	4911      	ldr	r1, [pc, #68]	; (8000d84 <SystemInit+0x5c>)
 8000d3e:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <SystemInit+0x60>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	; (8000d84 <SystemInit+0x5c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0e      	ldr	r2, [pc, #56]	; (8000d84 <SystemInit+0x5c>)
 8000d4a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d52:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <SystemInit+0x5c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <SystemInit+0x5c>)
 8000d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d5e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000d60:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <SystemInit+0x5c>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	4a07      	ldr	r2, [pc, #28]	; (8000d84 <SystemInit+0x5c>)
 8000d66:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000d6a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000d6c:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <SystemInit+0x5c>)
 8000d6e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000d72:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <SystemInit+0x64>)
 8000d76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d7a:	609a      	str	r2, [r3, #8]
#endif 
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	40021000 	.word	0x40021000
 8000d88:	f8ff0000 	.word	0xf8ff0000
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000d90:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000d92:	e003      	b.n	8000d9c <LoopCopyDataInit>

08000d94 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000d94:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000d96:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000d98:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000d9a:	3104      	adds	r1, #4

08000d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000d9c:	480a      	ldr	r0, [pc, #40]	; (8000dc8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	; (8000dcc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000da0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000da2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000da4:	d3f6      	bcc.n	8000d94 <CopyDataInit>
  ldr r2, =_sbss
 8000da6:	4a0a      	ldr	r2, [pc, #40]	; (8000dd0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000da8:	e002      	b.n	8000db0 <LoopFillZerobss>

08000daa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000dac:	f842 3b04 	str.w	r3, [r2], #4

08000db0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000db0:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000db2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000db4:	d3f9      	bcc.n	8000daa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000db6:	f7ff ffb7 	bl	8000d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dba:	f006 f8bf 	bl	8006f3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dbe:	f7ff fac1 	bl	8000344 <main>
  bx lr
 8000dc2:	4770      	bx	lr
  ldr r3, =_sidata
 8000dc4:	08007b44 	.word	0x08007b44
  ldr r0, =_sdata
 8000dc8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000dcc:	20000350 	.word	0x20000350
  ldr r2, =_sbss
 8000dd0:	20000350 	.word	0x20000350
  ldr r3, = _ebss
 8000dd4:	20001b70 	.word	0x20001b70

08000dd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd8:	e7fe      	b.n	8000dd8 <ADC1_2_IRQHandler>
	...

08000ddc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <HAL_Init+0x28>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <HAL_Init+0x28>)
 8000de6:	f043 0310 	orr.w	r3, r3, #16
 8000dea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dec:	2003      	movs	r0, #3
 8000dee:	f000 f923 	bl	8001038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 f808 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df8:	f7ff fe08 	bl	8000a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40022000 	.word	0x40022000

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <HAL_InitTick+0x54>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <HAL_InitTick+0x58>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f93b 	bl	80010a2 <HAL_SYSTICK_Config>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00e      	b.n	8000e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d80a      	bhi.n	8000e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e44:	f000 f903 	bl	800104e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e48:	4a06      	ldr	r2, [pc, #24]	; (8000e64 <HAL_InitTick+0x5c>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e000      	b.n	8000e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000004 	.word	0x20000004
 8000e60:	2000000c 	.word	0x2000000c
 8000e64:	20000008 	.word	0x20000008

08000e68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <HAL_IncTick+0x1c>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <HAL_IncTick+0x20>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a03      	ldr	r2, [pc, #12]	; (8000e88 <HAL_IncTick+0x20>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr
 8000e84:	2000000c 	.word	0x2000000c
 8000e88:	20000c68 	.word	0x20000c68

08000e8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e90:	4b02      	ldr	r3, [pc, #8]	; (8000e9c <HAL_GetTick+0x10>)
 8000e92:	681b      	ldr	r3, [r3, #0]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr
 8000e9c:	20000c68 	.word	0x20000c68

08000ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ecc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ed2:	4a04      	ldr	r2, [pc, #16]	; (8000ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	60d3      	str	r3, [r2, #12]
}
 8000ed8:	bf00      	nop
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eec:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <__NVIC_GetPriorityGrouping+0x18>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	0a1b      	lsrs	r3, r3, #8
 8000ef2:	f003 0307 	and.w	r3, r3, #7
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db0b      	blt.n	8000f2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	f003 021f 	and.w	r2, r3, #31
 8000f1c:	4906      	ldr	r1, [pc, #24]	; (8000f38 <__NVIC_EnableIRQ+0x34>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	095b      	lsrs	r3, r3, #5
 8000f24:	2001      	movs	r0, #1
 8000f26:	fa00 f202 	lsl.w	r2, r0, r2
 8000f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	e000e100 	.word	0xe000e100

08000f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db0a      	blt.n	8000f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	490c      	ldr	r1, [pc, #48]	; (8000f88 <__NVIC_SetPriority+0x4c>)
 8000f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5a:	0112      	lsls	r2, r2, #4
 8000f5c:	b2d2      	uxtb	r2, r2
 8000f5e:	440b      	add	r3, r1
 8000f60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f64:	e00a      	b.n	8000f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	4908      	ldr	r1, [pc, #32]	; (8000f8c <__NVIC_SetPriority+0x50>)
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 030f 	and.w	r3, r3, #15
 8000f72:	3b04      	subs	r3, #4
 8000f74:	0112      	lsls	r2, r2, #4
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	440b      	add	r3, r1
 8000f7a:	761a      	strb	r2, [r3, #24]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b089      	sub	sp, #36	; 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f1c3 0307 	rsb	r3, r3, #7
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	bf28      	it	cs
 8000fae:	2304      	movcs	r3, #4
 8000fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	2b06      	cmp	r3, #6
 8000fb8:	d902      	bls.n	8000fc0 <NVIC_EncodePriority+0x30>
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3b03      	subs	r3, #3
 8000fbe:	e000      	b.n	8000fc2 <NVIC_EncodePriority+0x32>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	401a      	ands	r2, r3
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe2:	43d9      	mvns	r1, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	4313      	orrs	r3, r2
         );
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3724      	adds	r7, #36	; 0x24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001004:	d301      	bcc.n	800100a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001006:	2301      	movs	r3, #1
 8001008:	e00f      	b.n	800102a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <SysTick_Config+0x40>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001012:	210f      	movs	r1, #15
 8001014:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001018:	f7ff ff90 	bl	8000f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <SysTick_Config+0x40>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <SysTick_Config+0x40>)
 8001024:	2207      	movs	r2, #7
 8001026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	e000e010 	.word	0xe000e010

08001038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ff2d 	bl	8000ea0 <__NVIC_SetPriorityGrouping>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	4603      	mov	r3, r0
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001060:	f7ff ff42 	bl	8000ee8 <__NVIC_GetPriorityGrouping>
 8001064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	68b9      	ldr	r1, [r7, #8]
 800106a:	6978      	ldr	r0, [r7, #20]
 800106c:	f7ff ff90 	bl	8000f90 <NVIC_EncodePriority>
 8001070:	4602      	mov	r2, r0
 8001072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff ff5f 	bl	8000f3c <__NVIC_SetPriority>
}
 800107e:	bf00      	nop
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	4603      	mov	r3, r0
 800108e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff35 	bl	8000f04 <__NVIC_EnableIRQ>
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ffa2 	bl	8000ff4 <SysTick_Config>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d005      	beq.n	80010de <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2204      	movs	r2, #4
 80010d6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e051      	b.n	8001182 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f022 020e 	bic.w	r2, r2, #14
 80010ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f022 0201 	bic.w	r2, r2, #1
 80010fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a22      	ldr	r2, [pc, #136]	; (800118c <HAL_DMA_Abort_IT+0xd0>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d029      	beq.n	800115c <HAL_DMA_Abort_IT+0xa0>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a20      	ldr	r2, [pc, #128]	; (8001190 <HAL_DMA_Abort_IT+0xd4>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d022      	beq.n	8001158 <HAL_DMA_Abort_IT+0x9c>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a1f      	ldr	r2, [pc, #124]	; (8001194 <HAL_DMA_Abort_IT+0xd8>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d01a      	beq.n	8001152 <HAL_DMA_Abort_IT+0x96>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a1d      	ldr	r2, [pc, #116]	; (8001198 <HAL_DMA_Abort_IT+0xdc>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d012      	beq.n	800114c <HAL_DMA_Abort_IT+0x90>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a1c      	ldr	r2, [pc, #112]	; (800119c <HAL_DMA_Abort_IT+0xe0>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d00a      	beq.n	8001146 <HAL_DMA_Abort_IT+0x8a>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a1a      	ldr	r2, [pc, #104]	; (80011a0 <HAL_DMA_Abort_IT+0xe4>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d102      	bne.n	8001140 <HAL_DMA_Abort_IT+0x84>
 800113a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800113e:	e00e      	b.n	800115e <HAL_DMA_Abort_IT+0xa2>
 8001140:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001144:	e00b      	b.n	800115e <HAL_DMA_Abort_IT+0xa2>
 8001146:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114a:	e008      	b.n	800115e <HAL_DMA_Abort_IT+0xa2>
 800114c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001150:	e005      	b.n	800115e <HAL_DMA_Abort_IT+0xa2>
 8001152:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001156:	e002      	b.n	800115e <HAL_DMA_Abort_IT+0xa2>
 8001158:	2310      	movs	r3, #16
 800115a:	e000      	b.n	800115e <HAL_DMA_Abort_IT+0xa2>
 800115c:	2301      	movs	r3, #1
 800115e:	4a11      	ldr	r2, [pc, #68]	; (80011a4 <HAL_DMA_Abort_IT+0xe8>)
 8001160:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2201      	movs	r2, #1
 8001166:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	4798      	blx	r3
    } 
  }
  return status;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
}
 8001184:	4618      	mov	r0, r3
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40020008 	.word	0x40020008
 8001190:	4002001c 	.word	0x4002001c
 8001194:	40020030 	.word	0x40020030
 8001198:	40020044 	.word	0x40020044
 800119c:	40020058 	.word	0x40020058
 80011a0:	4002006c 	.word	0x4002006c
 80011a4:	40020000 	.word	0x40020000

080011a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b08b      	sub	sp, #44	; 0x2c
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011b6:	2300      	movs	r3, #0
 80011b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ba:	e127      	b.n	800140c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011bc:	2201      	movs	r2, #1
 80011be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	69fa      	ldr	r2, [r7, #28]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	f040 8116 	bne.w	8001406 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	2b12      	cmp	r3, #18
 80011e0:	d034      	beq.n	800124c <HAL_GPIO_Init+0xa4>
 80011e2:	2b12      	cmp	r3, #18
 80011e4:	d80d      	bhi.n	8001202 <HAL_GPIO_Init+0x5a>
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d02b      	beq.n	8001242 <HAL_GPIO_Init+0x9a>
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d804      	bhi.n	80011f8 <HAL_GPIO_Init+0x50>
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d031      	beq.n	8001256 <HAL_GPIO_Init+0xae>
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d01c      	beq.n	8001230 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011f6:	e048      	b.n	800128a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d043      	beq.n	8001284 <HAL_GPIO_Init+0xdc>
 80011fc:	2b11      	cmp	r3, #17
 80011fe:	d01b      	beq.n	8001238 <HAL_GPIO_Init+0x90>
          break;
 8001200:	e043      	b.n	800128a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001202:	4a89      	ldr	r2, [pc, #548]	; (8001428 <HAL_GPIO_Init+0x280>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d026      	beq.n	8001256 <HAL_GPIO_Init+0xae>
 8001208:	4a87      	ldr	r2, [pc, #540]	; (8001428 <HAL_GPIO_Init+0x280>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d806      	bhi.n	800121c <HAL_GPIO_Init+0x74>
 800120e:	4a87      	ldr	r2, [pc, #540]	; (800142c <HAL_GPIO_Init+0x284>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d020      	beq.n	8001256 <HAL_GPIO_Init+0xae>
 8001214:	4a86      	ldr	r2, [pc, #536]	; (8001430 <HAL_GPIO_Init+0x288>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d01d      	beq.n	8001256 <HAL_GPIO_Init+0xae>
          break;
 800121a:	e036      	b.n	800128a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800121c:	4a85      	ldr	r2, [pc, #532]	; (8001434 <HAL_GPIO_Init+0x28c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d019      	beq.n	8001256 <HAL_GPIO_Init+0xae>
 8001222:	4a85      	ldr	r2, [pc, #532]	; (8001438 <HAL_GPIO_Init+0x290>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d016      	beq.n	8001256 <HAL_GPIO_Init+0xae>
 8001228:	4a84      	ldr	r2, [pc, #528]	; (800143c <HAL_GPIO_Init+0x294>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d013      	beq.n	8001256 <HAL_GPIO_Init+0xae>
          break;
 800122e:	e02c      	b.n	800128a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	623b      	str	r3, [r7, #32]
          break;
 8001236:	e028      	b.n	800128a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	3304      	adds	r3, #4
 800123e:	623b      	str	r3, [r7, #32]
          break;
 8001240:	e023      	b.n	800128a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	3308      	adds	r3, #8
 8001248:	623b      	str	r3, [r7, #32]
          break;
 800124a:	e01e      	b.n	800128a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	330c      	adds	r3, #12
 8001252:	623b      	str	r3, [r7, #32]
          break;
 8001254:	e019      	b.n	800128a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d102      	bne.n	8001264 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800125e:	2304      	movs	r3, #4
 8001260:	623b      	str	r3, [r7, #32]
          break;
 8001262:	e012      	b.n	800128a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d105      	bne.n	8001278 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800126c:	2308      	movs	r3, #8
 800126e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	69fa      	ldr	r2, [r7, #28]
 8001274:	611a      	str	r2, [r3, #16]
          break;
 8001276:	e008      	b.n	800128a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001278:	2308      	movs	r3, #8
 800127a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	69fa      	ldr	r2, [r7, #28]
 8001280:	615a      	str	r2, [r3, #20]
          break;
 8001282:	e002      	b.n	800128a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001284:	2300      	movs	r3, #0
 8001286:	623b      	str	r3, [r7, #32]
          break;
 8001288:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	2bff      	cmp	r3, #255	; 0xff
 800128e:	d801      	bhi.n	8001294 <HAL_GPIO_Init+0xec>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	e001      	b.n	8001298 <HAL_GPIO_Init+0xf0>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3304      	adds	r3, #4
 8001298:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	2bff      	cmp	r3, #255	; 0xff
 800129e:	d802      	bhi.n	80012a6 <HAL_GPIO_Init+0xfe>
 80012a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	e002      	b.n	80012ac <HAL_GPIO_Init+0x104>
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	3b08      	subs	r3, #8
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	210f      	movs	r1, #15
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	401a      	ands	r2, r3
 80012be:	6a39      	ldr	r1, [r7, #32]
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	431a      	orrs	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 8096 	beq.w	8001406 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012da:	4b59      	ldr	r3, [pc, #356]	; (8001440 <HAL_GPIO_Init+0x298>)
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	4a58      	ldr	r2, [pc, #352]	; (8001440 <HAL_GPIO_Init+0x298>)
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	6193      	str	r3, [r2, #24]
 80012e6:	4b56      	ldr	r3, [pc, #344]	; (8001440 <HAL_GPIO_Init+0x298>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012f2:	4a54      	ldr	r2, [pc, #336]	; (8001444 <HAL_GPIO_Init+0x29c>)
 80012f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f6:	089b      	lsrs	r3, r3, #2
 80012f8:	3302      	adds	r3, #2
 80012fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fe:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	220f      	movs	r2, #15
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	43db      	mvns	r3, r3
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	4013      	ands	r3, r2
 8001314:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a4b      	ldr	r2, [pc, #300]	; (8001448 <HAL_GPIO_Init+0x2a0>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d013      	beq.n	8001346 <HAL_GPIO_Init+0x19e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4a      	ldr	r2, [pc, #296]	; (800144c <HAL_GPIO_Init+0x2a4>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d00d      	beq.n	8001342 <HAL_GPIO_Init+0x19a>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a49      	ldr	r2, [pc, #292]	; (8001450 <HAL_GPIO_Init+0x2a8>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d007      	beq.n	800133e <HAL_GPIO_Init+0x196>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a48      	ldr	r2, [pc, #288]	; (8001454 <HAL_GPIO_Init+0x2ac>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d101      	bne.n	800133a <HAL_GPIO_Init+0x192>
 8001336:	2303      	movs	r3, #3
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x1a0>
 800133a:	2304      	movs	r3, #4
 800133c:	e004      	b.n	8001348 <HAL_GPIO_Init+0x1a0>
 800133e:	2302      	movs	r3, #2
 8001340:	e002      	b.n	8001348 <HAL_GPIO_Init+0x1a0>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <HAL_GPIO_Init+0x1a0>
 8001346:	2300      	movs	r3, #0
 8001348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800134a:	f002 0203 	and.w	r2, r2, #3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4093      	lsls	r3, r2
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	4313      	orrs	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001358:	493a      	ldr	r1, [pc, #232]	; (8001444 <HAL_GPIO_Init+0x29c>)
 800135a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d006      	beq.n	8001380 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001372:	4b39      	ldr	r3, [pc, #228]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4938      	ldr	r1, [pc, #224]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]
 800137e:	e006      	b.n	800138e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001380:	4b35      	ldr	r3, [pc, #212]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	43db      	mvns	r3, r3
 8001388:	4933      	ldr	r1, [pc, #204]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 800138a:	4013      	ands	r3, r2
 800138c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d006      	beq.n	80013a8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800139a:	4b2f      	ldr	r3, [pc, #188]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	492e      	ldr	r1, [pc, #184]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	604b      	str	r3, [r1, #4]
 80013a6:	e006      	b.n	80013b6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013a8:	4b2b      	ldr	r3, [pc, #172]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	43db      	mvns	r3, r3
 80013b0:	4929      	ldr	r1, [pc, #164]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013b2:	4013      	ands	r3, r2
 80013b4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d006      	beq.n	80013d0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80013c2:	4b25      	ldr	r3, [pc, #148]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	4924      	ldr	r1, [pc, #144]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	608b      	str	r3, [r1, #8]
 80013ce:	e006      	b.n	80013de <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80013d0:	4b21      	ldr	r3, [pc, #132]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013d2:	689a      	ldr	r2, [r3, #8]
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	43db      	mvns	r3, r3
 80013d8:	491f      	ldr	r1, [pc, #124]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013da:	4013      	ands	r3, r2
 80013dc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d006      	beq.n	80013f8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013ea:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	491a      	ldr	r1, [pc, #104]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	60cb      	str	r3, [r1, #12]
 80013f6:	e006      	b.n	8001406 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013f8:	4b17      	ldr	r3, [pc, #92]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	43db      	mvns	r3, r3
 8001400:	4915      	ldr	r1, [pc, #84]	; (8001458 <HAL_GPIO_Init+0x2b0>)
 8001402:	4013      	ands	r3, r2
 8001404:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001408:	3301      	adds	r3, #1
 800140a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001412:	fa22 f303 	lsr.w	r3, r2, r3
 8001416:	2b00      	cmp	r3, #0
 8001418:	f47f aed0 	bne.w	80011bc <HAL_GPIO_Init+0x14>
  }
}
 800141c:	bf00      	nop
 800141e:	372c      	adds	r7, #44	; 0x2c
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	10210000 	.word	0x10210000
 800142c:	10110000 	.word	0x10110000
 8001430:	10120000 	.word	0x10120000
 8001434:	10310000 	.word	0x10310000
 8001438:	10320000 	.word	0x10320000
 800143c:	10220000 	.word	0x10220000
 8001440:	40021000 	.word	0x40021000
 8001444:	40010000 	.word	0x40010000
 8001448:	40010800 	.word	0x40010800
 800144c:	40010c00 	.word	0x40010c00
 8001450:	40011000 	.word	0x40011000
 8001454:	40011400 	.word	0x40011400
 8001458:	40010400 	.word	0x40010400

0800145c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	807b      	strh	r3, [r7, #2]
 8001468:	4613      	mov	r3, r2
 800146a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800146c:	787b      	ldrb	r3, [r7, #1]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d003      	beq.n	800147a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001472:	887a      	ldrh	r2, [r7, #2]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001478:	e003      	b.n	8001482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800147a:	887b      	ldrh	r3, [r7, #2]
 800147c:	041a      	lsls	r2, r3, #16
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	611a      	str	r2, [r3, #16]
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr

0800148c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800148c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800148e:	b08b      	sub	sp, #44	; 0x2c
 8001490:	af06      	add	r7, sp, #24
 8001492:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e0d3      	b.n	8001646 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d106      	bne.n	80014b8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f005 fa9e 	bl	80069f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2203      	movs	r2, #3
 80014bc:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f002 fc02 	bl	8003cce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	603b      	str	r3, [r7, #0]
 80014d0:	687e      	ldr	r6, [r7, #4]
 80014d2:	466d      	mov	r5, sp
 80014d4:	f106 0410 	add.w	r4, r6, #16
 80014d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014dc:	6823      	ldr	r3, [r4, #0]
 80014de:	602b      	str	r3, [r5, #0]
 80014e0:	1d33      	adds	r3, r6, #4
 80014e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014e4:	6838      	ldr	r0, [r7, #0]
 80014e6:	f002 fbcb 	bl	8003c80 <USB_CoreInit>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d005      	beq.n	80014fc <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2202      	movs	r2, #2
 80014f4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e0a4      	b.n	8001646 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f002 fbff 	bl	8003d06 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001508:	2300      	movs	r3, #0
 800150a:	73fb      	strb	r3, [r7, #15]
 800150c:	e035      	b.n	800157a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	015b      	lsls	r3, r3, #5
 8001514:	4413      	add	r3, r2
 8001516:	3329      	adds	r3, #41	; 0x29
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	015b      	lsls	r3, r3, #5
 8001522:	4413      	add	r3, r2
 8001524:	3328      	adds	r3, #40	; 0x28
 8001526:	7bfa      	ldrb	r2, [r7, #15]
 8001528:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	7bfa      	ldrb	r2, [r7, #15]
 800152e:	b291      	uxth	r1, r2
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	015b      	lsls	r3, r3, #5
 8001534:	4413      	add	r3, r2
 8001536:	3336      	adds	r3, #54	; 0x36
 8001538:	460a      	mov	r2, r1
 800153a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	015b      	lsls	r3, r3, #5
 8001542:	4413      	add	r3, r2
 8001544:	332b      	adds	r3, #43	; 0x2b
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800154a:	7bfb      	ldrb	r3, [r7, #15]
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	015b      	lsls	r3, r3, #5
 8001550:	4413      	add	r3, r2
 8001552:	3338      	adds	r3, #56	; 0x38
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	015b      	lsls	r3, r3, #5
 800155e:	4413      	add	r3, r2
 8001560:	333c      	adds	r3, #60	; 0x3c
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	3302      	adds	r3, #2
 800156c:	015b      	lsls	r3, r3, #5
 800156e:	4413      	add	r3, r2
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	3301      	adds	r3, #1
 8001578:	73fb      	strb	r3, [r7, #15]
 800157a:	7bfa      	ldrb	r2, [r7, #15]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	d3c4      	bcc.n	800150e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	e031      	b.n	80015ee <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	015b      	lsls	r3, r3, #5
 8001590:	4413      	add	r3, r2
 8001592:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	015b      	lsls	r3, r3, #5
 80015a0:	4413      	add	r3, r2
 80015a2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015a6:	7bfa      	ldrb	r2, [r7, #15]
 80015a8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	015b      	lsls	r3, r3, #5
 80015b0:	4413      	add	r3, r2
 80015b2:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80015b6:	2200      	movs	r2, #0
 80015b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	015b      	lsls	r3, r3, #5
 80015c0:	4413      	add	r3, r2
 80015c2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	015b      	lsls	r3, r3, #5
 80015d0:	4413      	add	r3, r2
 80015d2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	330a      	adds	r3, #10
 80015e0:	015b      	lsls	r3, r3, #5
 80015e2:	4413      	add	r3, r2
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	3301      	adds	r3, #1
 80015ec:	73fb      	strb	r3, [r7, #15]
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d3c8      	bcc.n	800158a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	687e      	ldr	r6, [r7, #4]
 8001600:	466d      	mov	r5, sp
 8001602:	f106 0410 	add.w	r4, r6, #16
 8001606:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001608:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800160a:	6823      	ldr	r3, [r4, #0]
 800160c:	602b      	str	r3, [r5, #0]
 800160e:	1d33      	adds	r3, r6, #4
 8001610:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001612:	6838      	ldr	r0, [r7, #0]
 8001614:	f002 fb83 	bl	8003d1e <USB_DevInit>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d005      	beq.n	800162a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2202      	movs	r2, #2
 8001622:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e00d      	b.n	8001646 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2201      	movs	r2, #1
 8001636:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f003 fbc1 	bl	8004dc6 <USB_DevDisconnect>

  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800164e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800165c:	2b01      	cmp	r3, #1
 800165e:	d101      	bne.n	8001664 <HAL_PCD_Start+0x16>
 8001660:	2302      	movs	r3, #2
 8001662:	e016      	b.n	8001692 <HAL_PCD_Start+0x44>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800166c:	2101      	movs	r1, #1
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f005 fc27 	bl	8006ec2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f003 fb9a 	bl	8004db2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f002 fb0c 	bl	8003ca0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f003 fb97 	bl	8004dda <USB_ReadInterrupts>
 80016ac:	4603      	mov	r3, r0
 80016ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016b6:	d102      	bne.n	80016be <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 faf3 	bl	8001ca4 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f003 fb89 	bl	8004dda <USB_ReadInterrupts>
 80016c8:	4603      	mov	r3, r0
 80016ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016d2:	d112      	bne.n	80016fa <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80016dc:	b29a      	uxth	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016e6:	b292      	uxth	r2, r2
 80016e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f005 f9f6 	bl	8006ade <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80016f2:	2100      	movs	r1, #0
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 f8de 	bl	80018b6 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f003 fb6b 	bl	8004dda <USB_ReadInterrupts>
 8001704:	4603      	mov	r3, r0
 8001706:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800170a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800170e:	d10b      	bne.n	8001728 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001718:	b29a      	uxth	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001722:	b292      	uxth	r2, r2
 8001724:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f003 fb54 	bl	8004dda <USB_ReadInterrupts>
 8001732:	4603      	mov	r3, r0
 8001734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001738:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800173c:	d10b      	bne.n	8001756 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001746:	b29a      	uxth	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001750:	b292      	uxth	r2, r2
 8001752:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f003 fb3d 	bl	8004dda <USB_ReadInterrupts>
 8001760:	4603      	mov	r3, r0
 8001762:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800176a:	d126      	bne.n	80017ba <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001774:	b29a      	uxth	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0204 	bic.w	r2, r2, #4
 800177e:	b292      	uxth	r2, r2
 8001780:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800178c:	b29a      	uxth	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f022 0208 	bic.w	r2, r2, #8
 8001796:	b292      	uxth	r2, r2
 8001798:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f005 f9d7 	bl	8006b50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80017b4:	b292      	uxth	r2, r2
 80017b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f003 fb0b 	bl	8004dda <USB_ReadInterrupts>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017ce:	d13d      	bne.n	800184c <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80017d8:	b29a      	uxth	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0208 	orr.w	r2, r2, #8
 80017e2:	b292      	uxth	r2, r2
 80017e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017fa:	b292      	uxth	r2, r2
 80017fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001808:	b29a      	uxth	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f042 0204 	orr.w	r2, r2, #4
 8001812:	b292      	uxth	r2, r2
 8001814:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fadc 	bl	8004dda <USB_ReadInterrupts>
 8001822:	4603      	mov	r3, r0
 8001824:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800182c:	d10b      	bne.n	8001846 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001836:	b29a      	uxth	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001840:	b292      	uxth	r2, r2
 8001842:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f005 f968 	bl	8006b1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f003 fac2 	bl	8004dda <USB_ReadInterrupts>
 8001856:	4603      	mov	r3, r0
 8001858:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800185c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001860:	d10e      	bne.n	8001880 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800186a:	b29a      	uxth	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001874:	b292      	uxth	r2, r2
 8001876:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f005 f921 	bl	8006ac2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f003 faa8 	bl	8004dda <USB_ReadInterrupts>
 800188a:	4603      	mov	r3, r0
 800188c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001890:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001894:	d10b      	bne.n	80018ae <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800189e:	b29a      	uxth	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018a8:	b292      	uxth	r2, r2
 80018aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	460b      	mov	r3, r1
 80018c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <HAL_PCD_SetAddress+0x1a>
 80018cc:	2302      	movs	r3, #2
 80018ce:	e013      	b.n	80018f8 <HAL_PCD_SetAddress+0x42>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	78fa      	ldrb	r2, [r7, #3]
 80018dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	78fa      	ldrb	r2, [r7, #3]
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f003 fa4f 	bl	8004d8c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	4608      	mov	r0, r1
 800190a:	4611      	mov	r1, r2
 800190c:	461a      	mov	r2, r3
 800190e:	4603      	mov	r3, r0
 8001910:	70fb      	strb	r3, [r7, #3]
 8001912:	460b      	mov	r3, r1
 8001914:	803b      	strh	r3, [r7, #0]
 8001916:	4613      	mov	r3, r2
 8001918:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800191a:	2300      	movs	r3, #0
 800191c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800191e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001922:	2b00      	cmp	r3, #0
 8001924:	da0b      	bge.n	800193e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	015b      	lsls	r3, r3, #5
 800192e:	3328      	adds	r3, #40	; 0x28
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2201      	movs	r2, #1
 800193a:	705a      	strb	r2, [r3, #1]
 800193c:	e00b      	b.n	8001956 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800193e:	78fb      	ldrb	r3, [r7, #3]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	015b      	lsls	r3, r3, #5
 8001946:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2200      	movs	r2, #0
 8001954:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001956:	78fb      	ldrb	r3, [r7, #3]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	b2da      	uxtb	r2, r3
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001962:	883a      	ldrh	r2, [r7, #0]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	78ba      	ldrb	r2, [r7, #2]
 800196c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	785b      	ldrb	r3, [r3, #1]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d004      	beq.n	8001980 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	b29a      	uxth	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001980:	78bb      	ldrb	r3, [r7, #2]
 8001982:	2b02      	cmp	r3, #2
 8001984:	d102      	bne.n	800198c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2200      	movs	r2, #0
 800198a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001992:	2b01      	cmp	r3, #1
 8001994:	d101      	bne.n	800199a <HAL_PCD_EP_Open+0x9a>
 8001996:	2302      	movs	r3, #2
 8001998:	e00e      	b.n	80019b8 <HAL_PCD_EP_Open+0xb8>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	68f9      	ldr	r1, [r7, #12]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f002 f9dd 	bl	8003d68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 80019b6:	7afb      	ldrb	r3, [r7, #11]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80019cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	da0b      	bge.n	80019ec <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019d4:	78fb      	ldrb	r3, [r7, #3]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	015b      	lsls	r3, r3, #5
 80019dc:	3328      	adds	r3, #40	; 0x28
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2201      	movs	r2, #1
 80019e8:	705a      	strb	r2, [r3, #1]
 80019ea:	e00b      	b.n	8001a04 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80019ec:	78fb      	ldrb	r3, [r7, #3]
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	015b      	lsls	r3, r3, #5
 80019f4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	4413      	add	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2200      	movs	r2, #0
 8001a02:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001a04:	78fb      	ldrb	r3, [r7, #3]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d101      	bne.n	8001a1e <HAL_PCD_EP_Close+0x5e>
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	e00e      	b.n	8001a3c <HAL_PCD_EP_Close+0x7c>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68f9      	ldr	r1, [r7, #12]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f002 fc89 	bl	8004344 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3710      	adds	r7, #16
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	607a      	str	r2, [r7, #4]
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	460b      	mov	r3, r1
 8001a52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a54:	7afb      	ldrb	r3, [r7, #11]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	015b      	lsls	r3, r3, #5
 8001a5c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	4413      	add	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	683a      	ldr	r2, [r7, #0]
 8001a70:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2200      	movs	r2, #0
 8001a76:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a7e:	7afb      	ldrb	r3, [r7, #11]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001a8a:	7afb      	ldrb	r3, [r7, #11]
 8001a8c:	f003 0307 	and.w	r3, r3, #7
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d106      	bne.n	8001aa2 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6979      	ldr	r1, [r7, #20]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f002 fde8 	bl	8004670 <USB_EPStartXfer>
 8001aa0:	e005      	b.n	8001aae <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6979      	ldr	r1, [r7, #20]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f002 fde1 	bl	8004670 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ac4:	78fb      	ldrb	r3, [r7, #3]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	330a      	adds	r3, #10
 8001ace:	015b      	lsls	r3, r3, #5
 8001ad0:	4413      	add	r3, r2
 8001ad2:	3304      	adds	r3, #4
 8001ad4:	681b      	ldr	r3, [r3, #0]
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr

08001ae0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	460b      	mov	r3, r1
 8001aee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001af0:	7afb      	ldrb	r3, [r7, #11]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	015b      	lsls	r3, r3, #5
 8001af8:	3328      	adds	r3, #40	; 0x28
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	4413      	add	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2201      	movs	r2, #1
 8001b16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b18:	7afb      	ldrb	r3, [r7, #11]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001b24:	7afb      	ldrb	r3, [r7, #11]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d106      	bne.n	8001b3c <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6979      	ldr	r1, [r7, #20]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f002 fd9b 	bl	8004670 <USB_EPStartXfer>
 8001b3a:	e005      	b.n	8001b48 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6979      	ldr	r1, [r7, #20]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f002 fd94 	bl	8004670 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b084      	sub	sp, #16
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b5e:	78fb      	ldrb	r3, [r7, #3]
 8001b60:	f003 0207 	and.w	r2, r3, #7
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d901      	bls.n	8001b70 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e046      	b.n	8001bfe <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	da0b      	bge.n	8001b90 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b78:	78fb      	ldrb	r3, [r7, #3]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	015b      	lsls	r3, r3, #5
 8001b80:	3328      	adds	r3, #40	; 0x28
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	705a      	strb	r2, [r3, #1]
 8001b8e:	e009      	b.n	8001ba4 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b90:	78fb      	ldrb	r3, [r7, #3]
 8001b92:	015b      	lsls	r3, r3, #5
 8001b94:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001baa:	78fb      	ldrb	r3, [r7, #3]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d101      	bne.n	8001bc4 <HAL_PCD_EP_SetStall+0x72>
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	e01c      	b.n	8001bfe <HAL_PCD_EP_SetStall+0xac>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68f9      	ldr	r1, [r7, #12]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f003 f804 	bl	8004be0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d108      	bne.n	8001bf4 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001bec:	4619      	mov	r1, r3
 8001bee:	4610      	mov	r0, r2
 8001bf0:	f003 f902 	bl	8004df8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b084      	sub	sp, #16
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001c12:	78fb      	ldrb	r3, [r7, #3]
 8001c14:	f003 020f 	and.w	r2, r3, #15
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d901      	bls.n	8001c24 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e03a      	b.n	8001c9a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	da0b      	bge.n	8001c44 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c2c:	78fb      	ldrb	r3, [r7, #3]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	015b      	lsls	r3, r3, #5
 8001c34:	3328      	adds	r3, #40	; 0x28
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	705a      	strb	r2, [r3, #1]
 8001c42:	e00b      	b.n	8001c5c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c44:	78fb      	ldrb	r3, [r7, #3]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	015b      	lsls	r3, r3, #5
 8001c4c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	4413      	add	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c62:	78fb      	ldrb	r3, [r7, #3]
 8001c64:	f003 0307 	and.w	r3, r3, #7
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d101      	bne.n	8001c7c <HAL_PCD_EP_ClrStall+0x76>
 8001c78:	2302      	movs	r3, #2
 8001c7a:	e00e      	b.n	8001c9a <HAL_PCD_EP_ClrStall+0x94>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68f9      	ldr	r1, [r7, #12]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f002 ffea 	bl	8004c64 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001ca4:	b590      	push	{r4, r7, lr}
 8001ca6:	b089      	sub	sp, #36	; 0x24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001cac:	e282      	b.n	80021b4 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001cb6:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001cb8:	8afb      	ldrh	r3, [r7, #22]
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	f003 030f 	and.w	r3, r3, #15
 8001cc0:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001cc2:	7d7b      	ldrb	r3, [r7, #21]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f040 8142 	bne.w	8001f4e <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001cca:	8afb      	ldrh	r3, [r7, #22]
 8001ccc:	f003 0310 	and.w	r3, r3, #16
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d151      	bne.n	8001d78 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001ce0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ce4:	b29c      	uxth	r4, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001cee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	3328      	adds	r3, #40	; 0x28
 8001cfa:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4413      	add	r3, r2
 8001d10:	3302      	adds	r3, #2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6812      	ldr	r2, [r2, #0]
 8001d18:	4413      	add	r3, r2
 8001d1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	695a      	ldr	r2, [r3, #20]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	441a      	add	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001d36:	2100      	movs	r1, #0
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f004 feab 	bl	8006a94 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 8234 	beq.w	80021b4 <PCD_EP_ISR_Handler+0x510>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f040 822f 	bne.w	80021b4 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	b292      	uxth	r2, r2
 8001d6a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001d76:	e21d      	b.n	80021b4 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d7e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001d88:	8a7b      	ldrh	r3, [r7, #18]
 8001d8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d033      	beq.n	8001dfa <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	4413      	add	r3, r2
 8001da6:	3306      	adds	r3, #6
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	4413      	add	r3, r2
 8001db0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6818      	ldr	r0, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	f003 f860 	bl	8004e96 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001de2:	4013      	ands	r3, r2
 8001de4:	b29c      	uxth	r4, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001dee:	b292      	uxth	r2, r2
 8001df0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f004 fe24 	bl	8006a40 <HAL_PCD_SetupStageCallback>
 8001df8:	e1dc      	b.n	80021b4 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001dfa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f280 81d8 	bge.w	80021b4 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e10:	4013      	ands	r3, r2
 8001e12:	b29c      	uxth	r4, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001e1c:	b292      	uxth	r2, r2
 8001e1e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	4413      	add	r3, r2
 8001e34:	3306      	adds	r3, #6
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	6812      	ldr	r2, [r2, #0]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d019      	beq.n	8001e88 <PCD_EP_ISR_Handler+0x1e4>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d015      	beq.n	8001e88 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6818      	ldr	r0, [r3, #0]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6959      	ldr	r1, [r3, #20]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	f003 f812 	bl	8004e96 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	695a      	ldr	r2, [r3, #20]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	441a      	add	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001e80:	2100      	movs	r1, #0
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f004 fdee 	bl	8006a64 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	461c      	mov	r4, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	441c      	add	r4, r3
 8001e9a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8001e9e:	461c      	mov	r4, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10e      	bne.n	8001ec6 <PCD_EP_ISR_Handler+0x222>
 8001ea8:	8823      	ldrh	r3, [r4, #0]
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	8023      	strh	r3, [r4, #0]
 8001eb4:	8823      	ldrh	r3, [r4, #0]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ebc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	8023      	strh	r3, [r4, #0]
 8001ec4:	e02d      	b.n	8001f22 <PCD_EP_ISR_Handler+0x27e>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	2b3e      	cmp	r3, #62	; 0x3e
 8001ecc:	d812      	bhi.n	8001ef4 <PCD_EP_ISR_Handler+0x250>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	085b      	lsrs	r3, r3, #1
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d002      	beq.n	8001ee8 <PCD_EP_ISR_Handler+0x244>
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	61bb      	str	r3, [r7, #24]
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	029b      	lsls	r3, r3, #10
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	8023      	strh	r3, [r4, #0]
 8001ef2:	e016      	b.n	8001f22 <PCD_EP_ISR_Handler+0x27e>
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	095b      	lsrs	r3, r3, #5
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	f003 031f 	and.w	r3, r3, #31
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <PCD_EP_ISR_Handler+0x26a>
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	61bb      	str	r3, [r7, #24]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	029b      	lsls	r3, r3, #10
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	881b      	ldrh	r3, [r3, #0]
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f32:	b29c      	uxth	r4, r3
 8001f34:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8001f38:	b29c      	uxth	r4, r3
 8001f3a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8001f3e:	b29c      	uxth	r4, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4ba2      	ldr	r3, [pc, #648]	; (80021d0 <PCD_EP_ISR_Handler+0x52c>)
 8001f46:	4323      	orrs	r3, r4
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	8013      	strh	r3, [r2, #0]
 8001f4c:	e132      	b.n	80021b4 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	461a      	mov	r2, r3
 8001f54:	7d7b      	ldrb	r3, [r7, #21]
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	881b      	ldrh	r3, [r3, #0]
 8001f5c:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001f5e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f280 80d1 	bge.w	800210a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	7d7b      	ldrb	r3, [r7, #21]
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	b29c      	uxth	r4, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	7d7b      	ldrb	r3, [r7, #21]
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f90:	b292      	uxth	r2, r2
 8001f92:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001f94:	7d7b      	ldrb	r3, [r7, #21]
 8001f96:	015b      	lsls	r3, r3, #5
 8001f98:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	7b1b      	ldrb	r3, [r3, #12]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d121      	bne.n	8001fee <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3306      	adds	r3, #6
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6812      	ldr	r2, [r2, #0]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fd2:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8001fd4:	8bfb      	ldrh	r3, [r7, #30]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d072      	beq.n	80020c0 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6818      	ldr	r0, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6959      	ldr	r1, [r3, #20]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	88da      	ldrh	r2, [r3, #6]
 8001fe6:	8bfb      	ldrh	r3, [r7, #30]
 8001fe8:	f002 ff55 	bl	8004e96 <USB_ReadPMA>
 8001fec:	e068      	b.n	80020c0 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	881b      	ldrh	r3, [r3, #0]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d021      	beq.n	800204c <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002010:	b29b      	uxth	r3, r3
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	4413      	add	r3, r2
 800201c:	3302      	adds	r3, #2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	4413      	add	r3, r2
 8002026:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002030:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002032:	8bfb      	ldrh	r3, [r7, #30]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d02a      	beq.n	800208e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6818      	ldr	r0, [r3, #0]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6959      	ldr	r1, [r3, #20]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	891a      	ldrh	r2, [r3, #8]
 8002044:	8bfb      	ldrh	r3, [r7, #30]
 8002046:	f002 ff26 	bl	8004e96 <USB_ReadPMA>
 800204a:	e020      	b.n	800208e <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002054:	b29b      	uxth	r3, r3
 8002056:	461a      	mov	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	4413      	add	r3, r2
 8002060:	3306      	adds	r3, #6
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6812      	ldr	r2, [r2, #0]
 8002068:	4413      	add	r3, r2
 800206a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002074:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002076:	8bfb      	ldrh	r3, [r7, #30]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d008      	beq.n	800208e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6818      	ldr	r0, [r3, #0]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6959      	ldr	r1, [r3, #20]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	895a      	ldrh	r2, [r3, #10]
 8002088:	8bfb      	ldrh	r3, [r7, #30]
 800208a:	f002 ff04 	bl	8004e96 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020a8:	b29c      	uxth	r4, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	461a      	mov	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	441a      	add	r2, r3
 80020b8:	4b46      	ldr	r3, [pc, #280]	; (80021d4 <PCD_EP_ISR_Handler+0x530>)
 80020ba:	4323      	orrs	r3, r4
 80020bc:	b29b      	uxth	r3, r3
 80020be:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	69da      	ldr	r2, [r3, #28]
 80020c4:	8bfb      	ldrh	r3, [r7, #30]
 80020c6:	441a      	add	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	695a      	ldr	r2, [r3, #20]
 80020d0:	8bfb      	ldrh	r3, [r7, #30]
 80020d2:	441a      	add	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d004      	beq.n	80020ea <PCD_EP_ISR_Handler+0x446>
 80020e0:	8bfa      	ldrh	r2, [r7, #30]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d206      	bcs.n	80020f8 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	4619      	mov	r1, r3
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f004 fcb7 	bl	8006a64 <HAL_PCD_DataOutStageCallback>
 80020f6:	e008      	b.n	800210a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	7819      	ldrb	r1, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff fc9d 	bl	8001a44 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800210a:	8a7b      	ldrh	r3, [r7, #18]
 800210c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002110:	2b00      	cmp	r3, #0
 8002112:	d04f      	beq.n	80021b4 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8002114:	7d7b      	ldrb	r3, [r7, #21]
 8002116:	015b      	lsls	r3, r3, #5
 8002118:	3328      	adds	r3, #40	; 0x28
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	4413      	add	r3, r2
 800211e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	7d7b      	ldrb	r3, [r7, #21]
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	b29b      	uxth	r3, r3
 8002130:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002138:	b29c      	uxth	r4, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	7d7b      	ldrb	r3, [r7, #21]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	441a      	add	r2, r3
 8002146:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800214a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800214e:	b29b      	uxth	r3, r3
 8002150:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800215a:	b29b      	uxth	r3, r3
 800215c:	461a      	mov	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	4413      	add	r3, r2
 8002166:	3302      	adds	r3, #2
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	4413      	add	r3, r2
 8002170:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	695a      	ldr	r2, [r3, #20]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	441a      	add	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d106      	bne.n	80021a2 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	4619      	mov	r1, r3
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f004 fc7a 	bl	8006a94 <HAL_PCD_DataInStageCallback>
 80021a0:	e008      	b.n	80021b4 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	7819      	ldrb	r1, [r3, #0]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	695a      	ldr	r2, [r3, #20]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff fc96 	bl	8001ae0 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021bc:	b29b      	uxth	r3, r3
 80021be:	b21b      	sxth	r3, r3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f6ff ad74 	blt.w	8001cae <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3724      	adds	r7, #36	; 0x24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd90      	pop	{r4, r7, pc}
 80021d0:	ffff8080 	.word	0xffff8080
 80021d4:	ffff80c0 	.word	0xffff80c0

080021d8 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 80021d8:	b480      	push	{r7}
 80021da:	b087      	sub	sp, #28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	460b      	mov	r3, r1
 80021e4:	817b      	strh	r3, [r7, #10]
 80021e6:	4613      	mov	r3, r2
 80021e8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80021ea:	897b      	ldrh	r3, [r7, #10]
 80021ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d008      	beq.n	8002208 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021f6:	897b      	ldrh	r3, [r7, #10]
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	015b      	lsls	r3, r3, #5
 80021fe:	3328      	adds	r3, #40	; 0x28
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	4413      	add	r3, r2
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	e006      	b.n	8002216 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002208:	897b      	ldrh	r3, [r7, #10]
 800220a:	015b      	lsls	r3, r3, #5
 800220c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002210:	68fa      	ldr	r2, [r7, #12]
 8002212:	4413      	add	r3, r2
 8002214:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002216:	893b      	ldrh	r3, [r7, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d107      	bne.n	800222c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2200      	movs	r2, #0
 8002220:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	b29a      	uxth	r2, r3
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	80da      	strh	r2, [r3, #6]
 800222a:	e00b      	b.n	8002244 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	2201      	movs	r2, #1
 8002230:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	b29a      	uxth	r2, r3
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	0c1b      	lsrs	r3, r3, #16
 800223e:	b29a      	uxth	r2, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	371c      	adds	r7, #28
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr

08002250 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e26c      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 8087 	beq.w	800237e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002270:	4b92      	ldr	r3, [pc, #584]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 030c 	and.w	r3, r3, #12
 8002278:	2b04      	cmp	r3, #4
 800227a:	d00c      	beq.n	8002296 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800227c:	4b8f      	ldr	r3, [pc, #572]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 030c 	and.w	r3, r3, #12
 8002284:	2b08      	cmp	r3, #8
 8002286:	d112      	bne.n	80022ae <HAL_RCC_OscConfig+0x5e>
 8002288:	4b8c      	ldr	r3, [pc, #560]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002294:	d10b      	bne.n	80022ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002296:	4b89      	ldr	r3, [pc, #548]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d06c      	beq.n	800237c <HAL_RCC_OscConfig+0x12c>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d168      	bne.n	800237c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e246      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b6:	d106      	bne.n	80022c6 <HAL_RCC_OscConfig+0x76>
 80022b8:	4b80      	ldr	r3, [pc, #512]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a7f      	ldr	r2, [pc, #508]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c2:	6013      	str	r3, [r2, #0]
 80022c4:	e02e      	b.n	8002324 <HAL_RCC_OscConfig+0xd4>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x98>
 80022ce:	4b7b      	ldr	r3, [pc, #492]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a7a      	ldr	r2, [pc, #488]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	4b78      	ldr	r3, [pc, #480]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a77      	ldr	r2, [pc, #476]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	e01d      	b.n	8002324 <HAL_RCC_OscConfig+0xd4>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0xbc>
 80022f2:	4b72      	ldr	r3, [pc, #456]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a71      	ldr	r2, [pc, #452]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80022f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	4b6f      	ldr	r3, [pc, #444]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a6e      	ldr	r2, [pc, #440]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e00b      	b.n	8002324 <HAL_RCC_OscConfig+0xd4>
 800230c:	4b6b      	ldr	r3, [pc, #428]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a6a      	ldr	r2, [pc, #424]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	4b68      	ldr	r3, [pc, #416]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a67      	ldr	r2, [pc, #412]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800231e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002322:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d013      	beq.n	8002354 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232c:	f7fe fdae 	bl	8000e8c <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002334:	f7fe fdaa 	bl	8000e8c <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b64      	cmp	r3, #100	; 0x64
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e1fa      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	4b5d      	ldr	r3, [pc, #372]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f0      	beq.n	8002334 <HAL_RCC_OscConfig+0xe4>
 8002352:	e014      	b.n	800237e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7fe fd9a 	bl	8000e8c <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7fe fd96 	bl	8000e8c <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	; 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1e6      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800236e:	4b53      	ldr	r3, [pc, #332]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x10c>
 800237a:	e000      	b.n	800237e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d063      	beq.n	8002452 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800238a:	4b4c      	ldr	r3, [pc, #304]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00b      	beq.n	80023ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002396:	4b49      	ldr	r3, [pc, #292]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	2b08      	cmp	r3, #8
 80023a0:	d11c      	bne.n	80023dc <HAL_RCC_OscConfig+0x18c>
 80023a2:	4b46      	ldr	r3, [pc, #280]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d116      	bne.n	80023dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ae:	4b43      	ldr	r3, [pc, #268]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d005      	beq.n	80023c6 <HAL_RCC_OscConfig+0x176>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d001      	beq.n	80023c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e1ba      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c6:	4b3d      	ldr	r3, [pc, #244]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4939      	ldr	r1, [pc, #228]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023da:	e03a      	b.n	8002452 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d020      	beq.n	8002426 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023e4:	4b36      	ldr	r3, [pc, #216]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ea:	f7fe fd4f 	bl	8000e8c <HAL_GetTick>
 80023ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f2:	f7fe fd4b 	bl	8000e8c <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e19b      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002404:	4b2d      	ldr	r3, [pc, #180]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0f0      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002410:	4b2a      	ldr	r3, [pc, #168]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4927      	ldr	r1, [pc, #156]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002420:	4313      	orrs	r3, r2
 8002422:	600b      	str	r3, [r1, #0]
 8002424:	e015      	b.n	8002452 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002426:	4b26      	ldr	r3, [pc, #152]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242c:	f7fe fd2e 	bl	8000e8c <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002434:	f7fe fd2a 	bl	8000e8c <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e17a      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002446:	4b1d      	ldr	r3, [pc, #116]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f0      	bne.n	8002434 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	2b00      	cmp	r3, #0
 800245c:	d03a      	beq.n	80024d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d019      	beq.n	800249a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_RCC_OscConfig+0x274>)
 8002468:	2201      	movs	r2, #1
 800246a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246c:	f7fe fd0e 	bl	8000e8c <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002474:	f7fe fd0a 	bl	8000e8c <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e15a      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002486:	4b0d      	ldr	r3, [pc, #52]	; (80024bc <HAL_RCC_OscConfig+0x26c>)
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0f0      	beq.n	8002474 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002492:	2001      	movs	r0, #1
 8002494:	f000 fada 	bl	8002a4c <RCC_Delay>
 8002498:	e01c      	b.n	80024d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800249a:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <HAL_RCC_OscConfig+0x274>)
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a0:	f7fe fcf4 	bl	8000e8c <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a6:	e00f      	b.n	80024c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a8:	f7fe fcf0 	bl	8000e8c <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d908      	bls.n	80024c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e140      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	42420000 	.word	0x42420000
 80024c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c8:	4b9e      	ldr	r3, [pc, #632]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1e9      	bne.n	80024a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0304 	and.w	r3, r3, #4
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f000 80a6 	beq.w	800262e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024e2:	2300      	movs	r3, #0
 80024e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e6:	4b97      	ldr	r3, [pc, #604]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d10d      	bne.n	800250e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f2:	4b94      	ldr	r3, [pc, #592]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	4a93      	ldr	r2, [pc, #588]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80024f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024fc:	61d3      	str	r3, [r2, #28]
 80024fe:	4b91      	ldr	r3, [pc, #580]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800250a:	2301      	movs	r3, #1
 800250c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250e:	4b8e      	ldr	r3, [pc, #568]	; (8002748 <HAL_RCC_OscConfig+0x4f8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002516:	2b00      	cmp	r3, #0
 8002518:	d118      	bne.n	800254c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800251a:	4b8b      	ldr	r3, [pc, #556]	; (8002748 <HAL_RCC_OscConfig+0x4f8>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a8a      	ldr	r2, [pc, #552]	; (8002748 <HAL_RCC_OscConfig+0x4f8>)
 8002520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002526:	f7fe fcb1 	bl	8000e8c <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252e:	f7fe fcad 	bl	8000e8c <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b64      	cmp	r3, #100	; 0x64
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e0fd      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002540:	4b81      	ldr	r3, [pc, #516]	; (8002748 <HAL_RCC_OscConfig+0x4f8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d106      	bne.n	8002562 <HAL_RCC_OscConfig+0x312>
 8002554:	4b7b      	ldr	r3, [pc, #492]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002556:	6a1b      	ldr	r3, [r3, #32]
 8002558:	4a7a      	ldr	r2, [pc, #488]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6213      	str	r3, [r2, #32]
 8002560:	e02d      	b.n	80025be <HAL_RCC_OscConfig+0x36e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10c      	bne.n	8002584 <HAL_RCC_OscConfig+0x334>
 800256a:	4b76      	ldr	r3, [pc, #472]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	4a75      	ldr	r2, [pc, #468]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002570:	f023 0301 	bic.w	r3, r3, #1
 8002574:	6213      	str	r3, [r2, #32]
 8002576:	4b73      	ldr	r3, [pc, #460]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	4a72      	ldr	r2, [pc, #456]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800257c:	f023 0304 	bic.w	r3, r3, #4
 8002580:	6213      	str	r3, [r2, #32]
 8002582:	e01c      	b.n	80025be <HAL_RCC_OscConfig+0x36e>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	2b05      	cmp	r3, #5
 800258a:	d10c      	bne.n	80025a6 <HAL_RCC_OscConfig+0x356>
 800258c:	4b6d      	ldr	r3, [pc, #436]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	4a6c      	ldr	r2, [pc, #432]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002592:	f043 0304 	orr.w	r3, r3, #4
 8002596:	6213      	str	r3, [r2, #32]
 8002598:	4b6a      	ldr	r3, [pc, #424]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	4a69      	ldr	r2, [pc, #420]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6213      	str	r3, [r2, #32]
 80025a4:	e00b      	b.n	80025be <HAL_RCC_OscConfig+0x36e>
 80025a6:	4b67      	ldr	r3, [pc, #412]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	4a66      	ldr	r2, [pc, #408]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80025ac:	f023 0301 	bic.w	r3, r3, #1
 80025b0:	6213      	str	r3, [r2, #32]
 80025b2:	4b64      	ldr	r3, [pc, #400]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	4a63      	ldr	r2, [pc, #396]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80025b8:	f023 0304 	bic.w	r3, r3, #4
 80025bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d015      	beq.n	80025f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7fe fc61 	bl	8000e8c <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025cc:	e00a      	b.n	80025e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7fe fc5d 	bl	8000e8c <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025dc:	4293      	cmp	r3, r2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e0ab      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e4:	4b57      	ldr	r3, [pc, #348]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0ee      	beq.n	80025ce <HAL_RCC_OscConfig+0x37e>
 80025f0:	e014      	b.n	800261c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f2:	f7fe fc4b 	bl	8000e8c <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f8:	e00a      	b.n	8002610 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fa:	f7fe fc47 	bl	8000e8c <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	f241 3288 	movw	r2, #5000	; 0x1388
 8002608:	4293      	cmp	r3, r2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e095      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002610:	4b4c      	ldr	r3, [pc, #304]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1ee      	bne.n	80025fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800261c:	7dfb      	ldrb	r3, [r7, #23]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d105      	bne.n	800262e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002622:	4b48      	ldr	r3, [pc, #288]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	4a47      	ldr	r2, [pc, #284]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800262c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	2b00      	cmp	r3, #0
 8002634:	f000 8081 	beq.w	800273a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002638:	4b42      	ldr	r3, [pc, #264]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 030c 	and.w	r3, r3, #12
 8002640:	2b08      	cmp	r3, #8
 8002642:	d061      	beq.n	8002708 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	2b02      	cmp	r3, #2
 800264a:	d146      	bne.n	80026da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800264c:	4b3f      	ldr	r3, [pc, #252]	; (800274c <HAL_RCC_OscConfig+0x4fc>)
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7fe fc1b 	bl	8000e8c <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800265a:	f7fe fc17 	bl	8000e8c <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e067      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800266c:	4b35      	ldr	r3, [pc, #212]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f0      	bne.n	800265a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002680:	d108      	bne.n	8002694 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002682:	4b30      	ldr	r3, [pc, #192]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	492d      	ldr	r1, [pc, #180]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002694:	4b2b      	ldr	r3, [pc, #172]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a19      	ldr	r1, [r3, #32]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a4:	430b      	orrs	r3, r1
 80026a6:	4927      	ldr	r1, [pc, #156]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026ac:	4b27      	ldr	r3, [pc, #156]	; (800274c <HAL_RCC_OscConfig+0x4fc>)
 80026ae:	2201      	movs	r2, #1
 80026b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b2:	f7fe fbeb 	bl	8000e8c <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ba:	f7fe fbe7 	bl	8000e8c <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e037      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026cc:	4b1d      	ldr	r3, [pc, #116]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x46a>
 80026d8:	e02f      	b.n	800273a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026da:	4b1c      	ldr	r3, [pc, #112]	; (800274c <HAL_RCC_OscConfig+0x4fc>)
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7fe fbd4 	bl	8000e8c <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e8:	f7fe fbd0 	bl	8000e8c <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e020      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026fa:	4b12      	ldr	r3, [pc, #72]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f0      	bne.n	80026e8 <HAL_RCC_OscConfig+0x498>
 8002706:	e018      	b.n	800273a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d101      	bne.n	8002714 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e013      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002714:	4b0b      	ldr	r3, [pc, #44]	; (8002744 <HAL_RCC_OscConfig+0x4f4>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	429a      	cmp	r2, r3
 8002726:	d106      	bne.n	8002736 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002732:	429a      	cmp	r2, r3
 8002734:	d001      	beq.n	800273a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	40007000 	.word	0x40007000
 800274c:	42420060 	.word	0x42420060

08002750 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0d0      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002764:	4b6a      	ldr	r3, [pc, #424]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d910      	bls.n	8002794 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	4b67      	ldr	r3, [pc, #412]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 0207 	bic.w	r2, r3, #7
 800277a:	4965      	ldr	r1, [pc, #404]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	4b63      	ldr	r3, [pc, #396]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0b8      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d020      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027ac:	4b59      	ldr	r3, [pc, #356]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a58      	ldr	r2, [pc, #352]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d005      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027c4:	4b53      	ldr	r3, [pc, #332]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	4a52      	ldr	r2, [pc, #328]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d0:	4b50      	ldr	r3, [pc, #320]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	494d      	ldr	r1, [pc, #308]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d040      	beq.n	8002870 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d107      	bne.n	8002806 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027f6:	4b47      	ldr	r3, [pc, #284]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d115      	bne.n	800282e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e07f      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d107      	bne.n	800281e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800280e:	4b41      	ldr	r3, [pc, #260]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d109      	bne.n	800282e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e073      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281e:	4b3d      	ldr	r3, [pc, #244]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e06b      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800282e:	4b39      	ldr	r3, [pc, #228]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f023 0203 	bic.w	r2, r3, #3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	4936      	ldr	r1, [pc, #216]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002840:	f7fe fb24 	bl	8000e8c <HAL_GetTick>
 8002844:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002846:	e00a      	b.n	800285e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002848:	f7fe fb20 	bl	8000e8c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	; 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d901      	bls.n	800285e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e053      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285e:	4b2d      	ldr	r3, [pc, #180]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 020c 	and.w	r2, r3, #12
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	429a      	cmp	r2, r3
 800286e:	d1eb      	bne.n	8002848 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002870:	4b27      	ldr	r3, [pc, #156]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	d210      	bcs.n	80028a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287e:	4b24      	ldr	r3, [pc, #144]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 0207 	bic.w	r2, r3, #7
 8002886:	4922      	ldr	r1, [pc, #136]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	4313      	orrs	r3, r2
 800288c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800288e:	4b20      	ldr	r3, [pc, #128]	; (8002910 <HAL_RCC_ClockConfig+0x1c0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e032      	b.n	8002906 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d008      	beq.n	80028be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ac:	4b19      	ldr	r3, [pc, #100]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4916      	ldr	r1, [pc, #88]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d009      	beq.n	80028de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028ca:	4b12      	ldr	r3, [pc, #72]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	490e      	ldr	r1, [pc, #56]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028de:	f000 f821 	bl	8002924 <HAL_RCC_GetSysClockFreq>
 80028e2:	4601      	mov	r1, r0
 80028e4:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	091b      	lsrs	r3, r3, #4
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	4a0a      	ldr	r2, [pc, #40]	; (8002918 <HAL_RCC_ClockConfig+0x1c8>)
 80028f0:	5cd3      	ldrb	r3, [r2, r3]
 80028f2:	fa21 f303 	lsr.w	r3, r1, r3
 80028f6:	4a09      	ldr	r2, [pc, #36]	; (800291c <HAL_RCC_ClockConfig+0x1cc>)
 80028f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028fa:	4b09      	ldr	r3, [pc, #36]	; (8002920 <HAL_RCC_ClockConfig+0x1d0>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fe fa82 	bl	8000e08 <HAL_InitTick>

  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40022000 	.word	0x40022000
 8002914:	40021000 	.word	0x40021000
 8002918:	080079e4 	.word	0x080079e4
 800291c:	20000004 	.word	0x20000004
 8002920:	20000008 	.word	0x20000008

08002924 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002924:	b490      	push	{r4, r7}
 8002926:	b08a      	sub	sp, #40	; 0x28
 8002928:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800292a:	4b2a      	ldr	r3, [pc, #168]	; (80029d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800292c:	1d3c      	adds	r4, r7, #4
 800292e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002930:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002934:	4b28      	ldr	r3, [pc, #160]	; (80029d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002936:	881b      	ldrh	r3, [r3, #0]
 8002938:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
 800293e:	2300      	movs	r3, #0
 8002940:	61bb      	str	r3, [r7, #24]
 8002942:	2300      	movs	r3, #0
 8002944:	627b      	str	r3, [r7, #36]	; 0x24
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800294a:	2300      	movs	r3, #0
 800294c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800294e:	4b23      	ldr	r3, [pc, #140]	; (80029dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b04      	cmp	r3, #4
 800295c:	d002      	beq.n	8002964 <HAL_RCC_GetSysClockFreq+0x40>
 800295e:	2b08      	cmp	r3, #8
 8002960:	d003      	beq.n	800296a <HAL_RCC_GetSysClockFreq+0x46>
 8002962:	e02d      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002964:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002966:	623b      	str	r3, [r7, #32]
      break;
 8002968:	e02d      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	0c9b      	lsrs	r3, r3, #18
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002976:	4413      	add	r3, r2
 8002978:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800297c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d013      	beq.n	80029b0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002988:	4b14      	ldr	r3, [pc, #80]	; (80029dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	0c5b      	lsrs	r3, r3, #17
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002996:	4413      	add	r3, r2
 8002998:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800299c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	4a0f      	ldr	r2, [pc, #60]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80029a2:	fb02 f203 	mul.w	r2, r2, r3
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
 80029ae:	e004      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	4a0c      	ldr	r2, [pc, #48]	; (80029e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80029b4:	fb02 f303 	mul.w	r3, r2, r3
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80029ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029bc:	623b      	str	r3, [r7, #32]
      break;
 80029be:	e002      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029c0:	4b07      	ldr	r3, [pc, #28]	; (80029e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80029c2:	623b      	str	r3, [r7, #32]
      break;
 80029c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029c6:	6a3b      	ldr	r3, [r7, #32]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3728      	adds	r7, #40	; 0x28
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc90      	pop	{r4, r7}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	08007988 	.word	0x08007988
 80029d8:	08007998 	.word	0x08007998
 80029dc:	40021000 	.word	0x40021000
 80029e0:	007a1200 	.word	0x007a1200
 80029e4:	003d0900 	.word	0x003d0900

080029e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029ec:	4b02      	ldr	r3, [pc, #8]	; (80029f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80029ee:	681b      	ldr	r3, [r3, #0]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr
 80029f8:	20000004 	.word	0x20000004

080029fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a00:	f7ff fff2 	bl	80029e8 <HAL_RCC_GetHCLKFreq>
 8002a04:	4601      	mov	r1, r0
 8002a06:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	0a1b      	lsrs	r3, r3, #8
 8002a0c:	f003 0307 	and.w	r3, r3, #7
 8002a10:	4a03      	ldr	r2, [pc, #12]	; (8002a20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a12:	5cd3      	ldrb	r3, [r2, r3]
 8002a14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	080079f4 	.word	0x080079f4

08002a24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a28:	f7ff ffde 	bl	80029e8 <HAL_RCC_GetHCLKFreq>
 8002a2c:	4601      	mov	r1, r0
 8002a2e:	4b05      	ldr	r3, [pc, #20]	; (8002a44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	0adb      	lsrs	r3, r3, #11
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	4a03      	ldr	r2, [pc, #12]	; (8002a48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a3a:	5cd3      	ldrb	r3, [r2, r3]
 8002a3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40021000 	.word	0x40021000
 8002a48:	080079f4 	.word	0x080079f4

08002a4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a54:	4b0a      	ldr	r3, [pc, #40]	; (8002a80 <RCC_Delay+0x34>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a0a      	ldr	r2, [pc, #40]	; (8002a84 <RCC_Delay+0x38>)
 8002a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5e:	0a5b      	lsrs	r3, r3, #9
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	fb02 f303 	mul.w	r3, r2, r3
 8002a66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a68:	bf00      	nop
  }
  while (Delay --);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	1e5a      	subs	r2, r3, #1
 8002a6e:	60fa      	str	r2, [r7, #12]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f9      	bne.n	8002a68 <RCC_Delay+0x1c>
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	20000004 	.word	0x20000004
 8002a84:	10624dd3 	.word	0x10624dd3

08002a88 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d07d      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa8:	4b4f      	ldr	r3, [pc, #316]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10d      	bne.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab4:	4b4c      	ldr	r3, [pc, #304]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ab6:	69db      	ldr	r3, [r3, #28]
 8002ab8:	4a4b      	ldr	r2, [pc, #300]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abe:	61d3      	str	r3, [r2, #28]
 8002ac0:	4b49      	ldr	r3, [pc, #292]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002acc:	2301      	movs	r3, #1
 8002ace:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad0:	4b46      	ldr	r3, [pc, #280]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d118      	bne.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002adc:	4b43      	ldr	r3, [pc, #268]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a42      	ldr	r2, [pc, #264]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae8:	f7fe f9d0 	bl	8000e8c <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aee:	e008      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af0:	f7fe f9cc 	bl	8000e8c <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	; 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e06d      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b02:	4b3a      	ldr	r3, [pc, #232]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b0e:	4b36      	ldr	r3, [pc, #216]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b16:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d02e      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d027      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b2c:	4b2e      	ldr	r3, [pc, #184]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b36:	4b2e      	ldr	r3, [pc, #184]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b38:	2201      	movs	r2, #1
 8002b3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b3c:	4b2c      	ldr	r3, [pc, #176]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b42:	4a29      	ldr	r2, [pc, #164]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d014      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b52:	f7fe f99b 	bl	8000e8c <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b58:	e00a      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5a:	f7fe f997 	bl	8000e8c <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e036      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b70:	4b1d      	ldr	r3, [pc, #116]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0ee      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	4917      	ldr	r1, [pc, #92]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b8e:	7dfb      	ldrb	r3, [r7, #23]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b94:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	4a13      	ldr	r2, [pc, #76]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d008      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bac:	4b0e      	ldr	r3, [pc, #56]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	490b      	ldr	r1, [pc, #44]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0310 	and.w	r3, r3, #16
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d008      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002bca:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	4904      	ldr	r1, [pc, #16]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3718      	adds	r7, #24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40007000 	.word	0x40007000
 8002bf0:	42420440 	.word	0x42420440

08002bf4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e01d      	b.n	8002c42 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d106      	bne.n	8002c20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7fd ff28 	bl	8000a70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3304      	adds	r3, #4
 8002c30:	4619      	mov	r1, r3
 8002c32:	4610      	mov	r0, r2
 8002c34:	f000 f902 	bl	8002e3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
	...

08002c4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	6839      	ldr	r1, [r7, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 fad6 	bl	8003210 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a10      	ldr	r2, [pc, #64]	; (8002cac <HAL_TIM_PWM_Start+0x60>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d107      	bne.n	8002c7e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2b06      	cmp	r3, #6
 8002c8e:	d007      	beq.n	8002ca0 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0201 	orr.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40012c00 	.word	0x40012c00

08002cb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d101      	bne.n	8002cca <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	e0b4      	b.n	8002e34 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2b0c      	cmp	r3, #12
 8002cde:	f200 809f 	bhi.w	8002e20 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002ce2:	a201      	add	r2, pc, #4	; (adr r2, 8002ce8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce8:	08002d1d 	.word	0x08002d1d
 8002cec:	08002e21 	.word	0x08002e21
 8002cf0:	08002e21 	.word	0x08002e21
 8002cf4:	08002e21 	.word	0x08002e21
 8002cf8:	08002d5d 	.word	0x08002d5d
 8002cfc:	08002e21 	.word	0x08002e21
 8002d00:	08002e21 	.word	0x08002e21
 8002d04:	08002e21 	.word	0x08002e21
 8002d08:	08002d9f 	.word	0x08002d9f
 8002d0c:	08002e21 	.word	0x08002e21
 8002d10:	08002e21 	.word	0x08002e21
 8002d14:	08002e21 	.word	0x08002e21
 8002d18:	08002ddf 	.word	0x08002ddf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68b9      	ldr	r1, [r7, #8]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 f8ec 	bl	8002f00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699a      	ldr	r2, [r3, #24]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0208 	orr.w	r2, r2, #8
 8002d36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0204 	bic.w	r2, r2, #4
 8002d46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6999      	ldr	r1, [r3, #24]
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	691a      	ldr	r2, [r3, #16]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	619a      	str	r2, [r3, #24]
      break;
 8002d5a:	e062      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68b9      	ldr	r1, [r7, #8]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 f932 	bl	8002fcc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	699a      	ldr	r2, [r3, #24]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6999      	ldr	r1, [r3, #24]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	021a      	lsls	r2, r3, #8
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	619a      	str	r2, [r3, #24]
      break;
 8002d9c:	e041      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68b9      	ldr	r1, [r7, #8]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f000 f97b 	bl	80030a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	69da      	ldr	r2, [r3, #28]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f042 0208 	orr.w	r2, r2, #8
 8002db8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	69da      	ldr	r2, [r3, #28]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0204 	bic.w	r2, r2, #4
 8002dc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	69d9      	ldr	r1, [r3, #28]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	691a      	ldr	r2, [r3, #16]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	61da      	str	r2, [r3, #28]
      break;
 8002ddc:	e021      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68b9      	ldr	r1, [r7, #8]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f000 f9c5 	bl	8003174 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	69da      	ldr	r2, [r3, #28]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002df8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	69da      	ldr	r2, [r3, #28]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	69d9      	ldr	r1, [r3, #28]
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	021a      	lsls	r2, r3, #8
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	61da      	str	r2, [r3, #28]
      break;
 8002e1e:	e000      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002e20:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a29      	ldr	r2, [pc, #164]	; (8002ef4 <TIM_Base_SetConfig+0xb8>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d00b      	beq.n	8002e6c <TIM_Base_SetConfig+0x30>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e5a:	d007      	beq.n	8002e6c <TIM_Base_SetConfig+0x30>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a26      	ldr	r2, [pc, #152]	; (8002ef8 <TIM_Base_SetConfig+0xbc>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d003      	beq.n	8002e6c <TIM_Base_SetConfig+0x30>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a25      	ldr	r2, [pc, #148]	; (8002efc <TIM_Base_SetConfig+0xc0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d108      	bne.n	8002e7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a1c      	ldr	r2, [pc, #112]	; (8002ef4 <TIM_Base_SetConfig+0xb8>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00b      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e8c:	d007      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a19      	ldr	r2, [pc, #100]	; (8002ef8 <TIM_Base_SetConfig+0xbc>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d003      	beq.n	8002e9e <TIM_Base_SetConfig+0x62>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a18      	ldr	r2, [pc, #96]	; (8002efc <TIM_Base_SetConfig+0xc0>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d108      	bne.n	8002eb0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a07      	ldr	r2, [pc, #28]	; (8002ef4 <TIM_Base_SetConfig+0xb8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d103      	bne.n	8002ee4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	615a      	str	r2, [r3, #20]
}
 8002eea:	bf00      	nop
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bc80      	pop	{r7}
 8002ef2:	4770      	bx	lr
 8002ef4:	40012c00 	.word	0x40012c00
 8002ef8:	40000400 	.word	0x40000400
 8002efc:	40000800 	.word	0x40000800

08002f00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b087      	sub	sp, #28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	f023 0201 	bic.w	r2, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f023 0303 	bic.w	r3, r3, #3
 8002f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f023 0302 	bic.w	r3, r3, #2
 8002f48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a1c      	ldr	r2, [pc, #112]	; (8002fc8 <TIM_OC1_SetConfig+0xc8>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d10c      	bne.n	8002f76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	f023 0308 	bic.w	r3, r3, #8
 8002f62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	697a      	ldr	r2, [r7, #20]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	f023 0304 	bic.w	r3, r3, #4
 8002f74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a13      	ldr	r2, [pc, #76]	; (8002fc8 <TIM_OC1_SetConfig+0xc8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d111      	bne.n	8002fa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	621a      	str	r2, [r3, #32]
}
 8002fbc:	bf00      	nop
 8002fbe:	371c      	adds	r7, #28
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	40012c00 	.word	0x40012c00

08002fcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b087      	sub	sp, #28
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	f023 0210 	bic.w	r2, r3, #16
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003002:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	021b      	lsls	r3, r3, #8
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	4313      	orrs	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	f023 0320 	bic.w	r3, r3, #32
 8003016:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	011b      	lsls	r3, r3, #4
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	4313      	orrs	r3, r2
 8003022:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a1d      	ldr	r2, [pc, #116]	; (800309c <TIM_OC2_SetConfig+0xd0>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d10d      	bne.n	8003048 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	4313      	orrs	r3, r2
 800303e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003046:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a14      	ldr	r2, [pc, #80]	; (800309c <TIM_OC2_SetConfig+0xd0>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d113      	bne.n	8003078 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003056:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800305e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	621a      	str	r2, [r3, #32]
}
 8003092:	bf00      	nop
 8003094:	371c      	adds	r7, #28
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr
 800309c:	40012c00 	.word	0x40012c00

080030a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b087      	sub	sp, #28
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f023 0303 	bic.w	r3, r3, #3
 80030d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	4313      	orrs	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	021b      	lsls	r3, r3, #8
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a1d      	ldr	r2, [pc, #116]	; (8003170 <TIM_OC3_SetConfig+0xd0>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d10d      	bne.n	800311a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003104:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	021b      	lsls	r3, r3, #8
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	4313      	orrs	r3, r2
 8003110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a14      	ldr	r2, [pc, #80]	; (8003170 <TIM_OC3_SetConfig+0xd0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d113      	bne.n	800314a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4313      	orrs	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	621a      	str	r2, [r3, #32]
}
 8003164:	bf00      	nop
 8003166:	371c      	adds	r7, #28
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40012c00 	.word	0x40012c00

08003174 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003174:	b480      	push	{r7}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	021b      	lsls	r3, r3, #8
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	031b      	lsls	r3, r3, #12
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0f      	ldr	r2, [pc, #60]	; (800320c <TIM_OC4_SetConfig+0x98>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d109      	bne.n	80031e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	019b      	lsls	r3, r3, #6
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	621a      	str	r2, [r3, #32]
}
 8003202:	bf00      	nop
 8003204:	371c      	adds	r7, #28
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr
 800320c:	40012c00 	.word	0x40012c00

08003210 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f003 031f 	and.w	r3, r3, #31
 8003222:	2201      	movs	r2, #1
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6a1a      	ldr	r2, [r3, #32]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	43db      	mvns	r3, r3
 8003232:	401a      	ands	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a1a      	ldr	r2, [r3, #32]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f003 031f 	and.w	r3, r3, #31
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	431a      	orrs	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	621a      	str	r2, [r3, #32]
}
 800324e:	bf00      	nop
 8003250:	371c      	adds	r7, #28
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800326c:	2302      	movs	r3, #2
 800326e:	e032      	b.n	80032d6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2202      	movs	r2, #2
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003296:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032a8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr

080032e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e03f      	b.n	8003372 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7fd fc52 	bl	8000bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2224      	movs	r2, #36	; 0x24
 8003310:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68da      	ldr	r2, [r3, #12]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003322:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fbd1 	bl	8003acc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	691a      	ldr	r2, [r3, #16]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003338:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695a      	ldr	r2, [r3, #20]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003348:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003358:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b088      	sub	sp, #32
 800337e:	af02      	add	r7, sp, #8
 8003380:	60f8      	str	r0, [r7, #12]
 8003382:	60b9      	str	r1, [r7, #8]
 8003384:	603b      	str	r3, [r7, #0]
 8003386:	4613      	mov	r3, r2
 8003388:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b20      	cmp	r3, #32
 8003398:	f040 8083 	bne.w	80034a2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_UART_Transmit+0x2e>
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e07b      	b.n	80034a4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d101      	bne.n	80033ba <HAL_UART_Transmit+0x40>
 80033b6:	2302      	movs	r3, #2
 80033b8:	e074      	b.n	80034a4 <HAL_UART_Transmit+0x12a>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2221      	movs	r2, #33	; 0x21
 80033cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80033d0:	f7fd fd5c 	bl	8000e8c <HAL_GetTick>
 80033d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	88fa      	ldrh	r2, [r7, #6]
 80033da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	88fa      	ldrh	r2, [r7, #6]
 80033e0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033e2:	e042      	b.n	800346a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033fa:	d122      	bne.n	8003442 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	2200      	movs	r2, #0
 8003404:	2180      	movs	r1, #128	; 0x80
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f9f6 	bl	80037f8 <UART_WaitOnFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e046      	b.n	80034a4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	881b      	ldrh	r3, [r3, #0]
 800341e:	461a      	mov	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003428:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d103      	bne.n	800343a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	3302      	adds	r3, #2
 8003436:	60bb      	str	r3, [r7, #8]
 8003438:	e017      	b.n	800346a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	3301      	adds	r3, #1
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	e013      	b.n	800346a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	2200      	movs	r2, #0
 800344a:	2180      	movs	r1, #128	; 0x80
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 f9d3 	bl	80037f8 <UART_WaitOnFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e023      	b.n	80034a4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	1c5a      	adds	r2, r3, #1
 8003460:	60ba      	str	r2, [r7, #8]
 8003462:	781a      	ldrb	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1b7      	bne.n	80033e4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2200      	movs	r2, #0
 800347c:	2140      	movs	r1, #64	; 0x40
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f000 f9ba 	bl	80037f8 <UART_WaitOnFlagUntilTimeout>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e00a      	b.n	80034a4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	e000      	b.n	80034a4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80034a2:	2302      	movs	r3, #2
  }
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	4613      	mov	r3, r2
 80034b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b20      	cmp	r3, #32
 80034c4:	d130      	bne.n	8003528 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <HAL_UART_Transmit_IT+0x26>
 80034cc:	88fb      	ldrh	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e029      	b.n	800352a <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d101      	bne.n	80034e4 <HAL_UART_Transmit_IT+0x38>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e022      	b.n	800352a <HAL_UART_Transmit_IT+0x7e>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	88fa      	ldrh	r2, [r7, #6]
 80034f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	88fa      	ldrh	r2, [r7, #6]
 80034fc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2221      	movs	r2, #33	; 0x21
 8003508:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003522:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	e000      	b.n	800352a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003528:	2302      	movs	r3, #2
  }
}
 800352a:	4618      	mov	r0, r3
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	4613      	mov	r3, r2
 8003540:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b20      	cmp	r3, #32
 800354c:	d140      	bne.n	80035d0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d002      	beq.n	800355a <HAL_UART_Receive_IT+0x26>
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e039      	b.n	80035d2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003564:	2b01      	cmp	r3, #1
 8003566:	d101      	bne.n	800356c <HAL_UART_Receive_IT+0x38>
 8003568:	2302      	movs	r3, #2
 800356a:	e032      	b.n	80035d2 <HAL_UART_Receive_IT+0x9e>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	88fa      	ldrh	r2, [r7, #6]
 800357e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	88fa      	ldrh	r2, [r7, #6]
 8003584:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2222      	movs	r2, #34	; 0x22
 8003590:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035aa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695a      	ldr	r2, [r3, #20]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f042 0201 	orr.w	r2, r2, #1
 80035ba:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68da      	ldr	r2, [r3, #12]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0220 	orr.w	r2, r2, #32
 80035ca:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e000      	b.n	80035d2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80035d0:	2302      	movs	r3, #2
  }
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b088      	sub	sp, #32
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003600:	2300      	movs	r3, #0
 8003602:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 030f 	and.w	r3, r3, #15
 800360a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10d      	bne.n	800362e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	f003 0320 	and.w	r3, r3, #32
 8003618:	2b00      	cmp	r3, #0
 800361a:	d008      	beq.n	800362e <HAL_UART_IRQHandler+0x52>
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f003 0320 	and.w	r3, r3, #32
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f9ce 	bl	80039c8 <UART_Receive_IT>
      return;
 800362c:	e0cc      	b.n	80037c8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80ab 	beq.w	800378c <HAL_UART_IRQHandler+0x1b0>
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_UART_IRQHandler+0x70>
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80a0 	beq.w	800378c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <HAL_UART_IRQHandler+0x90>
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <HAL_UART_IRQHandler+0xb0>
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003684:	f043 0202 	orr.w	r2, r3, #2
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <HAL_UART_IRQHandler+0xd0>
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a4:	f043 0204 	orr.w	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <HAL_UART_IRQHandler+0xf0>
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c4:	f043 0208 	orr.w	r2, r3, #8
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d078      	beq.n	80037c6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f003 0320 	and.w	r3, r3, #32
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d007      	beq.n	80036ee <HAL_UART_IRQHandler+0x112>
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	f003 0320 	and.w	r3, r3, #32
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 f96d 	bl	80039c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf14      	ite	ne
 80036fc:	2301      	movne	r3, #1
 80036fe:	2300      	moveq	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003708:	f003 0308 	and.w	r3, r3, #8
 800370c:	2b00      	cmp	r3, #0
 800370e:	d102      	bne.n	8003716 <HAL_UART_IRQHandler+0x13a>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d031      	beq.n	800377a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f8b8 	bl	800388c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003726:	2b00      	cmp	r3, #0
 8003728:	d023      	beq.n	8003772 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	695a      	ldr	r2, [r3, #20]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003738:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373e:	2b00      	cmp	r3, #0
 8003740:	d013      	beq.n	800376a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003746:	4a22      	ldr	r2, [pc, #136]	; (80037d0 <HAL_UART_IRQHandler+0x1f4>)
 8003748:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800374e:	4618      	mov	r0, r3
 8003750:	f7fd fcb4 	bl	80010bc <HAL_DMA_Abort_IT>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d016      	beq.n	8003788 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003764:	4610      	mov	r0, r2
 8003766:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003768:	e00e      	b.n	8003788 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f83b 	bl	80037e6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003770:	e00a      	b.n	8003788 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f837 	bl	80037e6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003778:	e006      	b.n	8003788 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f833 	bl	80037e6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003786:	e01e      	b.n	80037c6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003788:	bf00      	nop
    return;
 800378a:	e01c      	b.n	80037c6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003792:	2b00      	cmp	r3, #0
 8003794:	d008      	beq.n	80037a8 <HAL_UART_IRQHandler+0x1cc>
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 f8a4 	bl	80038ee <UART_Transmit_IT>
    return;
 80037a6:	e00f      	b.n	80037c8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_UART_IRQHandler+0x1ec>
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d005      	beq.n	80037c8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f8eb 	bl	8003998 <UART_EndTransmit_IT>
    return;
 80037c2:	bf00      	nop
 80037c4:	e000      	b.n	80037c8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80037c6:	bf00      	nop
  }
}
 80037c8:	3720      	adds	r7, #32
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	080038c7 	.word	0x080038c7

080037d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr

080037e6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr

080037f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	603b      	str	r3, [r7, #0]
 8003804:	4613      	mov	r3, r2
 8003806:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003808:	e02c      	b.n	8003864 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003810:	d028      	beq.n	8003864 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d007      	beq.n	8003828 <UART_WaitOnFlagUntilTimeout+0x30>
 8003818:	f7fd fb38 	bl	8000e8c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	429a      	cmp	r2, r3
 8003826:	d21d      	bcs.n	8003864 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68da      	ldr	r2, [r3, #12]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003836:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	695a      	ldr	r2, [r3, #20]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0201 	bic.w	r2, r2, #1
 8003846:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2220      	movs	r2, #32
 800384c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e00f      	b.n	8003884 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	4013      	ands	r3, r2
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	429a      	cmp	r2, r3
 8003872:	bf0c      	ite	eq
 8003874:	2301      	moveq	r3, #1
 8003876:	2300      	movne	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	461a      	mov	r2, r3
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	429a      	cmp	r2, r3
 8003880:	d0c3      	beq.n	800380a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80038a2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695a      	ldr	r2, [r3, #20]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2220      	movs	r2, #32
 80038b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bc80      	pop	{r7}
 80038c4:	4770      	bx	lr

080038c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f7ff ff80 	bl	80037e6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038e6:	bf00      	nop
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b085      	sub	sp, #20
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b21      	cmp	r3, #33	; 0x21
 8003900:	d144      	bne.n	800398c <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800390a:	d11a      	bne.n	8003942 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	461a      	mov	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003920:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d105      	bne.n	8003936 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	1c9a      	adds	r2, r3, #2
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	621a      	str	r2, [r3, #32]
 8003934:	e00e      	b.n	8003954 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	1c5a      	adds	r2, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	621a      	str	r2, [r3, #32]
 8003940:	e008      	b.n	8003954 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	1c59      	adds	r1, r3, #1
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6211      	str	r1, [r2, #32]
 800394c:	781a      	ldrb	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003958:	b29b      	uxth	r3, r3
 800395a:	3b01      	subs	r3, #1
 800395c:	b29b      	uxth	r3, r3
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	4619      	mov	r1, r3
 8003962:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10f      	bne.n	8003988 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003976:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003986:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	e000      	b.n	800398e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
  }
}
 800398e:	4618      	mov	r0, r3
 8003990:	3714      	adds	r7, #20
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr

08003998 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff ff0b 	bl	80037d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b22      	cmp	r3, #34	; 0x22
 80039da:	d171      	bne.n	8003ac0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e4:	d123      	bne.n	8003a2e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ea:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10e      	bne.n	8003a12 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0a:	1c9a      	adds	r2, r3, #2
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28
 8003a10:	e029      	b.n	8003a66 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	629a      	str	r2, [r3, #40]	; 0x28
 8003a2c:	e01b      	b.n	8003a66 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10a      	bne.n	8003a4c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6858      	ldr	r0, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a40:	1c59      	adds	r1, r3, #1
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6291      	str	r1, [r2, #40]	; 0x28
 8003a46:	b2c2      	uxtb	r2, r0
 8003a48:	701a      	strb	r2, [r3, #0]
 8003a4a:	e00c      	b.n	8003a66 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a58:	1c58      	adds	r0, r3, #1
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	6288      	str	r0, [r1, #40]	; 0x28
 8003a5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	4619      	mov	r1, r3
 8003a74:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d120      	bne.n	8003abc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0220 	bic.w	r2, r2, #32
 8003a88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68da      	ldr	r2, [r3, #12]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695a      	ldr	r2, [r3, #20]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0201 	bic.w	r2, r2, #1
 8003aa8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2220      	movs	r2, #32
 8003aae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7fc fc3c 	bl	8000330 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	e002      	b.n	8003ac2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	e000      	b.n	8003ac2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003ac0:	2302      	movs	r3, #2
  }
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68da      	ldr	r2, [r3, #12]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003b06:	f023 030c 	bic.w	r3, r3, #12
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6812      	ldr	r2, [r2, #0]
 8003b0e:	68f9      	ldr	r1, [r7, #12]
 8003b10:	430b      	orrs	r3, r1
 8003b12:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a52      	ldr	r2, [pc, #328]	; (8003c78 <UART_SetConfig+0x1ac>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d14e      	bne.n	8003bd2 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b34:	f7fe ff76 	bl	8002a24 <HAL_RCC_GetPCLK2Freq>
 8003b38:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b3a:	68ba      	ldr	r2, [r7, #8]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4413      	add	r3, r2
 8003b42:	009a      	lsls	r2, r3, #2
 8003b44:	441a      	add	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b50:	4a4a      	ldr	r2, [pc, #296]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003b52:	fba2 2303 	umull	r2, r3, r2, r3
 8003b56:	095b      	lsrs	r3, r3, #5
 8003b58:	0119      	lsls	r1, r3, #4
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	009a      	lsls	r2, r3, #2
 8003b64:	441a      	add	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b70:	4b42      	ldr	r3, [pc, #264]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003b72:	fba3 0302 	umull	r0, r3, r3, r2
 8003b76:	095b      	lsrs	r3, r3, #5
 8003b78:	2064      	movs	r0, #100	; 0x64
 8003b7a:	fb00 f303 	mul.w	r3, r0, r3
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	3332      	adds	r3, #50	; 0x32
 8003b84:	4a3d      	ldr	r2, [pc, #244]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	095b      	lsrs	r3, r3, #5
 8003b8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b90:	4419      	add	r1, r3
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	009a      	lsls	r2, r3, #2
 8003b9c:	441a      	add	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ba8:	4b34      	ldr	r3, [pc, #208]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003baa:	fba3 0302 	umull	r0, r3, r3, r2
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	2064      	movs	r0, #100	; 0x64
 8003bb2:	fb00 f303 	mul.w	r3, r0, r3
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	3332      	adds	r3, #50	; 0x32
 8003bbc:	4a2f      	ldr	r2, [pc, #188]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	f003 020f 	and.w	r2, r3, #15
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	440a      	add	r2, r1
 8003bce:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003bd0:	e04d      	b.n	8003c6e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bd2:	f7fe ff13 	bl	80029fc <HAL_RCC_GetPCLK1Freq>
 8003bd6:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	009a      	lsls	r2, r3, #2
 8003be2:	441a      	add	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bee:	4a23      	ldr	r2, [pc, #140]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	095b      	lsrs	r3, r3, #5
 8003bf6:	0119      	lsls	r1, r3, #4
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4413      	add	r3, r2
 8003c00:	009a      	lsls	r2, r3, #2
 8003c02:	441a      	add	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c0e:	4b1b      	ldr	r3, [pc, #108]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003c10:	fba3 0302 	umull	r0, r3, r3, r2
 8003c14:	095b      	lsrs	r3, r3, #5
 8003c16:	2064      	movs	r0, #100	; 0x64
 8003c18:	fb00 f303 	mul.w	r3, r0, r3
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	3332      	adds	r3, #50	; 0x32
 8003c22:	4a16      	ldr	r2, [pc, #88]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003c24:	fba2 2303 	umull	r2, r3, r2, r3
 8003c28:	095b      	lsrs	r3, r3, #5
 8003c2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c2e:	4419      	add	r1, r3
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	009a      	lsls	r2, r3, #2
 8003c3a:	441a      	add	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c46:	4b0d      	ldr	r3, [pc, #52]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003c48:	fba3 0302 	umull	r0, r3, r3, r2
 8003c4c:	095b      	lsrs	r3, r3, #5
 8003c4e:	2064      	movs	r0, #100	; 0x64
 8003c50:	fb00 f303 	mul.w	r3, r0, r3
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	3332      	adds	r3, #50	; 0x32
 8003c5a:	4a08      	ldr	r2, [pc, #32]	; (8003c7c <UART_SetConfig+0x1b0>)
 8003c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c60:	095b      	lsrs	r3, r3, #5
 8003c62:	f003 020f 	and.w	r2, r3, #15
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	440a      	add	r2, r1
 8003c6c:	609a      	str	r2, [r3, #8]
}
 8003c6e:	bf00      	nop
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40013800 	.word	0x40013800
 8003c7c:	51eb851f 	.word	0x51eb851f

08003c80 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003c80:	b084      	sub	sp, #16
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	f107 0014 	add.w	r0, r7, #20
 8003c8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	b004      	add	sp, #16
 8003c9e:	4770      	bx	lr

08003ca0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003ca8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003cac:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	89fb      	ldrh	r3, [r7, #14]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bc80      	pop	{r7}
 8003ccc:	4770      	bx	lr

08003cce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003cce:	b480      	push	{r7}
 8003cd0:	b085      	sub	sp, #20
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003cd6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003cda:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	b21a      	sxth	r2, r3
 8003ce6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003cea:	43db      	mvns	r3, r3
 8003cec:	b21b      	sxth	r3, r3
 8003cee:	4013      	ands	r3, r2
 8003cf0:	b21b      	sxth	r3, r3
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bc80      	pop	{r7}
 8003d04:	4770      	bx	lr

08003d06 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bc80      	pop	{r7}
 8003d1c:	4770      	bx	lr

08003d1e <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003d1e:	b084      	sub	sp, #16
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	f107 0014 	add.w	r0, r7, #20
 8003d2c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7ff ffa5 	bl	8003ca0 <USB_EnableGlobalInt>

  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d62:	b004      	add	sp, #16
 8003d64:	4770      	bx	lr
	...

08003d68 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003d68:	b490      	push	{r4, r7}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	881b      	ldrh	r3, [r3, #0]
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003d88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d8c:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	78db      	ldrb	r3, [r3, #3]
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d819      	bhi.n	8003dca <USB_ActivateEndpoint+0x62>
 8003d96:	a201      	add	r2, pc, #4	; (adr r2, 8003d9c <USB_ActivateEndpoint+0x34>)
 8003d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9c:	08003dad 	.word	0x08003dad
 8003da0:	08003dc1 	.word	0x08003dc1
 8003da4:	08003dd1 	.word	0x08003dd1
 8003da8:	08003db7 	.word	0x08003db7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003dac:	89bb      	ldrh	r3, [r7, #12]
 8003dae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003db2:	81bb      	strh	r3, [r7, #12]
      break;
 8003db4:	e00d      	b.n	8003dd2 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003db6:	89bb      	ldrh	r3, [r7, #12]
 8003db8:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003dbc:	81bb      	strh	r3, [r7, #12]
      break;
 8003dbe:	e008      	b.n	8003dd2 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003dc0:	89bb      	ldrh	r3, [r7, #12]
 8003dc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dc6:	81bb      	strh	r3, [r7, #12]
      break;
 8003dc8:	e003      	b.n	8003dd2 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	73fb      	strb	r3, [r7, #15]
      break;
 8003dce:	e000      	b.n	8003dd2 <USB_ActivateEndpoint+0x6a>
      break;
 8003dd0:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	441a      	add	r2, r3
 8003ddc:	89bb      	ldrh	r3, [r7, #12]
 8003dde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003de2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003de6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4413      	add	r3, r2
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	4313      	orrs	r3, r2
 8003e12:	b29c      	uxth	r4, r3
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	441a      	add	r2, r3
 8003e1e:	4b8a      	ldr	r3, [pc, #552]	; (8004048 <USB_ActivateEndpoint+0x2e0>)
 8003e20:	4323      	orrs	r3, r4
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	7b1b      	ldrb	r3, [r3, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f040 8112 	bne.w	8004054 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	785b      	ldrb	r3, [r3, #1]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d067      	beq.n	8003f08 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003e38:	687c      	ldr	r4, [r7, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	441c      	add	r4, r3
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	4423      	add	r3, r4
 8003e4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e50:	461c      	mov	r4, r3
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	88db      	ldrh	r3, [r3, #6]
 8003e56:	085b      	lsrs	r3, r3, #1
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	b29c      	uxth	r4, r3
 8003e6e:	4623      	mov	r3, r4
 8003e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d014      	beq.n	8003ea2 <USB_ActivateEndpoint+0x13a>
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e8e:	b29c      	uxth	r4, r3
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	441a      	add	r2, r3
 8003e9a:	4b6c      	ldr	r3, [pc, #432]	; (800404c <USB_ActivateEndpoint+0x2e4>)
 8003e9c:	4323      	orrs	r3, r4
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	78db      	ldrb	r3, [r3, #3]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d018      	beq.n	8003edc <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	4413      	add	r3, r2
 8003eb4:	881b      	ldrh	r3, [r3, #0]
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ebc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ec0:	b29c      	uxth	r4, r3
 8003ec2:	f084 0320 	eor.w	r3, r4, #32
 8003ec6:	b29c      	uxth	r4, r3
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	441a      	add	r2, r3
 8003ed2:	4b5d      	ldr	r3, [pc, #372]	; (8004048 <USB_ActivateEndpoint+0x2e0>)
 8003ed4:	4323      	orrs	r3, r4
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	8013      	strh	r3, [r2, #0]
 8003eda:	e22b      	b.n	8004334 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4413      	add	r3, r2
 8003ee6:	881b      	ldrh	r3, [r3, #0]
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ef2:	b29c      	uxth	r4, r3
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	441a      	add	r2, r3
 8003efe:	4b52      	ldr	r3, [pc, #328]	; (8004048 <USB_ActivateEndpoint+0x2e0>)
 8003f00:	4323      	orrs	r3, r4
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	8013      	strh	r3, [r2, #0]
 8003f06:	e215      	b.n	8004334 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003f08:	687c      	ldr	r4, [r7, #4]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	441c      	add	r4, r3
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	4423      	add	r3, r4
 8003f1c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003f20:	461c      	mov	r4, r3
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	88db      	ldrh	r3, [r3, #6]
 8003f26:	085b      	lsrs	r3, r3, #1
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003f30:	687c      	ldr	r4, [r7, #4]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	441c      	add	r4, r3
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	4423      	add	r3, r4
 8003f44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003f48:	461c      	mov	r4, r3
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10e      	bne.n	8003f70 <USB_ActivateEndpoint+0x208>
 8003f52:	8823      	ldrh	r3, [r4, #0]
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	8023      	strh	r3, [r4, #0]
 8003f5e:	8823      	ldrh	r3, [r4, #0]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	8023      	strh	r3, [r4, #0]
 8003f6e:	e02d      	b.n	8003fcc <USB_ActivateEndpoint+0x264>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	2b3e      	cmp	r3, #62	; 0x3e
 8003f76:	d812      	bhi.n	8003f9e <USB_ActivateEndpoint+0x236>
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	085b      	lsrs	r3, r3, #1
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <USB_ActivateEndpoint+0x22a>
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	60bb      	str	r3, [r7, #8]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	029b      	lsls	r3, r3, #10
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	8023      	strh	r3, [r4, #0]
 8003f9c:	e016      	b.n	8003fcc <USB_ActivateEndpoint+0x264>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	095b      	lsrs	r3, r3, #5
 8003fa4:	60bb      	str	r3, [r7, #8]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	f003 031f 	and.w	r3, r3, #31
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d102      	bne.n	8003fb8 <USB_ActivateEndpoint+0x250>
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	60bb      	str	r3, [r7, #8]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	029b      	lsls	r3, r3, #10
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	4413      	add	r3, r2
 8003fd6:	881b      	ldrh	r3, [r3, #0]
 8003fd8:	b29c      	uxth	r4, r3
 8003fda:	4623      	mov	r3, r4
 8003fdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d014      	beq.n	800400e <USB_ActivateEndpoint+0x2a6>
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ffa:	b29c      	uxth	r4, r3
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	441a      	add	r2, r3
 8004006:	4b12      	ldr	r3, [pc, #72]	; (8004050 <USB_ActivateEndpoint+0x2e8>)
 8004008:	4323      	orrs	r3, r4
 800400a:	b29b      	uxth	r3, r3
 800400c:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4413      	add	r3, r2
 8004018:	881b      	ldrh	r3, [r3, #0]
 800401a:	b29b      	uxth	r3, r3
 800401c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004020:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004024:	b29c      	uxth	r4, r3
 8004026:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800402a:	b29c      	uxth	r4, r3
 800402c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004030:	b29c      	uxth	r4, r3
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	441a      	add	r2, r3
 800403c:	4b02      	ldr	r3, [pc, #8]	; (8004048 <USB_ActivateEndpoint+0x2e0>)
 800403e:	4323      	orrs	r3, r4
 8004040:	b29b      	uxth	r3, r3
 8004042:	8013      	strh	r3, [r2, #0]
 8004044:	e176      	b.n	8004334 <USB_ActivateEndpoint+0x5cc>
 8004046:	bf00      	nop
 8004048:	ffff8080 	.word	0xffff8080
 800404c:	ffff80c0 	.word	0xffff80c0
 8004050:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800406a:	b29c      	uxth	r4, r3
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	441a      	add	r2, r3
 8004076:	4b96      	ldr	r3, [pc, #600]	; (80042d0 <USB_ActivateEndpoint+0x568>)
 8004078:	4323      	orrs	r3, r4
 800407a:	b29b      	uxth	r3, r3
 800407c:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800407e:	687c      	ldr	r4, [r7, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004086:	b29b      	uxth	r3, r3
 8004088:	441c      	add	r4, r3
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	4423      	add	r3, r4
 8004092:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004096:	461c      	mov	r4, r3
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	891b      	ldrh	r3, [r3, #8]
 800409c:	085b      	lsrs	r3, r3, #1
 800409e:	b29b      	uxth	r3, r3
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	8023      	strh	r3, [r4, #0]
 80040a6:	687c      	ldr	r4, [r7, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	441c      	add	r4, r3
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	4423      	add	r3, r4
 80040ba:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80040be:	461c      	mov	r4, r3
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	895b      	ldrh	r3, [r3, #10]
 80040c4:	085b      	lsrs	r3, r3, #1
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	785b      	ldrb	r3, [r3, #1]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f040 8088 	bne.w	80041e8 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	881b      	ldrh	r3, [r3, #0]
 80040e4:	b29c      	uxth	r4, r3
 80040e6:	4623      	mov	r3, r4
 80040e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d014      	beq.n	800411a <USB_ActivateEndpoint+0x3b2>
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	881b      	ldrh	r3, [r3, #0]
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004106:	b29c      	uxth	r4, r3
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	441a      	add	r2, r3
 8004112:	4b70      	ldr	r3, [pc, #448]	; (80042d4 <USB_ActivateEndpoint+0x56c>)
 8004114:	4323      	orrs	r3, r4
 8004116:	b29b      	uxth	r3, r3
 8004118:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	881b      	ldrh	r3, [r3, #0]
 8004126:	b29c      	uxth	r4, r3
 8004128:	4623      	mov	r3, r4
 800412a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800412e:	2b00      	cmp	r3, #0
 8004130:	d014      	beq.n	800415c <USB_ActivateEndpoint+0x3f4>
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004144:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004148:	b29c      	uxth	r4, r3
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	441a      	add	r2, r3
 8004154:	4b60      	ldr	r3, [pc, #384]	; (80042d8 <USB_ActivateEndpoint+0x570>)
 8004156:	4323      	orrs	r3, r4
 8004158:	b29b      	uxth	r3, r3
 800415a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	881b      	ldrh	r3, [r3, #0]
 8004168:	b29b      	uxth	r3, r3
 800416a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800416e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004172:	b29c      	uxth	r4, r3
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	441a      	add	r2, r3
 800417e:	4b56      	ldr	r3, [pc, #344]	; (80042d8 <USB_ActivateEndpoint+0x570>)
 8004180:	4323      	orrs	r3, r4
 8004182:	b29b      	uxth	r3, r3
 8004184:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29b      	uxth	r3, r3
 8004194:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419c:	b29c      	uxth	r4, r3
 800419e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80041a2:	b29c      	uxth	r4, r3
 80041a4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80041a8:	b29c      	uxth	r4, r3
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	441a      	add	r2, r3
 80041b4:	4b49      	ldr	r3, [pc, #292]	; (80042dc <USB_ActivateEndpoint+0x574>)
 80041b6:	4323      	orrs	r3, r4
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041d2:	b29c      	uxth	r4, r3
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	441a      	add	r2, r3
 80041de:	4b3f      	ldr	r3, [pc, #252]	; (80042dc <USB_ActivateEndpoint+0x574>)
 80041e0:	4323      	orrs	r3, r4
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	8013      	strh	r3, [r2, #0]
 80041e6:	e0a5      	b.n	8004334 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4413      	add	r3, r2
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	b29c      	uxth	r4, r3
 80041f6:	4623      	mov	r3, r4
 80041f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d014      	beq.n	800422a <USB_ActivateEndpoint+0x4c2>
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	4413      	add	r3, r2
 800420a:	881b      	ldrh	r3, [r3, #0]
 800420c:	b29b      	uxth	r3, r3
 800420e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004216:	b29c      	uxth	r4, r3
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	441a      	add	r2, r3
 8004222:	4b2c      	ldr	r3, [pc, #176]	; (80042d4 <USB_ActivateEndpoint+0x56c>)
 8004224:	4323      	orrs	r3, r4
 8004226:	b29b      	uxth	r3, r3
 8004228:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	881b      	ldrh	r3, [r3, #0]
 8004236:	b29c      	uxth	r4, r3
 8004238:	4623      	mov	r3, r4
 800423a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423e:	2b00      	cmp	r3, #0
 8004240:	d014      	beq.n	800426c <USB_ActivateEndpoint+0x504>
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	881b      	ldrh	r3, [r3, #0]
 800424e:	b29b      	uxth	r3, r3
 8004250:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004258:	b29c      	uxth	r4, r3
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	441a      	add	r2, r3
 8004264:	4b1c      	ldr	r3, [pc, #112]	; (80042d8 <USB_ActivateEndpoint+0x570>)
 8004266:	4323      	orrs	r3, r4
 8004268:	b29b      	uxth	r3, r3
 800426a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	b29b      	uxth	r3, r3
 800427a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800427e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004282:	b29c      	uxth	r4, r3
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	441a      	add	r2, r3
 800428e:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <USB_ActivateEndpoint+0x56c>)
 8004290:	4323      	orrs	r3, r4
 8004292:	b29b      	uxth	r3, r3
 8004294:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	78db      	ldrb	r3, [r3, #3]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d020      	beq.n	80042e0 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042b4:	b29c      	uxth	r4, r3
 80042b6:	f084 0320 	eor.w	r3, r4, #32
 80042ba:	b29c      	uxth	r4, r3
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	441a      	add	r2, r3
 80042c6:	4b05      	ldr	r3, [pc, #20]	; (80042dc <USB_ActivateEndpoint+0x574>)
 80042c8:	4323      	orrs	r3, r4
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	8013      	strh	r3, [r2, #0]
 80042ce:	e01c      	b.n	800430a <USB_ActivateEndpoint+0x5a2>
 80042d0:	ffff8180 	.word	0xffff8180
 80042d4:	ffffc080 	.word	0xffffc080
 80042d8:	ffff80c0 	.word	0xffff80c0
 80042dc:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	881b      	ldrh	r3, [r3, #0]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042f6:	b29c      	uxth	r4, r3
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	441a      	add	r2, r3
 8004302:	4b0f      	ldr	r3, [pc, #60]	; (8004340 <USB_ActivateEndpoint+0x5d8>)
 8004304:	4323      	orrs	r3, r4
 8004306:	b29b      	uxth	r3, r3
 8004308:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	881b      	ldrh	r3, [r3, #0]
 8004316:	b29b      	uxth	r3, r3
 8004318:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800431c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004320:	b29c      	uxth	r4, r3
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	441a      	add	r2, r3
 800432c:	4b04      	ldr	r3, [pc, #16]	; (8004340 <USB_ActivateEndpoint+0x5d8>)
 800432e:	4323      	orrs	r3, r4
 8004330:	b29b      	uxth	r3, r3
 8004332:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004334:	7bfb      	ldrb	r3, [r7, #15]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bc90      	pop	{r4, r7}
 800433e:	4770      	bx	lr
 8004340:	ffff8080 	.word	0xffff8080

08004344 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004344:	b490      	push	{r4, r7}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	7b1b      	ldrb	r3, [r3, #12]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d171      	bne.n	800443a <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	785b      	ldrb	r3, [r3, #1]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d036      	beq.n	80043cc <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29c      	uxth	r4, r3
 800436c:	4623      	mov	r3, r4
 800436e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004372:	2b00      	cmp	r3, #0
 8004374:	d014      	beq.n	80043a0 <USB_DeactivateEndpoint+0x5c>
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	b29b      	uxth	r3, r3
 8004384:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800438c:	b29c      	uxth	r4, r3
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	441a      	add	r2, r3
 8004398:	4b6b      	ldr	r3, [pc, #428]	; (8004548 <USB_DeactivateEndpoint+0x204>)
 800439a:	4323      	orrs	r3, r4
 800439c:	b29b      	uxth	r3, r3
 800439e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	4413      	add	r3, r2
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043b6:	b29c      	uxth	r4, r3
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	441a      	add	r2, r3
 80043c2:	4b62      	ldr	r3, [pc, #392]	; (800454c <USB_DeactivateEndpoint+0x208>)
 80043c4:	4323      	orrs	r3, r4
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	8013      	strh	r3, [r2, #0]
 80043ca:	e144      	b.n	8004656 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	b29c      	uxth	r4, r3
 80043da:	4623      	mov	r3, r4
 80043dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d014      	beq.n	800440e <USB_DeactivateEndpoint+0xca>
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	4413      	add	r3, r2
 80043ee:	881b      	ldrh	r3, [r3, #0]
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043fa:	b29c      	uxth	r4, r3
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	441a      	add	r2, r3
 8004406:	4b52      	ldr	r3, [pc, #328]	; (8004550 <USB_DeactivateEndpoint+0x20c>)
 8004408:	4323      	orrs	r3, r4
 800440a:	b29b      	uxth	r3, r3
 800440c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	4413      	add	r3, r2
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	b29b      	uxth	r3, r3
 800441c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004420:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004424:	b29c      	uxth	r4, r3
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	441a      	add	r2, r3
 8004430:	4b46      	ldr	r3, [pc, #280]	; (800454c <USB_DeactivateEndpoint+0x208>)
 8004432:	4323      	orrs	r3, r4
 8004434:	b29b      	uxth	r3, r3
 8004436:	8013      	strh	r3, [r2, #0]
 8004438:	e10d      	b.n	8004656 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	785b      	ldrb	r3, [r3, #1]
 800443e:	2b00      	cmp	r3, #0
 8004440:	f040 8088 	bne.w	8004554 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	b29c      	uxth	r4, r3
 8004452:	4623      	mov	r3, r4
 8004454:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d014      	beq.n	8004486 <USB_DeactivateEndpoint+0x142>
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	4413      	add	r3, r2
 8004466:	881b      	ldrh	r3, [r3, #0]
 8004468:	b29b      	uxth	r3, r3
 800446a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800446e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004472:	b29c      	uxth	r4, r3
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	441a      	add	r2, r3
 800447e:	4b34      	ldr	r3, [pc, #208]	; (8004550 <USB_DeactivateEndpoint+0x20c>)
 8004480:	4323      	orrs	r3, r4
 8004482:	b29b      	uxth	r3, r3
 8004484:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	4413      	add	r3, r2
 8004490:	881b      	ldrh	r3, [r3, #0]
 8004492:	b29c      	uxth	r4, r3
 8004494:	4623      	mov	r3, r4
 8004496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800449a:	2b00      	cmp	r3, #0
 800449c:	d014      	beq.n	80044c8 <USB_DeactivateEndpoint+0x184>
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044b4:	b29c      	uxth	r4, r3
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	441a      	add	r2, r3
 80044c0:	4b21      	ldr	r3, [pc, #132]	; (8004548 <USB_DeactivateEndpoint+0x204>)
 80044c2:	4323      	orrs	r3, r4
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	4413      	add	r3, r2
 80044d2:	881b      	ldrh	r3, [r3, #0]
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044de:	b29c      	uxth	r4, r3
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	441a      	add	r2, r3
 80044ea:	4b17      	ldr	r3, [pc, #92]	; (8004548 <USB_DeactivateEndpoint+0x204>)
 80044ec:	4323      	orrs	r3, r4
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4413      	add	r3, r2
 80044fc:	881b      	ldrh	r3, [r3, #0]
 80044fe:	b29b      	uxth	r3, r3
 8004500:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004508:	b29c      	uxth	r4, r3
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	441a      	add	r2, r3
 8004514:	4b0d      	ldr	r3, [pc, #52]	; (800454c <USB_DeactivateEndpoint+0x208>)
 8004516:	4323      	orrs	r3, r4
 8004518:	b29b      	uxth	r3, r3
 800451a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	881b      	ldrh	r3, [r3, #0]
 8004528:	b29b      	uxth	r3, r3
 800452a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800452e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004532:	b29c      	uxth	r4, r3
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	441a      	add	r2, r3
 800453e:	4b03      	ldr	r3, [pc, #12]	; (800454c <USB_DeactivateEndpoint+0x208>)
 8004540:	4323      	orrs	r3, r4
 8004542:	b29b      	uxth	r3, r3
 8004544:	8013      	strh	r3, [r2, #0]
 8004546:	e086      	b.n	8004656 <USB_DeactivateEndpoint+0x312>
 8004548:	ffff80c0 	.word	0xffff80c0
 800454c:	ffff8080 	.word	0xffff8080
 8004550:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	b29c      	uxth	r4, r3
 8004562:	4623      	mov	r3, r4
 8004564:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d014      	beq.n	8004596 <USB_DeactivateEndpoint+0x252>
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	881b      	ldrh	r3, [r3, #0]
 8004578:	b29b      	uxth	r3, r3
 800457a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800457e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004582:	b29c      	uxth	r4, r3
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	441a      	add	r2, r3
 800458e:	4b35      	ldr	r3, [pc, #212]	; (8004664 <USB_DeactivateEndpoint+0x320>)
 8004590:	4323      	orrs	r3, r4
 8004592:	b29b      	uxth	r3, r3
 8004594:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	b29c      	uxth	r4, r3
 80045a4:	4623      	mov	r3, r4
 80045a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d014      	beq.n	80045d8 <USB_DeactivateEndpoint+0x294>
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	4413      	add	r3, r2
 80045b8:	881b      	ldrh	r3, [r3, #0]
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c4:	b29c      	uxth	r4, r3
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	441a      	add	r2, r3
 80045d0:	4b25      	ldr	r3, [pc, #148]	; (8004668 <USB_DeactivateEndpoint+0x324>)
 80045d2:	4323      	orrs	r3, r4
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	4413      	add	r3, r2
 80045e2:	881b      	ldrh	r3, [r3, #0]
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ee:	b29c      	uxth	r4, r3
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	441a      	add	r2, r3
 80045fa:	4b1a      	ldr	r3, [pc, #104]	; (8004664 <USB_DeactivateEndpoint+0x320>)
 80045fc:	4323      	orrs	r3, r4
 80045fe:	b29b      	uxth	r3, r3
 8004600:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4413      	add	r3, r2
 800460c:	881b      	ldrh	r3, [r3, #0]
 800460e:	b29b      	uxth	r3, r3
 8004610:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004614:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004618:	b29c      	uxth	r4, r3
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	441a      	add	r2, r3
 8004624:	4b11      	ldr	r3, [pc, #68]	; (800466c <USB_DeactivateEndpoint+0x328>)
 8004626:	4323      	orrs	r3, r4
 8004628:	b29b      	uxth	r3, r3
 800462a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	881b      	ldrh	r3, [r3, #0]
 8004638:	b29b      	uxth	r3, r3
 800463a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800463e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004642:	b29c      	uxth	r4, r3
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	441a      	add	r2, r3
 800464e:	4b07      	ldr	r3, [pc, #28]	; (800466c <USB_DeactivateEndpoint+0x328>)
 8004650:	4323      	orrs	r3, r4
 8004652:	b29b      	uxth	r3, r3
 8004654:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bc90      	pop	{r4, r7}
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	ffffc080 	.word	0xffffc080
 8004668:	ffff80c0 	.word	0xffff80c0
 800466c:	ffff8080 	.word	0xffff8080

08004670 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004670:	b590      	push	{r4, r7, lr}
 8004672:	b08d      	sub	sp, #52	; 0x34
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	785b      	ldrb	r3, [r3, #1]
 800467e:	2b01      	cmp	r3, #1
 8004680:	f040 8160 	bne.w	8004944 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	699a      	ldr	r2, [r3, #24]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	429a      	cmp	r2, r3
 800468e:	d909      	bls.n	80046a4 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800469c:	1ad2      	subs	r2, r2, r3
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	619a      	str	r2, [r3, #24]
 80046a2:	e005      	b.n	80046b0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2200      	movs	r2, #0
 80046ae:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	7b1b      	ldrb	r3, [r3, #12]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d119      	bne.n	80046ec <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	6959      	ldr	r1, [r3, #20]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	88da      	ldrh	r2, [r3, #6]
 80046c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fba2 	bl	8004e0e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80046ca:	687c      	ldr	r4, [r7, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	441c      	add	r4, r3
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	4423      	add	r3, r4
 80046de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80046e2:	461c      	mov	r4, r3
 80046e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	8023      	strh	r3, [r4, #0]
 80046ea:	e10f      	b.n	800490c <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4413      	add	r3, r2
 80046f6:	881b      	ldrh	r3, [r3, #0]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d065      	beq.n	80047ce <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004702:	687c      	ldr	r4, [r7, #4]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	785b      	ldrb	r3, [r3, #1]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d148      	bne.n	800479e <USB_EPStartXfer+0x12e>
 800470c:	687c      	ldr	r4, [r7, #4]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004714:	b29b      	uxth	r3, r3
 8004716:	441c      	add	r4, r3
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	4423      	add	r3, r4
 8004720:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004724:	461c      	mov	r4, r3
 8004726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10e      	bne.n	800474a <USB_EPStartXfer+0xda>
 800472c:	8823      	ldrh	r3, [r4, #0]
 800472e:	b29b      	uxth	r3, r3
 8004730:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004734:	b29b      	uxth	r3, r3
 8004736:	8023      	strh	r3, [r4, #0]
 8004738:	8823      	ldrh	r3, [r4, #0]
 800473a:	b29b      	uxth	r3, r3
 800473c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004740:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004744:	b29b      	uxth	r3, r3
 8004746:	8023      	strh	r3, [r4, #0]
 8004748:	e03d      	b.n	80047c6 <USB_EPStartXfer+0x156>
 800474a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474c:	2b3e      	cmp	r3, #62	; 0x3e
 800474e:	d810      	bhi.n	8004772 <USB_EPStartXfer+0x102>
 8004750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004752:	085b      	lsrs	r3, r3, #1
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
 8004756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <USB_EPStartXfer+0xf6>
 8004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004762:	3301      	adds	r3, #1
 8004764:	627b      	str	r3, [r7, #36]	; 0x24
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	b29b      	uxth	r3, r3
 800476a:	029b      	lsls	r3, r3, #10
 800476c:	b29b      	uxth	r3, r3
 800476e:	8023      	strh	r3, [r4, #0]
 8004770:	e029      	b.n	80047c6 <USB_EPStartXfer+0x156>
 8004772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004774:	095b      	lsrs	r3, r3, #5
 8004776:	627b      	str	r3, [r7, #36]	; 0x24
 8004778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477a:	f003 031f 	and.w	r3, r3, #31
 800477e:	2b00      	cmp	r3, #0
 8004780:	d102      	bne.n	8004788 <USB_EPStartXfer+0x118>
 8004782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004784:	3b01      	subs	r3, #1
 8004786:	627b      	str	r3, [r7, #36]	; 0x24
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	b29b      	uxth	r3, r3
 800478c:	029b      	lsls	r3, r3, #10
 800478e:	b29b      	uxth	r3, r3
 8004790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004798:	b29b      	uxth	r3, r3
 800479a:	8023      	strh	r3, [r4, #0]
 800479c:	e013      	b.n	80047c6 <USB_EPStartXfer+0x156>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	785b      	ldrb	r3, [r3, #1]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d10f      	bne.n	80047c6 <USB_EPStartXfer+0x156>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	441c      	add	r4, r3
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	011b      	lsls	r3, r3, #4
 80047b6:	4423      	add	r3, r4
 80047b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	895b      	ldrh	r3, [r3, #10]
 80047ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80047cc:	e063      	b.n	8004896 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	785b      	ldrb	r3, [r3, #1]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d148      	bne.n	8004868 <USB_EPStartXfer+0x1f8>
 80047d6:	687c      	ldr	r4, [r7, #4]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047de:	b29b      	uxth	r3, r3
 80047e0:	441c      	add	r4, r3
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	4423      	add	r3, r4
 80047ea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80047ee:	461c      	mov	r4, r3
 80047f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10e      	bne.n	8004814 <USB_EPStartXfer+0x1a4>
 80047f6:	8823      	ldrh	r3, [r4, #0]
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80047fe:	b29b      	uxth	r3, r3
 8004800:	8023      	strh	r3, [r4, #0]
 8004802:	8823      	ldrh	r3, [r4, #0]
 8004804:	b29b      	uxth	r3, r3
 8004806:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800480a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800480e:	b29b      	uxth	r3, r3
 8004810:	8023      	strh	r3, [r4, #0]
 8004812:	e03d      	b.n	8004890 <USB_EPStartXfer+0x220>
 8004814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004816:	2b3e      	cmp	r3, #62	; 0x3e
 8004818:	d810      	bhi.n	800483c <USB_EPStartXfer+0x1cc>
 800481a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481c:	085b      	lsrs	r3, r3, #1
 800481e:	623b      	str	r3, [r7, #32]
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <USB_EPStartXfer+0x1c0>
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	3301      	adds	r3, #1
 800482e:	623b      	str	r3, [r7, #32]
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	b29b      	uxth	r3, r3
 8004834:	029b      	lsls	r3, r3, #10
 8004836:	b29b      	uxth	r3, r3
 8004838:	8023      	strh	r3, [r4, #0]
 800483a:	e029      	b.n	8004890 <USB_EPStartXfer+0x220>
 800483c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	623b      	str	r3, [r7, #32]
 8004842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004844:	f003 031f 	and.w	r3, r3, #31
 8004848:	2b00      	cmp	r3, #0
 800484a:	d102      	bne.n	8004852 <USB_EPStartXfer+0x1e2>
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	3b01      	subs	r3, #1
 8004850:	623b      	str	r3, [r7, #32]
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	b29b      	uxth	r3, r3
 8004856:	029b      	lsls	r3, r3, #10
 8004858:	b29b      	uxth	r3, r3
 800485a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800485e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004862:	b29b      	uxth	r3, r3
 8004864:	8023      	strh	r3, [r4, #0]
 8004866:	e013      	b.n	8004890 <USB_EPStartXfer+0x220>
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	785b      	ldrb	r3, [r3, #1]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d10f      	bne.n	8004890 <USB_EPStartXfer+0x220>
 8004870:	687c      	ldr	r4, [r7, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004878:	b29b      	uxth	r3, r3
 800487a:	441c      	add	r4, r3
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	011b      	lsls	r3, r3, #4
 8004882:	4423      	add	r3, r4
 8004884:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004888:	461c      	mov	r4, r3
 800488a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488c:	b29b      	uxth	r3, r3
 800488e:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	891b      	ldrh	r3, [r3, #8]
 8004894:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6959      	ldr	r1, [r3, #20]
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	b29b      	uxth	r3, r3
 800489e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 fab4 	bl	8004e0e <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	785b      	ldrb	r3, [r3, #1]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d115      	bne.n	80048da <USB_EPStartXfer+0x26a>
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048c4:	b29c      	uxth	r4, r3
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	441a      	add	r2, r3
 80048d0:	4b9a      	ldr	r3, [pc, #616]	; (8004b3c <USB_EPStartXfer+0x4cc>)
 80048d2:	4323      	orrs	r3, r4
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	8013      	strh	r3, [r2, #0]
 80048d8:	e018      	b.n	800490c <USB_EPStartXfer+0x29c>
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	785b      	ldrb	r3, [r3, #1]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d114      	bne.n	800490c <USB_EPStartXfer+0x29c>
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048f8:	b29c      	uxth	r4, r3
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	441a      	add	r2, r3
 8004904:	4b8e      	ldr	r3, [pc, #568]	; (8004b40 <USB_EPStartXfer+0x4d0>)
 8004906:	4323      	orrs	r3, r4
 8004908:	b29b      	uxth	r3, r3
 800490a:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	881b      	ldrh	r3, [r3, #0]
 8004918:	b29b      	uxth	r3, r3
 800491a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800491e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004922:	b29c      	uxth	r4, r3
 8004924:	f084 0310 	eor.w	r3, r4, #16
 8004928:	b29c      	uxth	r4, r3
 800492a:	f084 0320 	eor.w	r3, r4, #32
 800492e:	b29c      	uxth	r4, r3
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	441a      	add	r2, r3
 800493a:	4b82      	ldr	r3, [pc, #520]	; (8004b44 <USB_EPStartXfer+0x4d4>)
 800493c:	4323      	orrs	r3, r4
 800493e:	b29b      	uxth	r3, r3
 8004940:	8013      	strh	r3, [r2, #0]
 8004942:	e146      	b.n	8004bd2 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	429a      	cmp	r2, r3
 800494e:	d909      	bls.n	8004964 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	699a      	ldr	r2, [r3, #24]
 800495a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495c:	1ad2      	subs	r2, r2, r3
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	619a      	str	r2, [r3, #24]
 8004962:	e005      	b.n	8004970 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2200      	movs	r2, #0
 800496e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	7b1b      	ldrb	r3, [r3, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d148      	bne.n	8004a0a <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004978:	687c      	ldr	r4, [r7, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004980:	b29b      	uxth	r3, r3
 8004982:	441c      	add	r4, r3
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	4423      	add	r3, r4
 800498c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004990:	461c      	mov	r4, r3
 8004992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10e      	bne.n	80049b6 <USB_EPStartXfer+0x346>
 8004998:	8823      	ldrh	r3, [r4, #0]
 800499a:	b29b      	uxth	r3, r3
 800499c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	8023      	strh	r3, [r4, #0]
 80049a4:	8823      	ldrh	r3, [r4, #0]
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	8023      	strh	r3, [r4, #0]
 80049b4:	e0f2      	b.n	8004b9c <USB_EPStartXfer+0x52c>
 80049b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b8:	2b3e      	cmp	r3, #62	; 0x3e
 80049ba:	d810      	bhi.n	80049de <USB_EPStartXfer+0x36e>
 80049bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049be:	085b      	lsrs	r3, r3, #1
 80049c0:	61fb      	str	r3, [r7, #28]
 80049c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d002      	beq.n	80049d2 <USB_EPStartXfer+0x362>
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	3301      	adds	r3, #1
 80049d0:	61fb      	str	r3, [r7, #28]
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	029b      	lsls	r3, r3, #10
 80049d8:	b29b      	uxth	r3, r3
 80049da:	8023      	strh	r3, [r4, #0]
 80049dc:	e0de      	b.n	8004b9c <USB_EPStartXfer+0x52c>
 80049de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e0:	095b      	lsrs	r3, r3, #5
 80049e2:	61fb      	str	r3, [r7, #28]
 80049e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e6:	f003 031f 	and.w	r3, r3, #31
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d102      	bne.n	80049f4 <USB_EPStartXfer+0x384>
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	3b01      	subs	r3, #1
 80049f2:	61fb      	str	r3, [r7, #28]
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	029b      	lsls	r3, r3, #10
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	8023      	strh	r3, [r4, #0]
 8004a08:	e0c8      	b.n	8004b9c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	785b      	ldrb	r3, [r3, #1]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d148      	bne.n	8004aa4 <USB_EPStartXfer+0x434>
 8004a12:	687c      	ldr	r4, [r7, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	441c      	add	r4, r3
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	4423      	add	r3, r4
 8004a26:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a2a:	461c      	mov	r4, r3
 8004a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10e      	bne.n	8004a50 <USB_EPStartXfer+0x3e0>
 8004a32:	8823      	ldrh	r3, [r4, #0]
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	8023      	strh	r3, [r4, #0]
 8004a3e:	8823      	ldrh	r3, [r4, #0]
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	8023      	strh	r3, [r4, #0]
 8004a4e:	e03d      	b.n	8004acc <USB_EPStartXfer+0x45c>
 8004a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a52:	2b3e      	cmp	r3, #62	; 0x3e
 8004a54:	d810      	bhi.n	8004a78 <USB_EPStartXfer+0x408>
 8004a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a58:	085b      	lsrs	r3, r3, #1
 8004a5a:	61bb      	str	r3, [r7, #24]
 8004a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <USB_EPStartXfer+0x3fc>
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	61bb      	str	r3, [r7, #24]
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	029b      	lsls	r3, r3, #10
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	8023      	strh	r3, [r4, #0]
 8004a76:	e029      	b.n	8004acc <USB_EPStartXfer+0x45c>
 8004a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7a:	095b      	lsrs	r3, r3, #5
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a80:	f003 031f 	and.w	r3, r3, #31
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d102      	bne.n	8004a8e <USB_EPStartXfer+0x41e>
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	029b      	lsls	r3, r3, #10
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	8023      	strh	r3, [r4, #0]
 8004aa2:	e013      	b.n	8004acc <USB_EPStartXfer+0x45c>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	785b      	ldrb	r3, [r3, #1]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d10f      	bne.n	8004acc <USB_EPStartXfer+0x45c>
 8004aac:	687c      	ldr	r4, [r7, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	441c      	add	r4, r3
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	4423      	add	r3, r4
 8004ac0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004ac4:	461c      	mov	r4, r3
 8004ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	8023      	strh	r3, [r4, #0]
 8004acc:	687c      	ldr	r4, [r7, #4]
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	785b      	ldrb	r3, [r3, #1]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d14e      	bne.n	8004b74 <USB_EPStartXfer+0x504>
 8004ad6:	687c      	ldr	r4, [r7, #4]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	441c      	add	r4, r3
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	4423      	add	r3, r4
 8004aea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004aee:	461c      	mov	r4, r3
 8004af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10e      	bne.n	8004b14 <USB_EPStartXfer+0x4a4>
 8004af6:	8823      	ldrh	r3, [r4, #0]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	8023      	strh	r3, [r4, #0]
 8004b02:	8823      	ldrh	r3, [r4, #0]
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	8023      	strh	r3, [r4, #0]
 8004b12:	e043      	b.n	8004b9c <USB_EPStartXfer+0x52c>
 8004b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b16:	2b3e      	cmp	r3, #62	; 0x3e
 8004b18:	d816      	bhi.n	8004b48 <USB_EPStartXfer+0x4d8>
 8004b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1c:	085b      	lsrs	r3, r3, #1
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d002      	beq.n	8004b30 <USB_EPStartXfer+0x4c0>
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	029b      	lsls	r3, r3, #10
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	8023      	strh	r3, [r4, #0]
 8004b3a:	e02f      	b.n	8004b9c <USB_EPStartXfer+0x52c>
 8004b3c:	ffff80c0 	.word	0xffff80c0
 8004b40:	ffffc080 	.word	0xffffc080
 8004b44:	ffff8080 	.word	0xffff8080
 8004b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b4a:	095b      	lsrs	r3, r3, #5
 8004b4c:	617b      	str	r3, [r7, #20]
 8004b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b50:	f003 031f 	and.w	r3, r3, #31
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d102      	bne.n	8004b5e <USB_EPStartXfer+0x4ee>
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	617b      	str	r3, [r7, #20]
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	029b      	lsls	r3, r3, #10
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	8023      	strh	r3, [r4, #0]
 8004b72:	e013      	b.n	8004b9c <USB_EPStartXfer+0x52c>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	785b      	ldrb	r3, [r3, #1]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d10f      	bne.n	8004b9c <USB_EPStartXfer+0x52c>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	441c      	add	r4, r3
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	4423      	add	r3, r4
 8004b8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b92:	613b      	str	r3, [r7, #16]
 8004b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	881b      	ldrh	r3, [r3, #0]
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bb2:	b29c      	uxth	r4, r3
 8004bb4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004bb8:	b29c      	uxth	r4, r3
 8004bba:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004bbe:	b29c      	uxth	r4, r3
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	441a      	add	r2, r3
 8004bca:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <USB_EPStartXfer+0x56c>)
 8004bcc:	4323      	orrs	r3, r4
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3734      	adds	r7, #52	; 0x34
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd90      	pop	{r4, r7, pc}
 8004bdc:	ffff8080 	.word	0xffff8080

08004be0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004be0:	b490      	push	{r4, r7}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	785b      	ldrb	r3, [r3, #1]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d018      	beq.n	8004c24 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4413      	add	r3, r2
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c08:	b29c      	uxth	r4, r3
 8004c0a:	f084 0310 	eor.w	r3, r4, #16
 8004c0e:	b29c      	uxth	r4, r3
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	441a      	add	r2, r3
 8004c1a:	4b11      	ldr	r3, [pc, #68]	; (8004c60 <USB_EPSetStall+0x80>)
 8004c1c:	4323      	orrs	r3, r4
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	8013      	strh	r3, [r2, #0]
 8004c22:	e017      	b.n	8004c54 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	4413      	add	r3, r2
 8004c2e:	881b      	ldrh	r3, [r3, #0]
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c3a:	b29c      	uxth	r4, r3
 8004c3c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004c40:	b29c      	uxth	r4, r3
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	441a      	add	r2, r3
 8004c4c:	4b04      	ldr	r3, [pc, #16]	; (8004c60 <USB_EPSetStall+0x80>)
 8004c4e:	4323      	orrs	r3, r4
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc90      	pop	{r4, r7}
 8004c5e:	4770      	bx	lr
 8004c60:	ffff8080 	.word	0xffff8080

08004c64 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004c64:	b490      	push	{r4, r7}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	7b1b      	ldrb	r3, [r3, #12]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d17d      	bne.n	8004d72 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	785b      	ldrb	r3, [r3, #1]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d03d      	beq.n	8004cfa <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	881b      	ldrh	r3, [r3, #0]
 8004c8a:	b29c      	uxth	r4, r3
 8004c8c:	4623      	mov	r3, r4
 8004c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d014      	beq.n	8004cc0 <USB_EPClearStall+0x5c>
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	881b      	ldrh	r3, [r3, #0]
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cac:	b29c      	uxth	r4, r3
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	441a      	add	r2, r3
 8004cb8:	4b31      	ldr	r3, [pc, #196]	; (8004d80 <USB_EPClearStall+0x11c>)
 8004cba:	4323      	orrs	r3, r4
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	78db      	ldrb	r3, [r3, #3]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d054      	beq.n	8004d72 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	881b      	ldrh	r3, [r3, #0]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cde:	b29c      	uxth	r4, r3
 8004ce0:	f084 0320 	eor.w	r3, r4, #32
 8004ce4:	b29c      	uxth	r4, r3
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	441a      	add	r2, r3
 8004cf0:	4b24      	ldr	r3, [pc, #144]	; (8004d84 <USB_EPClearStall+0x120>)
 8004cf2:	4323      	orrs	r3, r4
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	8013      	strh	r3, [r2, #0]
 8004cf8:	e03b      	b.n	8004d72 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4413      	add	r3, r2
 8004d04:	881b      	ldrh	r3, [r3, #0]
 8004d06:	b29c      	uxth	r4, r3
 8004d08:	4623      	mov	r3, r4
 8004d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d014      	beq.n	8004d3c <USB_EPClearStall+0xd8>
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	4413      	add	r3, r2
 8004d1c:	881b      	ldrh	r3, [r3, #0]
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d28:	b29c      	uxth	r4, r3
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	441a      	add	r2, r3
 8004d34:	4b14      	ldr	r3, [pc, #80]	; (8004d88 <USB_EPClearStall+0x124>)
 8004d36:	4323      	orrs	r3, r4
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	4413      	add	r3, r2
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d52:	b29c      	uxth	r4, r3
 8004d54:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004d58:	b29c      	uxth	r4, r3
 8004d5a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004d5e:	b29c      	uxth	r4, r3
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	441a      	add	r2, r3
 8004d6a:	4b06      	ldr	r3, [pc, #24]	; (8004d84 <USB_EPClearStall+0x120>)
 8004d6c:	4323      	orrs	r3, r4
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc90      	pop	{r4, r7}
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	ffff80c0 	.word	0xffff80c0
 8004d84:	ffff8080 	.word	0xffff8080
 8004d88:	ffffc080 	.word	0xffffc080

08004d8c <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	460b      	mov	r3, r1
 8004d96:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004d98:	78fb      	ldrb	r3, [r7, #3]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d103      	bne.n	8004da6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2280      	movs	r2, #128	; 0x80
 8004da2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bc80      	pop	{r7}
 8004db0:	4770      	bx	lr

08004db2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bc80      	pop	{r7}
 8004dc4:	4770      	bx	lr

08004dc6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b083      	sub	sp, #12
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bc80      	pop	{r7}
 8004dd8:	4770      	bx	lr

08004dda <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b085      	sub	sp, #20
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004dec:	68fb      	ldr	r3, [r7, #12]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr

08004df8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bc80      	pop	{r7}
 8004e0c:	4770      	bx	lr

08004e0e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b08d      	sub	sp, #52	; 0x34
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	60f8      	str	r0, [r7, #12]
 8004e16:	60b9      	str	r1, [r7, #8]
 8004e18:	4611      	mov	r1, r2
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	80fb      	strh	r3, [r7, #6]
 8004e20:	4613      	mov	r3, r2
 8004e22:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004e24:	88bb      	ldrh	r3, [r7, #4]
 8004e26:	3301      	adds	r3, #1
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004e34:	88fb      	ldrh	r3, [r7, #6]
 8004e36:	005a      	lsls	r2, r3, #1
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	4413      	add	r3, r2
 8004e3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e40:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8004e42:	6a3b      	ldr	r3, [r7, #32]
 8004e44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e46:	e01e      	b.n	8004e86 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e50:	3301      	adds	r3, #1
 8004e52:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	021b      	lsls	r3, r3, #8
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	461a      	mov	r2, r3
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8004e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e70:	3302      	adds	r3, #2
 8004e72:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8004e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e76:	3302      	adds	r3, #2
 8004e78:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8004e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e82:	3b01      	subs	r3, #1
 8004e84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1dd      	bne.n	8004e48 <USB_WritePMA+0x3a>
  }
}
 8004e8c:	bf00      	nop
 8004e8e:	3734      	adds	r7, #52	; 0x34
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bc80      	pop	{r7}
 8004e94:	4770      	bx	lr

08004e96 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004e96:	b480      	push	{r7}
 8004e98:	b08b      	sub	sp, #44	; 0x2c
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	60f8      	str	r0, [r7, #12]
 8004e9e:	60b9      	str	r1, [r7, #8]
 8004ea0:	4611      	mov	r1, r2
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	80fb      	strh	r3, [r7, #6]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8004eac:	88bb      	ldrh	r3, [r7, #4]
 8004eae:	085b      	lsrs	r3, r3, #1
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004ebc:	88fb      	ldrh	r3, [r7, #6]
 8004ebe:	005a      	lsls	r2, r3, #1
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ec8:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ece:	e01b      	b.n	8004f08 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8004ed0:	6a3b      	ldr	r3, [r7, #32]
 8004ed2:	881b      	ldrh	r3, [r3, #0]
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	3302      	adds	r3, #2
 8004edc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	0a1b      	lsrs	r3, r3, #8
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8004efc:	6a3b      	ldr	r3, [r7, #32]
 8004efe:	3302      	adds	r3, #2
 8004f00:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8004f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f04:	3b01      	subs	r3, #1
 8004f06:	627b      	str	r3, [r7, #36]	; 0x24
 8004f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1e0      	bne.n	8004ed0 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8004f0e:	88bb      	ldrh	r3, [r7, #4]
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d007      	beq.n	8004f2a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	881b      	ldrh	r3, [r3, #0]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	701a      	strb	r2, [r3, #0]
  }
}
 8004f2a:	bf00      	nop
 8004f2c:	372c      	adds	r7, #44	; 0x2c
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bc80      	pop	{r7}
 8004f32:	4770      	bx	lr

08004f34 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	7c1b      	ldrb	r3, [r3, #16]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d115      	bne.n	8004f78 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004f4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f50:	2202      	movs	r2, #2
 8004f52:	2181      	movs	r1, #129	; 0x81
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f001 fe7e 	bl	8006c56 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004f60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f64:	2202      	movs	r2, #2
 8004f66:	2101      	movs	r1, #1
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f001 fe74 	bl	8006c56 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8004f76:	e012      	b.n	8004f9e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004f78:	2340      	movs	r3, #64	; 0x40
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	2181      	movs	r1, #129	; 0x81
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f001 fe69 	bl	8006c56 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004f8a:	2340      	movs	r3, #64	; 0x40
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	2101      	movs	r1, #1
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f001 fe60 	bl	8006c56 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004f9e:	2308      	movs	r3, #8
 8004fa0:	2203      	movs	r2, #3
 8004fa2:	2182      	movs	r1, #130	; 0x82
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f001 fe56 	bl	8006c56 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004fb0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004fb4:	f001 ff70 	bl	8006e98 <USBD_static_malloc>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	73fb      	strb	r3, [r7, #15]
 8004fce:	e026      	b.n	800501e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004fd6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	7c1b      	ldrb	r3, [r3, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d109      	bne.n	800500e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005000:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005004:	2101      	movs	r1, #1
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f001 ff0f 	bl	8006e2a <USBD_LL_PrepareReceive>
 800500c:	e007      	b.n	800501e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005014:	2340      	movs	r3, #64	; 0x40
 8005016:	2101      	movs	r1, #1
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f001 ff06 	bl	8006e2a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800501e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005038:	2181      	movs	r1, #129	; 0x81
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f001 fe31 	bl	8006ca2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005046:	2101      	movs	r1, #1
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f001 fe2a 	bl	8006ca2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005056:	2182      	movs	r1, #130	; 0x82
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f001 fe22 	bl	8006ca2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00e      	beq.n	800508c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800507e:	4618      	mov	r0, r3
 8005080:	f001 ff16 	bl	8006eb0 <USBD_static_free>
    pdev->pClassData = NULL;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800508c:	7bfb      	ldrb	r3, [r7, #15]
}
 800508e:	4618      	mov	r0, r3
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b086      	sub	sp, #24
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
 800509e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050a6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80050b0:	2300      	movs	r3, #0
 80050b2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d039      	beq.n	8005134 <USBD_CDC_Setup+0x9e>
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	d17c      	bne.n	80051be <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	88db      	ldrh	r3, [r3, #6]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d029      	beq.n	8005120 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	b25b      	sxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	da11      	bge.n	80050fa <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80050e2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	88d2      	ldrh	r2, [r2, #6]
 80050e8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80050ea:	6939      	ldr	r1, [r7, #16]
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	88db      	ldrh	r3, [r3, #6]
 80050f0:	461a      	mov	r2, r3
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f001 f9f6 	bl	80064e4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80050f8:	e068      	b.n	80051cc <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	785a      	ldrb	r2, [r3, #1]
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	88db      	ldrh	r3, [r3, #6]
 8005108:	b2da      	uxtb	r2, r3
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005110:	6939      	ldr	r1, [r7, #16]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	88db      	ldrh	r3, [r3, #6]
 8005116:	461a      	mov	r2, r3
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f001 fa11 	bl	8006540 <USBD_CtlPrepareRx>
      break;
 800511e:	e055      	b.n	80051cc <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	683a      	ldr	r2, [r7, #0]
 800512a:	7850      	ldrb	r0, [r2, #1]
 800512c:	2200      	movs	r2, #0
 800512e:	6839      	ldr	r1, [r7, #0]
 8005130:	4798      	blx	r3
      break;
 8005132:	e04b      	b.n	80051cc <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	785b      	ldrb	r3, [r3, #1]
 8005138:	2b0a      	cmp	r3, #10
 800513a:	d017      	beq.n	800516c <USBD_CDC_Setup+0xd6>
 800513c:	2b0b      	cmp	r3, #11
 800513e:	d029      	beq.n	8005194 <USBD_CDC_Setup+0xfe>
 8005140:	2b00      	cmp	r3, #0
 8005142:	d133      	bne.n	80051ac <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800514a:	2b03      	cmp	r3, #3
 800514c:	d107      	bne.n	800515e <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800514e:	f107 030c 	add.w	r3, r7, #12
 8005152:	2202      	movs	r2, #2
 8005154:	4619      	mov	r1, r3
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f001 f9c4 	bl	80064e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800515c:	e02e      	b.n	80051bc <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800515e:	6839      	ldr	r1, [r7, #0]
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f001 f955 	bl	8006410 <USBD_CtlError>
            ret = USBD_FAIL;
 8005166:	2302      	movs	r3, #2
 8005168:	75fb      	strb	r3, [r7, #23]
          break;
 800516a:	e027      	b.n	80051bc <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005172:	2b03      	cmp	r3, #3
 8005174:	d107      	bne.n	8005186 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005176:	f107 030f 	add.w	r3, r7, #15
 800517a:	2201      	movs	r2, #1
 800517c:	4619      	mov	r1, r3
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f001 f9b0 	bl	80064e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005184:	e01a      	b.n	80051bc <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005186:	6839      	ldr	r1, [r7, #0]
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f001 f941 	bl	8006410 <USBD_CtlError>
            ret = USBD_FAIL;
 800518e:	2302      	movs	r3, #2
 8005190:	75fb      	strb	r3, [r7, #23]
          break;
 8005192:	e013      	b.n	80051bc <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800519a:	2b03      	cmp	r3, #3
 800519c:	d00d      	beq.n	80051ba <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800519e:	6839      	ldr	r1, [r7, #0]
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f001 f935 	bl	8006410 <USBD_CtlError>
            ret = USBD_FAIL;
 80051a6:	2302      	movs	r3, #2
 80051a8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80051aa:	e006      	b.n	80051ba <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 80051ac:	6839      	ldr	r1, [r7, #0]
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f001 f92e 	bl	8006410 <USBD_CtlError>
          ret = USBD_FAIL;
 80051b4:	2302      	movs	r3, #2
 80051b6:	75fb      	strb	r3, [r7, #23]
          break;
 80051b8:	e000      	b.n	80051bc <USBD_CDC_Setup+0x126>
          break;
 80051ba:	bf00      	nop
      }
      break;
 80051bc:	e006      	b.n	80051cc <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 80051be:	6839      	ldr	r1, [r7, #0]
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f001 f925 	bl	8006410 <USBD_CtlError>
      ret = USBD_FAIL;
 80051c6:	2302      	movs	r3, #2
 80051c8:	75fb      	strb	r3, [r7, #23]
      break;
 80051ca:	bf00      	nop
  }

  return ret;
 80051cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3718      	adds	r7, #24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b084      	sub	sp, #16
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	460b      	mov	r3, r1
 80051e0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051e8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80051f0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d037      	beq.n	800526c <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80051fc:	78fa      	ldrb	r2, [r7, #3]
 80051fe:	6879      	ldr	r1, [r7, #4]
 8005200:	4613      	mov	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	440b      	add	r3, r1
 800520a:	331c      	adds	r3, #28
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d026      	beq.n	8005260 <USBD_CDC_DataIn+0x8a>
 8005212:	78fa      	ldrb	r2, [r7, #3]
 8005214:	6879      	ldr	r1, [r7, #4]
 8005216:	4613      	mov	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4413      	add	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	440b      	add	r3, r1
 8005220:	331c      	adds	r3, #28
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	78fa      	ldrb	r2, [r7, #3]
 8005226:	68b9      	ldr	r1, [r7, #8]
 8005228:	0152      	lsls	r2, r2, #5
 800522a:	440a      	add	r2, r1
 800522c:	3238      	adds	r2, #56	; 0x38
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	fbb3 f1f2 	udiv	r1, r3, r2
 8005234:	fb02 f201 	mul.w	r2, r2, r1
 8005238:	1a9b      	subs	r3, r3, r2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d110      	bne.n	8005260 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800523e:	78fa      	ldrb	r2, [r7, #3]
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	4613      	mov	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	440b      	add	r3, r1
 800524c:	331c      	adds	r3, #28
 800524e:	2200      	movs	r2, #0
 8005250:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005252:	78f9      	ldrb	r1, [r7, #3]
 8005254:	2300      	movs	r3, #0
 8005256:	2200      	movs	r2, #0
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f001 fdc3 	bl	8006de4 <USBD_LL_Transmit>
 800525e:	e003      	b.n	8005268 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005268:	2300      	movs	r3, #0
 800526a:	e000      	b.n	800526e <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 800526c:	2302      	movs	r3, #2
  }
}
 800526e:	4618      	mov	r0, r3
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
 800527e:	460b      	mov	r3, r1
 8005280:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005288:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800528a:	78fb      	ldrb	r3, [r7, #3]
 800528c:	4619      	mov	r1, r3
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f001 fdee 	bl	8006e70 <USBD_LL_GetRxDataSize>
 8005294:	4602      	mov	r2, r0
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00d      	beq.n	80052c2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80052ba:	4611      	mov	r1, r2
 80052bc:	4798      	blx	r3

    return USBD_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	e000      	b.n	80052c4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80052c2:	2302      	movs	r3, #2
  }
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80052da:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d015      	beq.n	8005312 <USBD_CDC_EP0_RxReady+0x46>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80052ec:	2bff      	cmp	r3, #255	; 0xff
 80052ee:	d010      	beq.n	8005312 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80052fe:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005306:	b292      	uxth	r2, r2
 8005308:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	22ff      	movs	r2, #255	; 0xff
 800530e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2243      	movs	r2, #67	; 0x43
 8005328:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800532a:	4b03      	ldr	r3, [pc, #12]	; (8005338 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800532c:	4618      	mov	r0, r3
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	20000098 	.word	0x20000098

0800533c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2243      	movs	r2, #67	; 0x43
 8005348:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800534a:	4b03      	ldr	r3, [pc, #12]	; (8005358 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800534c:	4618      	mov	r0, r3
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	bc80      	pop	{r7}
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	20000054 	.word	0x20000054

0800535c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2243      	movs	r2, #67	; 0x43
 8005368:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800536a:	4b03      	ldr	r3, [pc, #12]	; (8005378 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800536c:	4618      	mov	r0, r3
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	bc80      	pop	{r7}
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	200000dc 	.word	0x200000dc

0800537c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	220a      	movs	r2, #10
 8005388:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800538a:	4b03      	ldr	r3, [pc, #12]	; (8005398 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800538c:	4618      	mov	r0, r3
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	bc80      	pop	{r7}
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	20000010 	.word	0x20000010

0800539c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80053a6:	2302      	movs	r3, #2
 80053a8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d005      	beq.n	80053bc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	683a      	ldr	r2, [r7, #0]
 80053b4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80053b8:	2300      	movs	r3, #0
 80053ba:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80053bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bc80      	pop	{r7}
 80053c6:	4770      	bx	lr

080053c8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	4613      	mov	r3, r2
 80053d4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053dc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80053e6:	88fa      	ldrh	r2, [r7, #6]
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	371c      	adds	r7, #28
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bc80      	pop	{r7}
 80053f8:	4770      	bx	lr

080053fa <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b085      	sub	sp, #20
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
 8005402:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800540a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	683a      	ldr	r2, [r7, #0]
 8005410:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3714      	adds	r7, #20
 800541a:	46bd      	mov	sp, r7
 800541c:	bc80      	pop	{r7}
 800541e:	4770      	bx	lr

08005420 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800542e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d01c      	beq.n	8005474 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005440:	2b00      	cmp	r3, #0
 8005442:	d115      	bne.n	8005470 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2201      	movs	r2, #1
 8005448:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005462:	b29b      	uxth	r3, r3
 8005464:	2181      	movs	r1, #129	; 0x81
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f001 fcbc 	bl	8006de4 <USBD_LL_Transmit>

      return USBD_OK;
 800546c:	2300      	movs	r3, #0
 800546e:	e002      	b.n	8005476 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005470:	2301      	movs	r3, #1
 8005472:	e000      	b.n	8005476 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8005474:	2302      	movs	r3, #2
  }
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800548c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005494:	2b00      	cmp	r3, #0
 8005496:	d017      	beq.n	80054c8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	7c1b      	ldrb	r3, [r3, #16]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d109      	bne.n	80054b4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80054a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054aa:	2101      	movs	r1, #1
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f001 fcbc 	bl	8006e2a <USBD_LL_PrepareReceive>
 80054b2:	e007      	b.n	80054c4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80054ba:	2340      	movs	r3, #64	; 0x40
 80054bc:	2101      	movs	r1, #1
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f001 fcb3 	bl	8006e2a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80054c4:	2300      	movs	r3, #0
 80054c6:	e000      	b.n	80054ca <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80054c8:	2302      	movs	r3, #2
  }
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b084      	sub	sp, #16
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	60f8      	str	r0, [r7, #12]
 80054da:	60b9      	str	r1, [r7, #8]
 80054dc:	4613      	mov	r3, r2
 80054de:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80054e6:	2302      	movs	r3, #2
 80054e8:	e01a      	b.n	8005520 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d003      	beq.n	80054fc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	79fa      	ldrb	r2, [r7, #7]
 8005516:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f001 fb27 	bl	8006b6c <USBD_LL_Init>

  return USBD_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8005532:	2300      	movs	r3, #0
 8005534:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d006      	beq.n	800554a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	73fb      	strb	r3, [r7, #15]
 8005548:	e001      	b.n	800554e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800554a:	2302      	movs	r3, #2
 800554c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800554e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3714      	adds	r7, #20
 8005554:	46bd      	mov	sp, r7
 8005556:	bc80      	pop	{r7}
 8005558:	4770      	bx	lr

0800555a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800555a:	b580      	push	{r7, lr}
 800555c:	b082      	sub	sp, #8
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f001 fb5c 	bl	8006c20 <USBD_LL_Start>

  return USBD_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005572:	b480      	push	{r7}
 8005574:	b083      	sub	sp, #12
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	bc80      	pop	{r7}
 8005584:	4770      	bx	lr

08005586 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
 800558e:	460b      	mov	r3, r1
 8005590:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005592:	2302      	movs	r3, #2
 8005594:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00c      	beq.n	80055ba <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	78fa      	ldrb	r2, [r7, #3]
 80055aa:	4611      	mov	r1, r2
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	4798      	blx	r3
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80055ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	460b      	mov	r3, r1
 80055ce:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	78fa      	ldrb	r2, [r7, #3]
 80055da:	4611      	mov	r1, r2
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	4798      	blx	r3

  return USBD_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b082      	sub	sp, #8
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
 80055f2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80055fa:	6839      	ldr	r1, [r7, #0]
 80055fc:	4618      	mov	r0, r3
 80055fe:	f000 fecb 	bl	8006398 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005610:	461a      	mov	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800561e:	f003 031f 	and.w	r3, r3, #31
 8005622:	2b01      	cmp	r3, #1
 8005624:	d00c      	beq.n	8005640 <USBD_LL_SetupStage+0x56>
 8005626:	2b01      	cmp	r3, #1
 8005628:	d302      	bcc.n	8005630 <USBD_LL_SetupStage+0x46>
 800562a:	2b02      	cmp	r3, #2
 800562c:	d010      	beq.n	8005650 <USBD_LL_SetupStage+0x66>
 800562e:	e017      	b.n	8005660 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005636:	4619      	mov	r1, r3
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 f9cb 	bl	80059d4 <USBD_StdDevReq>
      break;
 800563e:	e01a      	b.n	8005676 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005646:	4619      	mov	r1, r3
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 fa2d 	bl	8005aa8 <USBD_StdItfReq>
      break;
 800564e:	e012      	b.n	8005676 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005656:	4619      	mov	r1, r3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fa6b 	bl	8005b34 <USBD_StdEPReq>
      break;
 800565e:	e00a      	b.n	8005676 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005666:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800566a:	b2db      	uxtb	r3, r3
 800566c:	4619      	mov	r1, r3
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f001 fb36 	bl	8006ce0 <USBD_LL_StallEP>
      break;
 8005674:	bf00      	nop
  }

  return USBD_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3708      	adds	r7, #8
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	460b      	mov	r3, r1
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800568e:	7afb      	ldrb	r3, [r7, #11]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d14b      	bne.n	800572c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800569a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d134      	bne.n	8005710 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d919      	bls.n	80056e6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	1ad2      	subs	r2, r2, r3
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	68da      	ldr	r2, [r3, #12]
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d203      	bcs.n	80056d4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	e002      	b.n	80056da <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80056d8:	b29b      	uxth	r3, r3
 80056da:	461a      	mov	r2, r3
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 ff4c 	bl	800657c <USBD_CtlContinueRx>
 80056e4:	e038      	b.n	8005758 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00a      	beq.n	8005708 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d105      	bne.n	8005708 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 ff49 	bl	80065a0 <USBD_CtlSendStatus>
 800570e:	e023      	b.n	8005758 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005716:	2b05      	cmp	r3, #5
 8005718:	d11e      	bne.n	8005758 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005722:	2100      	movs	r1, #0
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f001 fadb 	bl	8006ce0 <USBD_LL_StallEP>
 800572a:	e015      	b.n	8005758 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00d      	beq.n	8005754 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800573e:	2b03      	cmp	r3, #3
 8005740:	d108      	bne.n	8005754 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	7afa      	ldrb	r2, [r7, #11]
 800574c:	4611      	mov	r1, r2
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	4798      	blx	r3
 8005752:	e001      	b.n	8005758 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005754:	2302      	movs	r3, #2
 8005756:	e000      	b.n	800575a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3718      	adds	r7, #24
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}

08005762 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b086      	sub	sp, #24
 8005766:	af00      	add	r7, sp, #0
 8005768:	60f8      	str	r0, [r7, #12]
 800576a:	460b      	mov	r3, r1
 800576c:	607a      	str	r2, [r7, #4]
 800576e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005770:	7afb      	ldrb	r3, [r7, #11]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d17f      	bne.n	8005876 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	3314      	adds	r3, #20
 800577a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005782:	2b02      	cmp	r3, #2
 8005784:	d15c      	bne.n	8005840 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	429a      	cmp	r2, r3
 8005790:	d915      	bls.n	80057be <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	1ad2      	subs	r2, r2, r3
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	461a      	mov	r2, r3
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f000 feb6 	bl	800651c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80057b0:	2300      	movs	r3, #0
 80057b2:	2200      	movs	r2, #0
 80057b4:	2100      	movs	r1, #0
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f001 fb37 	bl	8006e2a <USBD_LL_PrepareReceive>
 80057bc:	e04e      	b.n	800585c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	6912      	ldr	r2, [r2, #16]
 80057c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80057ca:	fb02 f201 	mul.w	r2, r2, r1
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d11c      	bne.n	800580e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80057dc:	429a      	cmp	r2, r3
 80057de:	d316      	bcc.n	800580e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d20f      	bcs.n	800580e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80057ee:	2200      	movs	r2, #0
 80057f0:	2100      	movs	r1, #0
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 fe92 	bl	800651c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005800:	2300      	movs	r3, #0
 8005802:	2200      	movs	r2, #0
 8005804:	2100      	movs	r1, #0
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f001 fb0f 	bl	8006e2a <USBD_LL_PrepareReceive>
 800580c:	e026      	b.n	800585c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00a      	beq.n	8005830 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005820:	2b03      	cmp	r3, #3
 8005822:	d105      	bne.n	8005830 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005830:	2180      	movs	r1, #128	; 0x80
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f001 fa54 	bl	8006ce0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f000 fec4 	bl	80065c6 <USBD_CtlReceiveStatus>
 800583e:	e00d      	b.n	800585c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005846:	2b04      	cmp	r3, #4
 8005848:	d004      	beq.n	8005854 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005850:	2b00      	cmp	r3, #0
 8005852:	d103      	bne.n	800585c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005854:	2180      	movs	r1, #128	; 0x80
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f001 fa42 	bl	8006ce0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005862:	2b01      	cmp	r3, #1
 8005864:	d11d      	bne.n	80058a2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f7ff fe83 	bl	8005572 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005874:	e015      	b.n	80058a2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00d      	beq.n	800589e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005888:	2b03      	cmp	r3, #3
 800588a:	d108      	bne.n	800589e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005892:	695b      	ldr	r3, [r3, #20]
 8005894:	7afa      	ldrb	r2, [r7, #11]
 8005896:	4611      	mov	r1, r2
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	4798      	blx	r3
 800589c:	e001      	b.n	80058a2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800589e:	2302      	movs	r3, #2
 80058a0:	e000      	b.n	80058a4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3718      	adds	r7, #24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80058b4:	2340      	movs	r3, #64	; 0x40
 80058b6:	2200      	movs	r2, #0
 80058b8:	2100      	movs	r1, #0
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f001 f9cb 	bl	8006c56 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2240      	movs	r2, #64	; 0x40
 80058cc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80058d0:	2340      	movs	r3, #64	; 0x40
 80058d2:	2200      	movs	r2, #0
 80058d4:	2180      	movs	r1, #128	; 0x80
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f001 f9bd 	bl	8006c56 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2240      	movs	r2, #64	; 0x40
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800590c:	2b00      	cmp	r3, #0
 800590e:	d009      	beq.n	8005924 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6852      	ldr	r2, [r2, #4]
 800591c:	b2d2      	uxtb	r2, r2
 800591e:	4611      	mov	r1, r2
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	4798      	blx	r3
  }

  return USBD_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
 8005936:	460b      	mov	r3, r1
 8005938:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	78fa      	ldrb	r2, [r7, #3]
 800593e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	bc80      	pop	{r7}
 800594a:	4770      	bx	lr

0800594c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2204      	movs	r2, #4
 8005964:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	370c      	adds	r7, #12
 800596e:	46bd      	mov	sp, r7
 8005970:	bc80      	pop	{r7}
 8005972:	4770      	bx	lr

08005974 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005982:	2b04      	cmp	r3, #4
 8005984:	d105      	bne.n	8005992 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr

0800599e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b082      	sub	sp, #8
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059ac:	2b03      	cmp	r3, #3
 80059ae:	d10b      	bne.n	80059c8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d005      	beq.n	80059c8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
	...

080059d4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80059ea:	2b20      	cmp	r3, #32
 80059ec:	d004      	beq.n	80059f8 <USBD_StdDevReq+0x24>
 80059ee:	2b40      	cmp	r3, #64	; 0x40
 80059f0:	d002      	beq.n	80059f8 <USBD_StdDevReq+0x24>
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d008      	beq.n	8005a08 <USBD_StdDevReq+0x34>
 80059f6:	e04c      	b.n	8005a92 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	6839      	ldr	r1, [r7, #0]
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	4798      	blx	r3
      break;
 8005a06:	e049      	b.n	8005a9c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	785b      	ldrb	r3, [r3, #1]
 8005a0c:	2b09      	cmp	r3, #9
 8005a0e:	d83a      	bhi.n	8005a86 <USBD_StdDevReq+0xb2>
 8005a10:	a201      	add	r2, pc, #4	; (adr r2, 8005a18 <USBD_StdDevReq+0x44>)
 8005a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a16:	bf00      	nop
 8005a18:	08005a69 	.word	0x08005a69
 8005a1c:	08005a7d 	.word	0x08005a7d
 8005a20:	08005a87 	.word	0x08005a87
 8005a24:	08005a73 	.word	0x08005a73
 8005a28:	08005a87 	.word	0x08005a87
 8005a2c:	08005a4b 	.word	0x08005a4b
 8005a30:	08005a41 	.word	0x08005a41
 8005a34:	08005a87 	.word	0x08005a87
 8005a38:	08005a5f 	.word	0x08005a5f
 8005a3c:	08005a55 	.word	0x08005a55
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005a40:	6839      	ldr	r1, [r7, #0]
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f9d4 	bl	8005df0 <USBD_GetDescriptor>
          break;
 8005a48:	e022      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005a4a:	6839      	ldr	r1, [r7, #0]
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 fb37 	bl	80060c0 <USBD_SetAddress>
          break;
 8005a52:	e01d      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005a54:	6839      	ldr	r1, [r7, #0]
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fb74 	bl	8006144 <USBD_SetConfig>
          break;
 8005a5c:	e018      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005a5e:	6839      	ldr	r1, [r7, #0]
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 fbfd 	bl	8006260 <USBD_GetConfig>
          break;
 8005a66:	e013      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005a68:	6839      	ldr	r1, [r7, #0]
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fc2c 	bl	80062c8 <USBD_GetStatus>
          break;
 8005a70:	e00e      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005a72:	6839      	ldr	r1, [r7, #0]
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 fc5a 	bl	800632e <USBD_SetFeature>
          break;
 8005a7a:	e009      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005a7c:	6839      	ldr	r1, [r7, #0]
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 fc69 	bl	8006356 <USBD_ClrFeature>
          break;
 8005a84:	e004      	b.n	8005a90 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005a86:	6839      	ldr	r1, [r7, #0]
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fcc1 	bl	8006410 <USBD_CtlError>
          break;
 8005a8e:	bf00      	nop
      }
      break;
 8005a90:	e004      	b.n	8005a9c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005a92:	6839      	ldr	r1, [r7, #0]
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 fcbb 	bl	8006410 <USBD_CtlError>
      break;
 8005a9a:	bf00      	nop
  }

  return ret;
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop

08005aa8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d003      	beq.n	8005aca <USBD_StdItfReq+0x22>
 8005ac2:	2b40      	cmp	r3, #64	; 0x40
 8005ac4:	d001      	beq.n	8005aca <USBD_StdItfReq+0x22>
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d12a      	bne.n	8005b20 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d81d      	bhi.n	8005b12 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	889b      	ldrh	r3, [r3, #4]
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d813      	bhi.n	8005b08 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	6839      	ldr	r1, [r7, #0]
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	4798      	blx	r3
 8005aee:	4603      	mov	r3, r0
 8005af0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	88db      	ldrh	r3, [r3, #6]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d110      	bne.n	8005b1c <USBD_StdItfReq+0x74>
 8005afa:	7bfb      	ldrb	r3, [r7, #15]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d10d      	bne.n	8005b1c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 fd4d 	bl	80065a0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005b06:	e009      	b.n	8005b1c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005b08:	6839      	ldr	r1, [r7, #0]
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fc80 	bl	8006410 <USBD_CtlError>
          break;
 8005b10:	e004      	b.n	8005b1c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005b12:	6839      	ldr	r1, [r7, #0]
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 fc7b 	bl	8006410 <USBD_CtlError>
          break;
 8005b1a:	e000      	b.n	8005b1e <USBD_StdItfReq+0x76>
          break;
 8005b1c:	bf00      	nop
      }
      break;
 8005b1e:	e004      	b.n	8005b2a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005b20:	6839      	ldr	r1, [r7, #0]
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fc74 	bl	8006410 <USBD_CtlError>
      break;
 8005b28:	bf00      	nop
  }

  return USBD_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3710      	adds	r7, #16
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	889b      	ldrh	r3, [r3, #4]
 8005b46:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d004      	beq.n	8005b5e <USBD_StdEPReq+0x2a>
 8005b54:	2b40      	cmp	r3, #64	; 0x40
 8005b56:	d002      	beq.n	8005b5e <USBD_StdEPReq+0x2a>
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d008      	beq.n	8005b6e <USBD_StdEPReq+0x3a>
 8005b5c:	e13d      	b.n	8005dda <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	6839      	ldr	r1, [r7, #0]
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	4798      	blx	r3
      break;
 8005b6c:	e13a      	b.n	8005de4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005b76:	2b20      	cmp	r3, #32
 8005b78:	d10a      	bne.n	8005b90 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	6839      	ldr	r1, [r7, #0]
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	4798      	blx	r3
 8005b88:	4603      	mov	r3, r0
 8005b8a:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005b8c:	7bfb      	ldrb	r3, [r7, #15]
 8005b8e:	e12a      	b.n	8005de6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	785b      	ldrb	r3, [r3, #1]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d03e      	beq.n	8005c16 <USBD_StdEPReq+0xe2>
 8005b98:	2b03      	cmp	r3, #3
 8005b9a:	d002      	beq.n	8005ba2 <USBD_StdEPReq+0x6e>
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d070      	beq.n	8005c82 <USBD_StdEPReq+0x14e>
 8005ba0:	e115      	b.n	8005dce <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d002      	beq.n	8005bb2 <USBD_StdEPReq+0x7e>
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	d015      	beq.n	8005bdc <USBD_StdEPReq+0xa8>
 8005bb0:	e02b      	b.n	8005c0a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005bb2:	7bbb      	ldrb	r3, [r7, #14]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00c      	beq.n	8005bd2 <USBD_StdEPReq+0x9e>
 8005bb8:	7bbb      	ldrb	r3, [r7, #14]
 8005bba:	2b80      	cmp	r3, #128	; 0x80
 8005bbc:	d009      	beq.n	8005bd2 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005bbe:	7bbb      	ldrb	r3, [r7, #14]
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f001 f88c 	bl	8006ce0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005bc8:	2180      	movs	r1, #128	; 0x80
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f001 f888 	bl	8006ce0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005bd0:	e020      	b.n	8005c14 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005bd2:	6839      	ldr	r1, [r7, #0]
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 fc1b 	bl	8006410 <USBD_CtlError>
              break;
 8005bda:	e01b      	b.n	8005c14 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	885b      	ldrh	r3, [r3, #2]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10e      	bne.n	8005c02 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005be4:	7bbb      	ldrb	r3, [r7, #14]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00b      	beq.n	8005c02 <USBD_StdEPReq+0xce>
 8005bea:	7bbb      	ldrb	r3, [r7, #14]
 8005bec:	2b80      	cmp	r3, #128	; 0x80
 8005bee:	d008      	beq.n	8005c02 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	88db      	ldrh	r3, [r3, #6]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d104      	bne.n	8005c02 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005bf8:	7bbb      	ldrb	r3, [r7, #14]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f001 f86f 	bl	8006ce0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 fccc 	bl	80065a0 <USBD_CtlSendStatus>

              break;
 8005c08:	e004      	b.n	8005c14 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005c0a:	6839      	ldr	r1, [r7, #0]
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 fbff 	bl	8006410 <USBD_CtlError>
              break;
 8005c12:	bf00      	nop
          }
          break;
 8005c14:	e0e0      	b.n	8005dd8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d002      	beq.n	8005c26 <USBD_StdEPReq+0xf2>
 8005c20:	2b03      	cmp	r3, #3
 8005c22:	d015      	beq.n	8005c50 <USBD_StdEPReq+0x11c>
 8005c24:	e026      	b.n	8005c74 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005c26:	7bbb      	ldrb	r3, [r7, #14]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00c      	beq.n	8005c46 <USBD_StdEPReq+0x112>
 8005c2c:	7bbb      	ldrb	r3, [r7, #14]
 8005c2e:	2b80      	cmp	r3, #128	; 0x80
 8005c30:	d009      	beq.n	8005c46 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005c32:	7bbb      	ldrb	r3, [r7, #14]
 8005c34:	4619      	mov	r1, r3
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f001 f852 	bl	8006ce0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005c3c:	2180      	movs	r1, #128	; 0x80
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f001 f84e 	bl	8006ce0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005c44:	e01c      	b.n	8005c80 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005c46:	6839      	ldr	r1, [r7, #0]
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fbe1 	bl	8006410 <USBD_CtlError>
              break;
 8005c4e:	e017      	b.n	8005c80 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	885b      	ldrh	r3, [r3, #2]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d112      	bne.n	8005c7e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005c58:	7bbb      	ldrb	r3, [r7, #14]
 8005c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d004      	beq.n	8005c6c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005c62:	7bbb      	ldrb	r3, [r7, #14]
 8005c64:	4619      	mov	r1, r3
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f001 f859 	bl	8006d1e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 fc97 	bl	80065a0 <USBD_CtlSendStatus>
              }
              break;
 8005c72:	e004      	b.n	8005c7e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 fbca 	bl	8006410 <USBD_CtlError>
              break;
 8005c7c:	e000      	b.n	8005c80 <USBD_StdEPReq+0x14c>
              break;
 8005c7e:	bf00      	nop
          }
          break;
 8005c80:	e0aa      	b.n	8005dd8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d002      	beq.n	8005c92 <USBD_StdEPReq+0x15e>
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	d032      	beq.n	8005cf6 <USBD_StdEPReq+0x1c2>
 8005c90:	e097      	b.n	8005dc2 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005c92:	7bbb      	ldrb	r3, [r7, #14]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d007      	beq.n	8005ca8 <USBD_StdEPReq+0x174>
 8005c98:	7bbb      	ldrb	r3, [r7, #14]
 8005c9a:	2b80      	cmp	r3, #128	; 0x80
 8005c9c:	d004      	beq.n	8005ca8 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005c9e:	6839      	ldr	r1, [r7, #0]
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 fbb5 	bl	8006410 <USBD_CtlError>
                break;
 8005ca6:	e091      	b.n	8005dcc <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ca8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	da0b      	bge.n	8005cc8 <USBD_StdEPReq+0x194>
 8005cb0:	7bbb      	ldrb	r3, [r7, #14]
 8005cb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	4413      	add	r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	3310      	adds	r3, #16
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	3304      	adds	r3, #4
 8005cc6:	e00b      	b.n	8005ce0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005cc8:	7bbb      	ldrb	r3, [r7, #14]
 8005cca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005cce:	4613      	mov	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4413      	add	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4413      	add	r3, r2
 8005cde:	3304      	adds	r3, #4
 8005ce0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	2202      	movs	r2, #2
 8005cec:	4619      	mov	r1, r3
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fbf8 	bl	80064e4 <USBD_CtlSendData>
              break;
 8005cf4:	e06a      	b.n	8005dcc <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005cf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	da11      	bge.n	8005d22 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005cfe:	7bbb      	ldrb	r3, [r7, #14]
 8005d00:	f003 020f 	and.w	r2, r3, #15
 8005d04:	6879      	ldr	r1, [r7, #4]
 8005d06:	4613      	mov	r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	4413      	add	r3, r2
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	440b      	add	r3, r1
 8005d10:	3318      	adds	r3, #24
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d117      	bne.n	8005d48 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005d18:	6839      	ldr	r1, [r7, #0]
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 fb78 	bl	8006410 <USBD_CtlError>
                  break;
 8005d20:	e054      	b.n	8005dcc <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005d22:	7bbb      	ldrb	r3, [r7, #14]
 8005d24:	f003 020f 	and.w	r2, r3, #15
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	440b      	add	r3, r1
 8005d34:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d104      	bne.n	8005d48 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005d3e:	6839      	ldr	r1, [r7, #0]
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 fb65 	bl	8006410 <USBD_CtlError>
                  break;
 8005d46:	e041      	b.n	8005dcc <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	da0b      	bge.n	8005d68 <USBD_StdEPReq+0x234>
 8005d50:	7bbb      	ldrb	r3, [r7, #14]
 8005d52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d56:	4613      	mov	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4413      	add	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	3310      	adds	r3, #16
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	4413      	add	r3, r2
 8005d64:	3304      	adds	r3, #4
 8005d66:	e00b      	b.n	8005d80 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005d68:	7bbb      	ldrb	r3, [r7, #14]
 8005d6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	3304      	adds	r3, #4
 8005d80:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005d82:	7bbb      	ldrb	r3, [r7, #14]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d002      	beq.n	8005d8e <USBD_StdEPReq+0x25a>
 8005d88:	7bbb      	ldrb	r3, [r7, #14]
 8005d8a:	2b80      	cmp	r3, #128	; 0x80
 8005d8c:	d103      	bne.n	8005d96 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	2200      	movs	r2, #0
 8005d92:	601a      	str	r2, [r3, #0]
 8005d94:	e00e      	b.n	8005db4 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005d96:	7bbb      	ldrb	r3, [r7, #14]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 ffde 	bl	8006d5c <USBD_LL_IsStallEP>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	2201      	movs	r2, #1
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	e002      	b.n	8005db4 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2200      	movs	r2, #0
 8005db2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2202      	movs	r2, #2
 8005db8:	4619      	mov	r1, r3
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fb92 	bl	80064e4 <USBD_CtlSendData>
              break;
 8005dc0:	e004      	b.n	8005dcc <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005dc2:	6839      	ldr	r1, [r7, #0]
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 fb23 	bl	8006410 <USBD_CtlError>
              break;
 8005dca:	bf00      	nop
          }
          break;
 8005dcc:	e004      	b.n	8005dd8 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005dce:	6839      	ldr	r1, [r7, #0]
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 fb1d 	bl	8006410 <USBD_CtlError>
          break;
 8005dd6:	bf00      	nop
      }
      break;
 8005dd8:	e004      	b.n	8005de4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005dda:	6839      	ldr	r1, [r7, #0]
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 fb17 	bl	8006410 <USBD_CtlError>
      break;
 8005de2:	bf00      	nop
  }

  return ret;
 8005de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
	...

08005df0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	885b      	ldrh	r3, [r3, #2]
 8005e0a:	0a1b      	lsrs	r3, r3, #8
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	2b06      	cmp	r3, #6
 8005e12:	f200 8128 	bhi.w	8006066 <USBD_GetDescriptor+0x276>
 8005e16:	a201      	add	r2, pc, #4	; (adr r2, 8005e1c <USBD_GetDescriptor+0x2c>)
 8005e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e1c:	08005e39 	.word	0x08005e39
 8005e20:	08005e51 	.word	0x08005e51
 8005e24:	08005e91 	.word	0x08005e91
 8005e28:	08006067 	.word	0x08006067
 8005e2c:	08006067 	.word	0x08006067
 8005e30:	08006007 	.word	0x08006007
 8005e34:	08006033 	.word	0x08006033
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	7c12      	ldrb	r2, [r2, #16]
 8005e44:	f107 0108 	add.w	r1, r7, #8
 8005e48:	4610      	mov	r0, r2
 8005e4a:	4798      	blx	r3
 8005e4c:	60f8      	str	r0, [r7, #12]
      break;
 8005e4e:	e112      	b.n	8006076 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	7c1b      	ldrb	r3, [r3, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d10d      	bne.n	8005e74 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e60:	f107 0208 	add.w	r2, r7, #8
 8005e64:	4610      	mov	r0, r2
 8005e66:	4798      	blx	r3
 8005e68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	2202      	movs	r2, #2
 8005e70:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005e72:	e100      	b.n	8006076 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7c:	f107 0208 	add.w	r2, r7, #8
 8005e80:	4610      	mov	r0, r2
 8005e82:	4798      	blx	r3
 8005e84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	701a      	strb	r2, [r3, #0]
      break;
 8005e8e:	e0f2      	b.n	8006076 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	885b      	ldrh	r3, [r3, #2]
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b05      	cmp	r3, #5
 8005e98:	f200 80ac 	bhi.w	8005ff4 <USBD_GetDescriptor+0x204>
 8005e9c:	a201      	add	r2, pc, #4	; (adr r2, 8005ea4 <USBD_GetDescriptor+0xb4>)
 8005e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea2:	bf00      	nop
 8005ea4:	08005ebd 	.word	0x08005ebd
 8005ea8:	08005ef1 	.word	0x08005ef1
 8005eac:	08005f25 	.word	0x08005f25
 8005eb0:	08005f59 	.word	0x08005f59
 8005eb4:	08005f8d 	.word	0x08005f8d
 8005eb8:	08005fc1 	.word	0x08005fc1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00b      	beq.n	8005ee0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	7c12      	ldrb	r2, [r2, #16]
 8005ed4:	f107 0108 	add.w	r1, r7, #8
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4798      	blx	r3
 8005edc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005ede:	e091      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005ee0:	6839      	ldr	r1, [r7, #0]
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fa94 	bl	8006410 <USBD_CtlError>
            err++;
 8005ee8:	7afb      	ldrb	r3, [r7, #11]
 8005eea:	3301      	adds	r3, #1
 8005eec:	72fb      	strb	r3, [r7, #11]
          break;
 8005eee:	e089      	b.n	8006004 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00b      	beq.n	8005f14 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	7c12      	ldrb	r2, [r2, #16]
 8005f08:	f107 0108 	add.w	r1, r7, #8
 8005f0c:	4610      	mov	r0, r2
 8005f0e:	4798      	blx	r3
 8005f10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005f12:	e077      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005f14:	6839      	ldr	r1, [r7, #0]
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 fa7a 	bl	8006410 <USBD_CtlError>
            err++;
 8005f1c:	7afb      	ldrb	r3, [r7, #11]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	72fb      	strb	r3, [r7, #11]
          break;
 8005f22:	e06f      	b.n	8006004 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00b      	beq.n	8005f48 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	7c12      	ldrb	r2, [r2, #16]
 8005f3c:	f107 0108 	add.w	r1, r7, #8
 8005f40:	4610      	mov	r0, r2
 8005f42:	4798      	blx	r3
 8005f44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005f46:	e05d      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005f48:	6839      	ldr	r1, [r7, #0]
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fa60 	bl	8006410 <USBD_CtlError>
            err++;
 8005f50:	7afb      	ldrb	r3, [r7, #11]
 8005f52:	3301      	adds	r3, #1
 8005f54:	72fb      	strb	r3, [r7, #11]
          break;
 8005f56:	e055      	b.n	8006004 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00b      	beq.n	8005f7c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	7c12      	ldrb	r2, [r2, #16]
 8005f70:	f107 0108 	add.w	r1, r7, #8
 8005f74:	4610      	mov	r0, r2
 8005f76:	4798      	blx	r3
 8005f78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005f7a:	e043      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005f7c:	6839      	ldr	r1, [r7, #0]
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 fa46 	bl	8006410 <USBD_CtlError>
            err++;
 8005f84:	7afb      	ldrb	r3, [r7, #11]
 8005f86:	3301      	adds	r3, #1
 8005f88:	72fb      	strb	r3, [r7, #11]
          break;
 8005f8a:	e03b      	b.n	8006004 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f92:	695b      	ldr	r3, [r3, #20]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00b      	beq.n	8005fb0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f9e:	695b      	ldr	r3, [r3, #20]
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	7c12      	ldrb	r2, [r2, #16]
 8005fa4:	f107 0108 	add.w	r1, r7, #8
 8005fa8:	4610      	mov	r0, r2
 8005faa:	4798      	blx	r3
 8005fac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005fae:	e029      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005fb0:	6839      	ldr	r1, [r7, #0]
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 fa2c 	bl	8006410 <USBD_CtlError>
            err++;
 8005fb8:	7afb      	ldrb	r3, [r7, #11]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	72fb      	strb	r3, [r7, #11]
          break;
 8005fbe:	e021      	b.n	8006004 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00b      	beq.n	8005fe4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	7c12      	ldrb	r2, [r2, #16]
 8005fd8:	f107 0108 	add.w	r1, r7, #8
 8005fdc:	4610      	mov	r0, r2
 8005fde:	4798      	blx	r3
 8005fe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005fe2:	e00f      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005fe4:	6839      	ldr	r1, [r7, #0]
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fa12 	bl	8006410 <USBD_CtlError>
            err++;
 8005fec:	7afb      	ldrb	r3, [r7, #11]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	72fb      	strb	r3, [r7, #11]
          break;
 8005ff2:	e007      	b.n	8006004 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8005ff4:	6839      	ldr	r1, [r7, #0]
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 fa0a 	bl	8006410 <USBD_CtlError>
          err++;
 8005ffc:	7afb      	ldrb	r3, [r7, #11]
 8005ffe:	3301      	adds	r3, #1
 8006000:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006002:	e038      	b.n	8006076 <USBD_GetDescriptor+0x286>
 8006004:	e037      	b.n	8006076 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	7c1b      	ldrb	r3, [r3, #16]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d109      	bne.n	8006022 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006016:	f107 0208 	add.w	r2, r7, #8
 800601a:	4610      	mov	r0, r2
 800601c:	4798      	blx	r3
 800601e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006020:	e029      	b.n	8006076 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006022:	6839      	ldr	r1, [r7, #0]
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f9f3 	bl	8006410 <USBD_CtlError>
        err++;
 800602a:	7afb      	ldrb	r3, [r7, #11]
 800602c:	3301      	adds	r3, #1
 800602e:	72fb      	strb	r3, [r7, #11]
      break;
 8006030:	e021      	b.n	8006076 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	7c1b      	ldrb	r3, [r3, #16]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10d      	bne.n	8006056 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006042:	f107 0208 	add.w	r2, r7, #8
 8006046:	4610      	mov	r0, r2
 8006048:	4798      	blx	r3
 800604a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	3301      	adds	r3, #1
 8006050:	2207      	movs	r2, #7
 8006052:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006054:	e00f      	b.n	8006076 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006056:	6839      	ldr	r1, [r7, #0]
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 f9d9 	bl	8006410 <USBD_CtlError>
        err++;
 800605e:	7afb      	ldrb	r3, [r7, #11]
 8006060:	3301      	adds	r3, #1
 8006062:	72fb      	strb	r3, [r7, #11]
      break;
 8006064:	e007      	b.n	8006076 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006066:	6839      	ldr	r1, [r7, #0]
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f9d1 	bl	8006410 <USBD_CtlError>
      err++;
 800606e:	7afb      	ldrb	r3, [r7, #11]
 8006070:	3301      	adds	r3, #1
 8006072:	72fb      	strb	r3, [r7, #11]
      break;
 8006074:	bf00      	nop
  }

  if (err != 0U)
 8006076:	7afb      	ldrb	r3, [r7, #11]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d11c      	bne.n	80060b6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800607c:	893b      	ldrh	r3, [r7, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d011      	beq.n	80060a6 <USBD_GetDescriptor+0x2b6>
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	88db      	ldrh	r3, [r3, #6]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00d      	beq.n	80060a6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	88da      	ldrh	r2, [r3, #6]
 800608e:	893b      	ldrh	r3, [r7, #8]
 8006090:	4293      	cmp	r3, r2
 8006092:	bf28      	it	cs
 8006094:	4613      	movcs	r3, r2
 8006096:	b29b      	uxth	r3, r3
 8006098:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800609a:	893b      	ldrh	r3, [r7, #8]
 800609c:	461a      	mov	r2, r3
 800609e:	68f9      	ldr	r1, [r7, #12]
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 fa1f 	bl	80064e4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	88db      	ldrh	r3, [r3, #6]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d104      	bne.n	80060b8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fa76 	bl	80065a0 <USBD_CtlSendStatus>
 80060b4:	e000      	b.n	80060b8 <USBD_GetDescriptor+0x2c8>
    return;
 80060b6:	bf00      	nop
    }
  }
}
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop

080060c0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	889b      	ldrh	r3, [r3, #4]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d130      	bne.n	8006134 <USBD_SetAddress+0x74>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	88db      	ldrh	r3, [r3, #6]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d12c      	bne.n	8006134 <USBD_SetAddress+0x74>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	885b      	ldrh	r3, [r3, #2]
 80060de:	2b7f      	cmp	r3, #127	; 0x7f
 80060e0:	d828      	bhi.n	8006134 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	885b      	ldrh	r3, [r3, #2]
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060ec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80060f4:	2b03      	cmp	r3, #3
 80060f6:	d104      	bne.n	8006102 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80060f8:	6839      	ldr	r1, [r7, #0]
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 f988 	bl	8006410 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006100:	e01c      	b.n	800613c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	7bfa      	ldrb	r2, [r7, #15]
 8006106:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800610a:	7bfb      	ldrb	r3, [r7, #15]
 800610c:	4619      	mov	r1, r3
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fe49 	bl	8006da6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fa43 	bl	80065a0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d004      	beq.n	800612a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006128:	e008      	b.n	800613c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006132:	e003      	b.n	800613c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006134:	6839      	ldr	r1, [r7, #0]
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f96a 	bl	8006410 <USBD_CtlError>
  }
}
 800613c:	bf00      	nop
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	885b      	ldrh	r3, [r3, #2]
 8006152:	b2da      	uxtb	r2, r3
 8006154:	4b41      	ldr	r3, [pc, #260]	; (800625c <USBD_SetConfig+0x118>)
 8006156:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006158:	4b40      	ldr	r3, [pc, #256]	; (800625c <USBD_SetConfig+0x118>)
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d904      	bls.n	800616a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006160:	6839      	ldr	r1, [r7, #0]
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f954 	bl	8006410 <USBD_CtlError>
 8006168:	e075      	b.n	8006256 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006170:	2b02      	cmp	r3, #2
 8006172:	d002      	beq.n	800617a <USBD_SetConfig+0x36>
 8006174:	2b03      	cmp	r3, #3
 8006176:	d023      	beq.n	80061c0 <USBD_SetConfig+0x7c>
 8006178:	e062      	b.n	8006240 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800617a:	4b38      	ldr	r3, [pc, #224]	; (800625c <USBD_SetConfig+0x118>)
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d01a      	beq.n	80061b8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006182:	4b36      	ldr	r3, [pc, #216]	; (800625c <USBD_SetConfig+0x118>)
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	461a      	mov	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2203      	movs	r2, #3
 8006190:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006194:	4b31      	ldr	r3, [pc, #196]	; (800625c <USBD_SetConfig+0x118>)
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	4619      	mov	r1, r3
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff f9f3 	bl	8005586 <USBD_SetClassConfig>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d104      	bne.n	80061b0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80061a6:	6839      	ldr	r1, [r7, #0]
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 f931 	bl	8006410 <USBD_CtlError>
            return;
 80061ae:	e052      	b.n	8006256 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f9f5 	bl	80065a0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80061b6:	e04e      	b.n	8006256 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 f9f1 	bl	80065a0 <USBD_CtlSendStatus>
        break;
 80061be:	e04a      	b.n	8006256 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80061c0:	4b26      	ldr	r3, [pc, #152]	; (800625c <USBD_SetConfig+0x118>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d112      	bne.n	80061ee <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80061d0:	4b22      	ldr	r3, [pc, #136]	; (800625c <USBD_SetConfig+0x118>)
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	461a      	mov	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80061da:	4b20      	ldr	r3, [pc, #128]	; (800625c <USBD_SetConfig+0x118>)
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	4619      	mov	r1, r3
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7ff f9ef 	bl	80055c4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f9da 	bl	80065a0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80061ec:	e033      	b.n	8006256 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80061ee:	4b1b      	ldr	r3, [pc, #108]	; (800625c <USBD_SetConfig+0x118>)
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	461a      	mov	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d01d      	beq.n	8006238 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	b2db      	uxtb	r3, r3
 8006202:	4619      	mov	r1, r3
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff f9dd 	bl	80055c4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800620a:	4b14      	ldr	r3, [pc, #80]	; (800625c <USBD_SetConfig+0x118>)
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	461a      	mov	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006214:	4b11      	ldr	r3, [pc, #68]	; (800625c <USBD_SetConfig+0x118>)
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	4619      	mov	r1, r3
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7ff f9b3 	bl	8005586 <USBD_SetClassConfig>
 8006220:	4603      	mov	r3, r0
 8006222:	2b02      	cmp	r3, #2
 8006224:	d104      	bne.n	8006230 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006226:	6839      	ldr	r1, [r7, #0]
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 f8f1 	bl	8006410 <USBD_CtlError>
            return;
 800622e:	e012      	b.n	8006256 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 f9b5 	bl	80065a0 <USBD_CtlSendStatus>
        break;
 8006236:	e00e      	b.n	8006256 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f9b1 	bl	80065a0 <USBD_CtlSendStatus>
        break;
 800623e:	e00a      	b.n	8006256 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006240:	6839      	ldr	r1, [r7, #0]
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f8e4 	bl	8006410 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006248:	4b04      	ldr	r3, [pc, #16]	; (800625c <USBD_SetConfig+0x118>)
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	4619      	mov	r1, r3
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f7ff f9b8 	bl	80055c4 <USBD_ClrClassConfig>
        break;
 8006254:	bf00      	nop
    }
  }
}
 8006256:	3708      	adds	r7, #8
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	20000374 	.word	0x20000374

08006260 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	88db      	ldrh	r3, [r3, #6]
 800626e:	2b01      	cmp	r3, #1
 8006270:	d004      	beq.n	800627c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006272:	6839      	ldr	r1, [r7, #0]
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 f8cb 	bl	8006410 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800627a:	e021      	b.n	80062c0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006282:	2b01      	cmp	r3, #1
 8006284:	db17      	blt.n	80062b6 <USBD_GetConfig+0x56>
 8006286:	2b02      	cmp	r3, #2
 8006288:	dd02      	ble.n	8006290 <USBD_GetConfig+0x30>
 800628a:	2b03      	cmp	r3, #3
 800628c:	d00b      	beq.n	80062a6 <USBD_GetConfig+0x46>
 800628e:	e012      	b.n	80062b6 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	3308      	adds	r3, #8
 800629a:	2201      	movs	r2, #1
 800629c:	4619      	mov	r1, r3
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f920 	bl	80064e4 <USBD_CtlSendData>
        break;
 80062a4:	e00c      	b.n	80062c0 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	3304      	adds	r3, #4
 80062aa:	2201      	movs	r2, #1
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f918 	bl	80064e4 <USBD_CtlSendData>
        break;
 80062b4:	e004      	b.n	80062c0 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80062b6:	6839      	ldr	r1, [r7, #0]
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 f8a9 	bl	8006410 <USBD_CtlError>
        break;
 80062be:	bf00      	nop
}
 80062c0:	bf00      	nop
 80062c2:	3708      	adds	r7, #8
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062d8:	3b01      	subs	r3, #1
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d81e      	bhi.n	800631c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	88db      	ldrh	r3, [r3, #6]
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d004      	beq.n	80062f0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80062e6:	6839      	ldr	r1, [r7, #0]
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f891 	bl	8006410 <USBD_CtlError>
        break;
 80062ee:	e01a      	b.n	8006326 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f043 0202 	orr.w	r2, r3, #2
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	330c      	adds	r3, #12
 8006310:	2202      	movs	r2, #2
 8006312:	4619      	mov	r1, r3
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f8e5 	bl	80064e4 <USBD_CtlSendData>
      break;
 800631a:	e004      	b.n	8006326 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800631c:	6839      	ldr	r1, [r7, #0]
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 f876 	bl	8006410 <USBD_CtlError>
      break;
 8006324:	bf00      	nop
  }
}
 8006326:	bf00      	nop
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b082      	sub	sp, #8
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
 8006336:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	885b      	ldrh	r3, [r3, #2]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d106      	bne.n	800634e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 f929 	bl	80065a0 <USBD_CtlSendStatus>
  }
}
 800634e:	bf00      	nop
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b082      	sub	sp, #8
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
 800635e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006366:	3b01      	subs	r3, #1
 8006368:	2b02      	cmp	r3, #2
 800636a:	d80b      	bhi.n	8006384 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	885b      	ldrh	r3, [r3, #2]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d10c      	bne.n	800638e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f90f 	bl	80065a0 <USBD_CtlSendStatus>
      }
      break;
 8006382:	e004      	b.n	800638e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006384:	6839      	ldr	r1, [r7, #0]
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f842 	bl	8006410 <USBD_CtlError>
      break;
 800638c:	e000      	b.n	8006390 <USBD_ClrFeature+0x3a>
      break;
 800638e:	bf00      	nop
  }
}
 8006390:	bf00      	nop
 8006392:	3708      	adds	r7, #8
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006398:	b480      	push	{r7}
 800639a:	b083      	sub	sp, #12
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	781a      	ldrb	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	785a      	ldrb	r2, [r3, #1]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	3302      	adds	r3, #2
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	3303      	adds	r3, #3
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	021b      	lsls	r3, r3, #8
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	4413      	add	r3, r2
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	3304      	adds	r3, #4
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	3305      	adds	r3, #5
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	b29b      	uxth	r3, r3
 80063de:	021b      	lsls	r3, r3, #8
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	4413      	add	r3, r2
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	3306      	adds	r3, #6
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	3307      	adds	r3, #7
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	021b      	lsls	r3, r3, #8
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	4413      	add	r3, r2
 8006400:	b29a      	uxth	r2, r3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	80da      	strh	r2, [r3, #6]

}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr

08006410 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800641a:	2180      	movs	r1, #128	; 0x80
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 fc5f 	bl	8006ce0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006422:	2100      	movs	r1, #0
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 fc5b 	bl	8006ce0 <USBD_LL_StallEP>
}
 800642a:	bf00      	nop
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b086      	sub	sp, #24
 8006436:	af00      	add	r7, sp, #0
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800643e:	2300      	movs	r3, #0
 8006440:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d032      	beq.n	80064ae <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 f834 	bl	80064b6 <USBD_GetLen>
 800644e:	4603      	mov	r3, r0
 8006450:	3301      	adds	r3, #1
 8006452:	b29b      	uxth	r3, r3
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800645c:	7dfb      	ldrb	r3, [r7, #23]
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	75fa      	strb	r2, [r7, #23]
 8006462:	461a      	mov	r2, r3
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	4413      	add	r3, r2
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	7812      	ldrb	r2, [r2, #0]
 800646c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800646e:	7dfb      	ldrb	r3, [r7, #23]
 8006470:	1c5a      	adds	r2, r3, #1
 8006472:	75fa      	strb	r2, [r7, #23]
 8006474:	461a      	mov	r2, r3
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	4413      	add	r3, r2
 800647a:	2203      	movs	r2, #3
 800647c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800647e:	e012      	b.n	80064a6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	60fa      	str	r2, [r7, #12]
 8006486:	7dfa      	ldrb	r2, [r7, #23]
 8006488:	1c51      	adds	r1, r2, #1
 800648a:	75f9      	strb	r1, [r7, #23]
 800648c:	4611      	mov	r1, r2
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	440a      	add	r2, r1
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8006496:	7dfb      	ldrb	r3, [r7, #23]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	75fa      	strb	r2, [r7, #23]
 800649c:	461a      	mov	r2, r3
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	4413      	add	r3, r2
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1e8      	bne.n	8006480 <USBD_GetString+0x4e>
    }
  }
}
 80064ae:	bf00      	nop
 80064b0:	3718      	adds	r7, #24
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80064be:	2300      	movs	r3, #0
 80064c0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80064c2:	e005      	b.n	80064d0 <USBD_GetLen+0x1a>
  {
    len++;
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
 80064c6:	3301      	adds	r3, #1
 80064c8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	3301      	adds	r3, #1
 80064ce:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1f5      	bne.n	80064c4 <USBD_GetLen+0xe>
  }

  return len;
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	bc80      	pop	{r7}
 80064e2:	4770      	bx	lr

080064e4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	4613      	mov	r3, r2
 80064f0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2202      	movs	r2, #2
 80064f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80064fa:	88fa      	ldrh	r2, [r7, #6]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8006500:	88fa      	ldrh	r2, [r7, #6]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006506:	88fb      	ldrh	r3, [r7, #6]
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	2100      	movs	r1, #0
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f000 fc69 	bl	8006de4 <USBD_LL_Transmit>

  return USBD_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3710      	adds	r7, #16
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800652a:	88fb      	ldrh	r3, [r7, #6]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	2100      	movs	r1, #0
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 fc57 	bl	8006de4 <USBD_LL_Transmit>

  return USBD_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	4613      	mov	r3, r2
 800654c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2203      	movs	r2, #3
 8006552:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006556:	88fa      	ldrh	r2, [r7, #6]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800655e:	88fa      	ldrh	r2, [r7, #6]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006566:	88fb      	ldrh	r3, [r7, #6]
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	2100      	movs	r1, #0
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f000 fc5c 	bl	8006e2a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	4613      	mov	r3, r2
 8006588:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800658a:	88fb      	ldrh	r3, [r7, #6]
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	2100      	movs	r1, #0
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f000 fc4a 	bl	8006e2a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2204      	movs	r2, #4
 80065ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80065b0:	2300      	movs	r3, #0
 80065b2:	2200      	movs	r2, #0
 80065b4:	2100      	movs	r1, #0
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fc14 	bl	8006de4 <USBD_LL_Transmit>

  return USBD_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b082      	sub	sp, #8
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2205      	movs	r2, #5
 80065d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80065d6:	2300      	movs	r3, #0
 80065d8:	2200      	movs	r2, #0
 80065da:	2100      	movs	r1, #0
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 fc24 	bl	8006e2a <USBD_LL_PrepareReceive>

  return USBD_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3708      	adds	r7, #8
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80065f0:	2200      	movs	r2, #0
 80065f2:	4912      	ldr	r1, [pc, #72]	; (800663c <MX_USB_DEVICE_Init+0x50>)
 80065f4:	4812      	ldr	r0, [pc, #72]	; (8006640 <MX_USB_DEVICE_Init+0x54>)
 80065f6:	f7fe ff6c 	bl	80054d2 <USBD_Init>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d001      	beq.n	8006604 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006600:	f7fa f9fe 	bl	8000a00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006604:	490f      	ldr	r1, [pc, #60]	; (8006644 <MX_USB_DEVICE_Init+0x58>)
 8006606:	480e      	ldr	r0, [pc, #56]	; (8006640 <MX_USB_DEVICE_Init+0x54>)
 8006608:	f7fe ff8e 	bl	8005528 <USBD_RegisterClass>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d001      	beq.n	8006616 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006612:	f7fa f9f5 	bl	8000a00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006616:	490c      	ldr	r1, [pc, #48]	; (8006648 <MX_USB_DEVICE_Init+0x5c>)
 8006618:	4809      	ldr	r0, [pc, #36]	; (8006640 <MX_USB_DEVICE_Init+0x54>)
 800661a:	f7fe febf 	bl	800539c <USBD_CDC_RegisterInterface>
 800661e:	4603      	mov	r3, r0
 8006620:	2b00      	cmp	r3, #0
 8006622:	d001      	beq.n	8006628 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006624:	f7fa f9ec 	bl	8000a00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006628:	4805      	ldr	r0, [pc, #20]	; (8006640 <MX_USB_DEVICE_Init+0x54>)
 800662a:	f7fe ff96 	bl	800555a <USBD_Start>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006634:	f7fa f9e4 	bl	8000a00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006638:	bf00      	nop
 800663a:	bd80      	pop	{r7, pc}
 800663c:	20000130 	.word	0x20000130
 8006640:	20000c6c 	.word	0x20000c6c
 8006644:	2000001c 	.word	0x2000001c
 8006648:	20000120 	.word	0x20000120

0800664c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006650:	2200      	movs	r2, #0
 8006652:	4905      	ldr	r1, [pc, #20]	; (8006668 <CDC_Init_FS+0x1c>)
 8006654:	4805      	ldr	r0, [pc, #20]	; (800666c <CDC_Init_FS+0x20>)
 8006656:	f7fe feb7 	bl	80053c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800665a:	4905      	ldr	r1, [pc, #20]	; (8006670 <CDC_Init_FS+0x24>)
 800665c:	4803      	ldr	r0, [pc, #12]	; (800666c <CDC_Init_FS+0x20>)
 800665e:	f7fe fecc 	bl	80053fa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006662:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006664:	4618      	mov	r0, r3
 8006666:	bd80      	pop	{r7, pc}
 8006668:	20001318 	.word	0x20001318
 800666c:	20000c6c 	.word	0x20000c6c
 8006670:	20000f30 	.word	0x20000f30

08006674 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006674:	b480      	push	{r7}
 8006676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006678:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800667a:	4618      	mov	r0, r3
 800667c:	46bd      	mov	sp, r7
 800667e:	bc80      	pop	{r7}
 8006680:	4770      	bx	lr
	...

08006684 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	4603      	mov	r3, r0
 800668c:	6039      	str	r1, [r7, #0]
 800668e:	71fb      	strb	r3, [r7, #7]
 8006690:	4613      	mov	r3, r2
 8006692:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	2b23      	cmp	r3, #35	; 0x23
 8006698:	d84a      	bhi.n	8006730 <CDC_Control_FS+0xac>
 800669a:	a201      	add	r2, pc, #4	; (adr r2, 80066a0 <CDC_Control_FS+0x1c>)
 800669c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a0:	08006731 	.word	0x08006731
 80066a4:	08006731 	.word	0x08006731
 80066a8:	08006731 	.word	0x08006731
 80066ac:	08006731 	.word	0x08006731
 80066b0:	08006731 	.word	0x08006731
 80066b4:	08006731 	.word	0x08006731
 80066b8:	08006731 	.word	0x08006731
 80066bc:	08006731 	.word	0x08006731
 80066c0:	08006731 	.word	0x08006731
 80066c4:	08006731 	.word	0x08006731
 80066c8:	08006731 	.word	0x08006731
 80066cc:	08006731 	.word	0x08006731
 80066d0:	08006731 	.word	0x08006731
 80066d4:	08006731 	.word	0x08006731
 80066d8:	08006731 	.word	0x08006731
 80066dc:	08006731 	.word	0x08006731
 80066e0:	08006731 	.word	0x08006731
 80066e4:	08006731 	.word	0x08006731
 80066e8:	08006731 	.word	0x08006731
 80066ec:	08006731 	.word	0x08006731
 80066f0:	08006731 	.word	0x08006731
 80066f4:	08006731 	.word	0x08006731
 80066f8:	08006731 	.word	0x08006731
 80066fc:	08006731 	.word	0x08006731
 8006700:	08006731 	.word	0x08006731
 8006704:	08006731 	.word	0x08006731
 8006708:	08006731 	.word	0x08006731
 800670c:	08006731 	.word	0x08006731
 8006710:	08006731 	.word	0x08006731
 8006714:	08006731 	.word	0x08006731
 8006718:	08006731 	.word	0x08006731
 800671c:	08006731 	.word	0x08006731
 8006720:	08006731 	.word	0x08006731
 8006724:	08006731 	.word	0x08006731
 8006728:	08006731 	.word	0x08006731
 800672c:	08006731 	.word	0x08006731
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006730:	bf00      	nop
  }

  return (USBD_OK);
 8006732:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006734:	4618      	mov	r0, r3
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	bc80      	pop	{r7}
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop

08006740 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b088      	sub	sp, #32
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	char response[20];
	apiDoInstruction((char *)Buf, response);
 800674a:	f107 030c 	add.w	r3, r7, #12
 800674e:	4619      	mov	r1, r3
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f7f9 fd23 	bl	800019c <apiDoInstruction>
	CDC_Transmit_FS((uint8_t *)response, strlen(response));
 8006756:	f107 030c 	add.w	r3, r7, #12
 800675a:	4618      	mov	r0, r3
 800675c:	f7f9 fcf6 	bl	800014c <strlen>
 8006760:	4603      	mov	r3, r0
 8006762:	b29a      	uxth	r2, r3
 8006764:	f107 030c 	add.w	r3, r7, #12
 8006768:	4611      	mov	r1, r2
 800676a:	4618      	mov	r0, r3
 800676c:	f000 f80e 	bl	800678c <CDC_Transmit_FS>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006770:	6879      	ldr	r1, [r7, #4]
 8006772:	4805      	ldr	r0, [pc, #20]	; (8006788 <CDC_Receive_FS+0x48>)
 8006774:	f7fe fe41 	bl	80053fa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006778:	4803      	ldr	r0, [pc, #12]	; (8006788 <CDC_Receive_FS+0x48>)
 800677a:	f7fe fe80 	bl	800547e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800677e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006780:	4618      	mov	r0, r3
 8006782:	3720      	adds	r7, #32
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	20000c6c 	.word	0x20000c6c

0800678c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	460b      	mov	r3, r1
 8006796:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */


  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800679c:	4b0d      	ldr	r3, [pc, #52]	; (80067d4 <CDC_Transmit_FS+0x48>)
 800679e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067a2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e00b      	b.n	80067ca <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80067b2:	887b      	ldrh	r3, [r7, #2]
 80067b4:	461a      	mov	r2, r3
 80067b6:	6879      	ldr	r1, [r7, #4]
 80067b8:	4806      	ldr	r0, [pc, #24]	; (80067d4 <CDC_Transmit_FS+0x48>)
 80067ba:	f7fe fe05 	bl	80053c8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80067be:	4805      	ldr	r0, [pc, #20]	; (80067d4 <CDC_Transmit_FS+0x48>)
 80067c0:	f7fe fe2e 	bl	8005420 <USBD_CDC_TransmitPacket>
 80067c4:	4603      	mov	r3, r0
 80067c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80067c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop
 80067d4:	20000c6c 	.word	0x20000c6c

080067d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	4603      	mov	r3, r0
 80067e0:	6039      	str	r1, [r7, #0]
 80067e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	2212      	movs	r2, #18
 80067e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80067ea:	4b03      	ldr	r3, [pc, #12]	; (80067f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bc80      	pop	{r7}
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	2000014c 	.word	0x2000014c

080067fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	4603      	mov	r3, r0
 8006804:	6039      	str	r1, [r7, #0]
 8006806:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	2204      	movs	r2, #4
 800680c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800680e:	4b03      	ldr	r3, [pc, #12]	; (800681c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006810:	4618      	mov	r0, r3
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	bc80      	pop	{r7}
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	20000160 	.word	0x20000160

08006820 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	4603      	mov	r3, r0
 8006828:	6039      	str	r1, [r7, #0]
 800682a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800682c:	79fb      	ldrb	r3, [r7, #7]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d105      	bne.n	800683e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	4907      	ldr	r1, [pc, #28]	; (8006854 <USBD_FS_ProductStrDescriptor+0x34>)
 8006836:	4808      	ldr	r0, [pc, #32]	; (8006858 <USBD_FS_ProductStrDescriptor+0x38>)
 8006838:	f7ff fdfb 	bl	8006432 <USBD_GetString>
 800683c:	e004      	b.n	8006848 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	4904      	ldr	r1, [pc, #16]	; (8006854 <USBD_FS_ProductStrDescriptor+0x34>)
 8006842:	4805      	ldr	r0, [pc, #20]	; (8006858 <USBD_FS_ProductStrDescriptor+0x38>)
 8006844:	f7ff fdf5 	bl	8006432 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006848:	4b02      	ldr	r3, [pc, #8]	; (8006854 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800684a:	4618      	mov	r0, r3
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	20001700 	.word	0x20001700
 8006858:	0800799c 	.word	0x0800799c

0800685c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	4603      	mov	r3, r0
 8006864:	6039      	str	r1, [r7, #0]
 8006866:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	4904      	ldr	r1, [pc, #16]	; (800687c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800686c:	4804      	ldr	r0, [pc, #16]	; (8006880 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800686e:	f7ff fde0 	bl	8006432 <USBD_GetString>
  return USBD_StrDesc;
 8006872:	4b02      	ldr	r3, [pc, #8]	; (800687c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006874:	4618      	mov	r0, r3
 8006876:	3708      	adds	r7, #8
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	20001700 	.word	0x20001700
 8006880:	080079b4 	.word	0x080079b4

08006884 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	4603      	mov	r3, r0
 800688c:	6039      	str	r1, [r7, #0]
 800688e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	221a      	movs	r2, #26
 8006894:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006896:	f000 f843 	bl	8006920 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800689a:	4b02      	ldr	r3, [pc, #8]	; (80068a4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800689c:	4618      	mov	r0, r3
 800689e:	3708      	adds	r7, #8
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	20000164 	.word	0x20000164

080068a8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b082      	sub	sp, #8
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	4603      	mov	r3, r0
 80068b0:	6039      	str	r1, [r7, #0]
 80068b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80068b4:	79fb      	ldrb	r3, [r7, #7]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d105      	bne.n	80068c6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	4907      	ldr	r1, [pc, #28]	; (80068dc <USBD_FS_ConfigStrDescriptor+0x34>)
 80068be:	4808      	ldr	r0, [pc, #32]	; (80068e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80068c0:	f7ff fdb7 	bl	8006432 <USBD_GetString>
 80068c4:	e004      	b.n	80068d0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	4904      	ldr	r1, [pc, #16]	; (80068dc <USBD_FS_ConfigStrDescriptor+0x34>)
 80068ca:	4805      	ldr	r0, [pc, #20]	; (80068e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80068cc:	f7ff fdb1 	bl	8006432 <USBD_GetString>
  }
  return USBD_StrDesc;
 80068d0:	4b02      	ldr	r3, [pc, #8]	; (80068dc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3708      	adds	r7, #8
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	20001700 	.word	0x20001700
 80068e0:	080079c8 	.word	0x080079c8

080068e4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	4603      	mov	r3, r0
 80068ec:	6039      	str	r1, [r7, #0]
 80068ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80068f0:	79fb      	ldrb	r3, [r7, #7]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d105      	bne.n	8006902 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	4907      	ldr	r1, [pc, #28]	; (8006918 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80068fa:	4808      	ldr	r0, [pc, #32]	; (800691c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80068fc:	f7ff fd99 	bl	8006432 <USBD_GetString>
 8006900:	e004      	b.n	800690c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	4904      	ldr	r1, [pc, #16]	; (8006918 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006906:	4805      	ldr	r0, [pc, #20]	; (800691c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006908:	f7ff fd93 	bl	8006432 <USBD_GetString>
  }
  return USBD_StrDesc;
 800690c:	4b02      	ldr	r3, [pc, #8]	; (8006918 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800690e:	4618      	mov	r0, r3
 8006910:	3708      	adds	r7, #8
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	20001700 	.word	0x20001700
 800691c:	080079d4 	.word	0x080079d4

08006920 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006926:	4b0f      	ldr	r3, [pc, #60]	; (8006964 <Get_SerialNum+0x44>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800692c:	4b0e      	ldr	r3, [pc, #56]	; (8006968 <Get_SerialNum+0x48>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006932:	4b0e      	ldr	r3, [pc, #56]	; (800696c <Get_SerialNum+0x4c>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4413      	add	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d009      	beq.n	800695a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006946:	2208      	movs	r2, #8
 8006948:	4909      	ldr	r1, [pc, #36]	; (8006970 <Get_SerialNum+0x50>)
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f000 f814 	bl	8006978 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006950:	2204      	movs	r2, #4
 8006952:	4908      	ldr	r1, [pc, #32]	; (8006974 <Get_SerialNum+0x54>)
 8006954:	68b8      	ldr	r0, [r7, #8]
 8006956:	f000 f80f 	bl	8006978 <IntToUnicode>
  }
}
 800695a:	bf00      	nop
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	1ffff7e8 	.word	0x1ffff7e8
 8006968:	1ffff7ec 	.word	0x1ffff7ec
 800696c:	1ffff7f0 	.word	0x1ffff7f0
 8006970:	20000166 	.word	0x20000166
 8006974:	20000176 	.word	0x20000176

08006978 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	4613      	mov	r3, r2
 8006984:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006986:	2300      	movs	r3, #0
 8006988:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800698a:	2300      	movs	r3, #0
 800698c:	75fb      	strb	r3, [r7, #23]
 800698e:	e027      	b.n	80069e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	0f1b      	lsrs	r3, r3, #28
 8006994:	2b09      	cmp	r3, #9
 8006996:	d80b      	bhi.n	80069b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	0f1b      	lsrs	r3, r3, #28
 800699c:	b2da      	uxtb	r2, r3
 800699e:	7dfb      	ldrb	r3, [r7, #23]
 80069a0:	005b      	lsls	r3, r3, #1
 80069a2:	4619      	mov	r1, r3
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	440b      	add	r3, r1
 80069a8:	3230      	adds	r2, #48	; 0x30
 80069aa:	b2d2      	uxtb	r2, r2
 80069ac:	701a      	strb	r2, [r3, #0]
 80069ae:	e00a      	b.n	80069c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	0f1b      	lsrs	r3, r3, #28
 80069b4:	b2da      	uxtb	r2, r3
 80069b6:	7dfb      	ldrb	r3, [r7, #23]
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	4619      	mov	r1, r3
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	440b      	add	r3, r1
 80069c0:	3237      	adds	r2, #55	; 0x37
 80069c2:	b2d2      	uxtb	r2, r2
 80069c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	011b      	lsls	r3, r3, #4
 80069ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	005b      	lsls	r3, r3, #1
 80069d0:	3301      	adds	r3, #1
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	4413      	add	r3, r2
 80069d6:	2200      	movs	r2, #0
 80069d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80069da:	7dfb      	ldrb	r3, [r7, #23]
 80069dc:	3301      	adds	r3, #1
 80069de:	75fb      	strb	r3, [r7, #23]
 80069e0:	7dfa      	ldrb	r2, [r7, #23]
 80069e2:	79fb      	ldrb	r3, [r7, #7]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d3d3      	bcc.n	8006990 <IntToUnicode+0x18>
  }
}
 80069e8:	bf00      	nop
 80069ea:	371c      	adds	r7, #28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bc80      	pop	{r7}
 80069f0:	4770      	bx	lr
	...

080069f4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a0d      	ldr	r2, [pc, #52]	; (8006a38 <HAL_PCD_MspInit+0x44>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d113      	bne.n	8006a2e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006a06:	4b0d      	ldr	r3, [pc, #52]	; (8006a3c <HAL_PCD_MspInit+0x48>)
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	4a0c      	ldr	r2, [pc, #48]	; (8006a3c <HAL_PCD_MspInit+0x48>)
 8006a0c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006a10:	61d3      	str	r3, [r2, #28]
 8006a12:	4b0a      	ldr	r3, [pc, #40]	; (8006a3c <HAL_PCD_MspInit+0x48>)
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a1a:	60fb      	str	r3, [r7, #12]
 8006a1c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2100      	movs	r1, #0
 8006a22:	2014      	movs	r0, #20
 8006a24:	f7fa fb13 	bl	800104e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006a28:	2014      	movs	r0, #20
 8006a2a:	f7fa fb2c 	bl	8001086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006a2e:	bf00      	nop
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	40005c00 	.word	0x40005c00
 8006a3c:	40021000 	.word	0x40021000

08006a40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006a54:	4619      	mov	r1, r3
 8006a56:	4610      	mov	r0, r2
 8006a58:	f7fe fdc7 	bl	80055ea <USBD_LL_SetupStage>
}
 8006a5c:	bf00      	nop
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006a76:	78fb      	ldrb	r3, [r7, #3]
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	015b      	lsls	r3, r3, #5
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	78fb      	ldrb	r3, [r7, #3]
 8006a86:	4619      	mov	r1, r3
 8006a88:	f7fe fdfa 	bl	8005680 <USBD_LL_DataOutStage>
}
 8006a8c:	bf00      	nop
 8006a8e:	3708      	adds	r7, #8
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006aa6:	78fb      	ldrb	r3, [r7, #3]
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	015b      	lsls	r3, r3, #5
 8006aac:	4413      	add	r3, r2
 8006aae:	333c      	adds	r3, #60	; 0x3c
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	78fb      	ldrb	r3, [r7, #3]
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	f7fe fe54 	bl	8005762 <USBD_LL_DataInStage>
}
 8006aba:	bf00      	nop
 8006abc:	3708      	adds	r7, #8
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	b082      	sub	sp, #8
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7fe ff64 	bl	800599e <USBD_LL_SOF>
}
 8006ad6:	bf00      	nop
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b084      	sub	sp, #16
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d001      	beq.n	8006af6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006af2:	f7f9 ff85 	bl	8000a00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006afc:	7bfa      	ldrb	r2, [r7, #15]
 8006afe:	4611      	mov	r1, r2
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fe ff14 	bl	800592e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7fe fecd 	bl	80058ac <USBD_LL_Reset>
}
 8006b12:	bf00      	nop
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
	...

08006b1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7fe ff0e 	bl	800594c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d005      	beq.n	8006b44 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006b38:	4b04      	ldr	r3, [pc, #16]	; (8006b4c <HAL_PCD_SuspendCallback+0x30>)
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	4a03      	ldr	r2, [pc, #12]	; (8006b4c <HAL_PCD_SuspendCallback+0x30>)
 8006b3e:	f043 0306 	orr.w	r3, r3, #6
 8006b42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006b44:	bf00      	nop
 8006b46:	3708      	adds	r7, #8
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	e000ed00 	.word	0xe000ed00

08006b50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fe ff08 	bl	8005974 <USBD_LL_Resume>
}
 8006b64:	bf00      	nop
 8006b66:	3708      	adds	r7, #8
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8006b74:	4a28      	ldr	r2, [pc, #160]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a26      	ldr	r2, [pc, #152]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b80:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006b84:	4b24      	ldr	r3, [pc, #144]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b86:	4a25      	ldr	r2, [pc, #148]	; (8006c1c <USBD_LL_Init+0xb0>)
 8006b88:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006b8a:	4b23      	ldr	r3, [pc, #140]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b8c:	2208      	movs	r2, #8
 8006b8e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006b90:	4b21      	ldr	r3, [pc, #132]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b92:	2202      	movs	r2, #2
 8006b94:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006b96:	4b20      	ldr	r3, [pc, #128]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b98:	2200      	movs	r2, #0
 8006b9a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006b9c:	4b1e      	ldr	r3, [pc, #120]	; (8006c18 <USBD_LL_Init+0xac>)
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006ba2:	4b1d      	ldr	r3, [pc, #116]	; (8006c18 <USBD_LL_Init+0xac>)
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006ba8:	481b      	ldr	r0, [pc, #108]	; (8006c18 <USBD_LL_Init+0xac>)
 8006baa:	f7fa fc6f 	bl	800148c <HAL_PCD_Init>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8006bb4:	f7f9 ff24 	bl	8000a00 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006bbe:	2318      	movs	r3, #24
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	f7fb fb08 	bl	80021d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006bce:	2358      	movs	r3, #88	; 0x58
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2180      	movs	r1, #128	; 0x80
 8006bd4:	f7fb fb00 	bl	80021d8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006bde:	23c0      	movs	r3, #192	; 0xc0
 8006be0:	2200      	movs	r2, #0
 8006be2:	2181      	movs	r1, #129	; 0x81
 8006be4:	f7fb faf8 	bl	80021d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006bee:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	2101      	movs	r1, #1
 8006bf6:	f7fb faef 	bl	80021d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006c00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c04:	2200      	movs	r2, #0
 8006c06:	2182      	movs	r1, #130	; 0x82
 8006c08:	f7fb fae6 	bl	80021d8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3708      	adds	r7, #8
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	20001900 	.word	0x20001900
 8006c1c:	40005c00 	.word	0x40005c00

08006c20 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7fa fd09 	bl	800164e <HAL_PCD_Start>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c40:	7bfb      	ldrb	r3, [r7, #15]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 f948 	bl	8006ed8 <USBD_Get_USB_Status>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006c4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b084      	sub	sp, #16
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	4608      	mov	r0, r1
 8006c60:	4611      	mov	r1, r2
 8006c62:	461a      	mov	r2, r3
 8006c64:	4603      	mov	r3, r0
 8006c66:	70fb      	strb	r3, [r7, #3]
 8006c68:	460b      	mov	r3, r1
 8006c6a:	70bb      	strb	r3, [r7, #2]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006c70:	2300      	movs	r3, #0
 8006c72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006c74:	2300      	movs	r3, #0
 8006c76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006c7e:	78bb      	ldrb	r3, [r7, #2]
 8006c80:	883a      	ldrh	r2, [r7, #0]
 8006c82:	78f9      	ldrb	r1, [r7, #3]
 8006c84:	f7fa fe3c 	bl	8001900 <HAL_PCD_EP_Open>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 f922 	bl	8006ed8 <USBD_Get_USB_Status>
 8006c94:	4603      	mov	r3, r0
 8006c96:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006c98:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3710      	adds	r7, #16
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b084      	sub	sp, #16
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	460b      	mov	r3, r1
 8006cac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cbc:	78fa      	ldrb	r2, [r7, #3]
 8006cbe:	4611      	mov	r1, r2
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7fa fe7d 	bl	80019c0 <HAL_PCD_EP_Close>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 f903 	bl	8006ed8 <USBD_Get_USB_Status>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8006cd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	460b      	mov	r3, r1
 8006cea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006cec:	2300      	movs	r3, #0
 8006cee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	4611      	mov	r1, r2
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7fa ff27 	bl	8001b52 <HAL_PCD_EP_SetStall>
 8006d04:	4603      	mov	r3, r0
 8006d06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f000 f8e4 	bl	8006ed8 <USBD_Get_USB_Status>
 8006d10:	4603      	mov	r3, r0
 8006d12:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006d14:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b084      	sub	sp, #16
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
 8006d26:	460b      	mov	r3, r1
 8006d28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d38:	78fa      	ldrb	r2, [r7, #3]
 8006d3a:	4611      	mov	r1, r2
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7fa ff62 	bl	8001c06 <HAL_PCD_EP_ClrStall>
 8006d42:	4603      	mov	r3, r0
 8006d44:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f000 f8c5 	bl	8006ed8 <USBD_Get_USB_Status>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8006d52:	7bbb      	ldrb	r3, [r7, #14]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	460b      	mov	r3, r1
 8006d66:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d6e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006d70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	da08      	bge.n	8006d8a <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006d78:	78fb      	ldrb	r3, [r7, #3]
 8006d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	015b      	lsls	r3, r3, #5
 8006d82:	4413      	add	r3, r2
 8006d84:	332a      	adds	r3, #42	; 0x2a
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	e008      	b.n	8006d9c <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006d8a:	78fb      	ldrb	r3, [r7, #3]
 8006d8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	015b      	lsls	r3, r3, #5
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8006d9a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bc80      	pop	{r7}
 8006da4:	4770      	bx	lr

08006da6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b084      	sub	sp, #16
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
 8006dae:	460b      	mov	r3, r1
 8006db0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006dc0:	78fa      	ldrb	r2, [r7, #3]
 8006dc2:	4611      	mov	r1, r2
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7fa fd76 	bl	80018b6 <HAL_PCD_SetAddress>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 f881 	bl	8006ed8 <USBD_Get_USB_Status>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006dda:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3710      	adds	r7, #16
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b086      	sub	sp, #24
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	607a      	str	r2, [r7, #4]
 8006dee:	461a      	mov	r2, r3
 8006df0:	460b      	mov	r3, r1
 8006df2:	72fb      	strb	r3, [r7, #11]
 8006df4:	4613      	mov	r3, r2
 8006df6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e06:	893b      	ldrh	r3, [r7, #8]
 8006e08:	7af9      	ldrb	r1, [r7, #11]
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	f7fa fe68 	bl	8001ae0 <HAL_PCD_EP_Transmit>
 8006e10:	4603      	mov	r3, r0
 8006e12:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006e14:	7dfb      	ldrb	r3, [r7, #23]
 8006e16:	4618      	mov	r0, r3
 8006e18:	f000 f85e 	bl	8006ed8 <USBD_Get_USB_Status>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8006e20:	7dbb      	ldrb	r3, [r7, #22]
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3718      	adds	r7, #24
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}

08006e2a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006e2a:	b580      	push	{r7, lr}
 8006e2c:	b086      	sub	sp, #24
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	60f8      	str	r0, [r7, #12]
 8006e32:	607a      	str	r2, [r7, #4]
 8006e34:	461a      	mov	r2, r3
 8006e36:	460b      	mov	r3, r1
 8006e38:	72fb      	strb	r3, [r7, #11]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e4c:	893b      	ldrh	r3, [r7, #8]
 8006e4e:	7af9      	ldrb	r1, [r7, #11]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	f7fa fdf7 	bl	8001a44 <HAL_PCD_EP_Receive>
 8006e56:	4603      	mov	r3, r0
 8006e58:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006e5a:	7dfb      	ldrb	r3, [r7, #23]
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f000 f83b 	bl	8006ed8 <USBD_Get_USB_Status>
 8006e62:	4603      	mov	r3, r0
 8006e64:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8006e66:	7dbb      	ldrb	r3, [r7, #22]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3718      	adds	r7, #24
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	460b      	mov	r3, r1
 8006e7a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e82:	78fa      	ldrb	r2, [r7, #3]
 8006e84:	4611      	mov	r1, r2
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fa fe16 	bl	8001ab8 <HAL_PCD_EP_GetRxCount>
 8006e8c:	4603      	mov	r3, r0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3708      	adds	r7, #8
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
	...

08006e98 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006ea0:	4b02      	ldr	r3, [pc, #8]	; (8006eac <USBD_static_malloc+0x14>)
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bc80      	pop	{r7}
 8006eaa:	4770      	bx	lr
 8006eac:	20000378 	.word	0x20000378

08006eb0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]

}
 8006eb8:	bf00      	nop
 8006eba:	370c      	adds	r7, #12
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bc80      	pop	{r7}
 8006ec0:	4770      	bx	lr

08006ec2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b083      	sub	sp, #12
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8006ece:	bf00      	nop
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bc80      	pop	{r7}
 8006ed6:	4770      	bx	lr

08006ed8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	4603      	mov	r3, r0
 8006ee0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006ee6:	79fb      	ldrb	r3, [r7, #7]
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d817      	bhi.n	8006f1c <USBD_Get_USB_Status+0x44>
 8006eec:	a201      	add	r2, pc, #4	; (adr r2, 8006ef4 <USBD_Get_USB_Status+0x1c>)
 8006eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef2:	bf00      	nop
 8006ef4:	08006f05 	.word	0x08006f05
 8006ef8:	08006f0b 	.word	0x08006f0b
 8006efc:	08006f11 	.word	0x08006f11
 8006f00:	08006f17 	.word	0x08006f17
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8006f04:	2300      	movs	r3, #0
 8006f06:	73fb      	strb	r3, [r7, #15]
    break;
 8006f08:	e00b      	b.n	8006f22 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	73fb      	strb	r3, [r7, #15]
    break;
 8006f0e:	e008      	b.n	8006f22 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006f10:	2301      	movs	r3, #1
 8006f12:	73fb      	strb	r3, [r7, #15]
    break;
 8006f14:	e005      	b.n	8006f22 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f16:	2302      	movs	r3, #2
 8006f18:	73fb      	strb	r3, [r7, #15]
    break;
 8006f1a:	e002      	b.n	8006f22 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	73fb      	strb	r3, [r7, #15]
    break;
 8006f20:	bf00      	nop
  }
  return usb_status;
 8006f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bc80      	pop	{r7}
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop

08006f30 <__errno>:
 8006f30:	4b01      	ldr	r3, [pc, #4]	; (8006f38 <__errno+0x8>)
 8006f32:	6818      	ldr	r0, [r3, #0]
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	20000180 	.word	0x20000180

08006f3c <__libc_init_array>:
 8006f3c:	b570      	push	{r4, r5, r6, lr}
 8006f3e:	2500      	movs	r5, #0
 8006f40:	4e0c      	ldr	r6, [pc, #48]	; (8006f74 <__libc_init_array+0x38>)
 8006f42:	4c0d      	ldr	r4, [pc, #52]	; (8006f78 <__libc_init_array+0x3c>)
 8006f44:	1ba4      	subs	r4, r4, r6
 8006f46:	10a4      	asrs	r4, r4, #2
 8006f48:	42a5      	cmp	r5, r4
 8006f4a:	d109      	bne.n	8006f60 <__libc_init_array+0x24>
 8006f4c:	f000 fd06 	bl	800795c <_init>
 8006f50:	2500      	movs	r5, #0
 8006f52:	4e0a      	ldr	r6, [pc, #40]	; (8006f7c <__libc_init_array+0x40>)
 8006f54:	4c0a      	ldr	r4, [pc, #40]	; (8006f80 <__libc_init_array+0x44>)
 8006f56:	1ba4      	subs	r4, r4, r6
 8006f58:	10a4      	asrs	r4, r4, #2
 8006f5a:	42a5      	cmp	r5, r4
 8006f5c:	d105      	bne.n	8006f6a <__libc_init_array+0x2e>
 8006f5e:	bd70      	pop	{r4, r5, r6, pc}
 8006f60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f64:	4798      	blx	r3
 8006f66:	3501      	adds	r5, #1
 8006f68:	e7ee      	b.n	8006f48 <__libc_init_array+0xc>
 8006f6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f6e:	4798      	blx	r3
 8006f70:	3501      	adds	r5, #1
 8006f72:	e7f2      	b.n	8006f5a <__libc_init_array+0x1e>
 8006f74:	08007b3c 	.word	0x08007b3c
 8006f78:	08007b3c 	.word	0x08007b3c
 8006f7c:	08007b3c 	.word	0x08007b3c
 8006f80:	08007b40 	.word	0x08007b40

08006f84 <memset>:
 8006f84:	4603      	mov	r3, r0
 8006f86:	4402      	add	r2, r0
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d100      	bne.n	8006f8e <memset+0xa>
 8006f8c:	4770      	bx	lr
 8006f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f92:	e7f9      	b.n	8006f88 <memset+0x4>

08006f94 <siprintf>:
 8006f94:	b40e      	push	{r1, r2, r3}
 8006f96:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f9a:	b500      	push	{lr}
 8006f9c:	b09c      	sub	sp, #112	; 0x70
 8006f9e:	ab1d      	add	r3, sp, #116	; 0x74
 8006fa0:	9002      	str	r0, [sp, #8]
 8006fa2:	9006      	str	r0, [sp, #24]
 8006fa4:	9107      	str	r1, [sp, #28]
 8006fa6:	9104      	str	r1, [sp, #16]
 8006fa8:	4808      	ldr	r0, [pc, #32]	; (8006fcc <siprintf+0x38>)
 8006faa:	4909      	ldr	r1, [pc, #36]	; (8006fd0 <siprintf+0x3c>)
 8006fac:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fb0:	9105      	str	r1, [sp, #20]
 8006fb2:	6800      	ldr	r0, [r0, #0]
 8006fb4:	a902      	add	r1, sp, #8
 8006fb6:	9301      	str	r3, [sp, #4]
 8006fb8:	f000 f92a 	bl	8007210 <_svfiprintf_r>
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	9b02      	ldr	r3, [sp, #8]
 8006fc0:	701a      	strb	r2, [r3, #0]
 8006fc2:	b01c      	add	sp, #112	; 0x70
 8006fc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fc8:	b003      	add	sp, #12
 8006fca:	4770      	bx	lr
 8006fcc:	20000180 	.word	0x20000180
 8006fd0:	ffff0208 	.word	0xffff0208

08006fd4 <strcpy>:
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fda:	f803 2b01 	strb.w	r2, [r3], #1
 8006fde:	2a00      	cmp	r2, #0
 8006fe0:	d1f9      	bne.n	8006fd6 <strcpy+0x2>
 8006fe2:	4770      	bx	lr

08006fe4 <strncpy>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	3901      	subs	r1, #1
 8006fea:	b902      	cbnz	r2, 8006fee <strncpy+0xa>
 8006fec:	bd70      	pop	{r4, r5, r6, pc}
 8006fee:	4623      	mov	r3, r4
 8006ff0:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8006ff4:	1e56      	subs	r6, r2, #1
 8006ff6:	f803 5b01 	strb.w	r5, [r3], #1
 8006ffa:	b92d      	cbnz	r5, 8007008 <strncpy+0x24>
 8006ffc:	4414      	add	r4, r2
 8006ffe:	42a3      	cmp	r3, r4
 8007000:	d0f4      	beq.n	8006fec <strncpy+0x8>
 8007002:	f803 5b01 	strb.w	r5, [r3], #1
 8007006:	e7fa      	b.n	8006ffe <strncpy+0x1a>
 8007008:	461c      	mov	r4, r3
 800700a:	4632      	mov	r2, r6
 800700c:	e7ed      	b.n	8006fea <strncpy+0x6>

0800700e <_strtol_l.isra.0>:
 800700e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007012:	4680      	mov	r8, r0
 8007014:	4689      	mov	r9, r1
 8007016:	4692      	mov	sl, r2
 8007018:	461e      	mov	r6, r3
 800701a:	460f      	mov	r7, r1
 800701c:	463d      	mov	r5, r7
 800701e:	9808      	ldr	r0, [sp, #32]
 8007020:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007024:	f000 f884 	bl	8007130 <__locale_ctype_ptr_l>
 8007028:	4420      	add	r0, r4
 800702a:	7843      	ldrb	r3, [r0, #1]
 800702c:	f013 0308 	ands.w	r3, r3, #8
 8007030:	d132      	bne.n	8007098 <_strtol_l.isra.0+0x8a>
 8007032:	2c2d      	cmp	r4, #45	; 0x2d
 8007034:	d132      	bne.n	800709c <_strtol_l.isra.0+0x8e>
 8007036:	2201      	movs	r2, #1
 8007038:	787c      	ldrb	r4, [r7, #1]
 800703a:	1cbd      	adds	r5, r7, #2
 800703c:	2e00      	cmp	r6, #0
 800703e:	d05d      	beq.n	80070fc <_strtol_l.isra.0+0xee>
 8007040:	2e10      	cmp	r6, #16
 8007042:	d109      	bne.n	8007058 <_strtol_l.isra.0+0x4a>
 8007044:	2c30      	cmp	r4, #48	; 0x30
 8007046:	d107      	bne.n	8007058 <_strtol_l.isra.0+0x4a>
 8007048:	782b      	ldrb	r3, [r5, #0]
 800704a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800704e:	2b58      	cmp	r3, #88	; 0x58
 8007050:	d14f      	bne.n	80070f2 <_strtol_l.isra.0+0xe4>
 8007052:	2610      	movs	r6, #16
 8007054:	786c      	ldrb	r4, [r5, #1]
 8007056:	3502      	adds	r5, #2
 8007058:	2a00      	cmp	r2, #0
 800705a:	bf14      	ite	ne
 800705c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007060:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007064:	2700      	movs	r7, #0
 8007066:	fbb1 fcf6 	udiv	ip, r1, r6
 800706a:	4638      	mov	r0, r7
 800706c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007070:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007074:	2b09      	cmp	r3, #9
 8007076:	d817      	bhi.n	80070a8 <_strtol_l.isra.0+0x9a>
 8007078:	461c      	mov	r4, r3
 800707a:	42a6      	cmp	r6, r4
 800707c:	dd23      	ble.n	80070c6 <_strtol_l.isra.0+0xb8>
 800707e:	1c7b      	adds	r3, r7, #1
 8007080:	d007      	beq.n	8007092 <_strtol_l.isra.0+0x84>
 8007082:	4584      	cmp	ip, r0
 8007084:	d31c      	bcc.n	80070c0 <_strtol_l.isra.0+0xb2>
 8007086:	d101      	bne.n	800708c <_strtol_l.isra.0+0x7e>
 8007088:	45a6      	cmp	lr, r4
 800708a:	db19      	blt.n	80070c0 <_strtol_l.isra.0+0xb2>
 800708c:	2701      	movs	r7, #1
 800708e:	fb00 4006 	mla	r0, r0, r6, r4
 8007092:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007096:	e7eb      	b.n	8007070 <_strtol_l.isra.0+0x62>
 8007098:	462f      	mov	r7, r5
 800709a:	e7bf      	b.n	800701c <_strtol_l.isra.0+0xe>
 800709c:	2c2b      	cmp	r4, #43	; 0x2b
 800709e:	bf04      	itt	eq
 80070a0:	1cbd      	addeq	r5, r7, #2
 80070a2:	787c      	ldrbeq	r4, [r7, #1]
 80070a4:	461a      	mov	r2, r3
 80070a6:	e7c9      	b.n	800703c <_strtol_l.isra.0+0x2e>
 80070a8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80070ac:	2b19      	cmp	r3, #25
 80070ae:	d801      	bhi.n	80070b4 <_strtol_l.isra.0+0xa6>
 80070b0:	3c37      	subs	r4, #55	; 0x37
 80070b2:	e7e2      	b.n	800707a <_strtol_l.isra.0+0x6c>
 80070b4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80070b8:	2b19      	cmp	r3, #25
 80070ba:	d804      	bhi.n	80070c6 <_strtol_l.isra.0+0xb8>
 80070bc:	3c57      	subs	r4, #87	; 0x57
 80070be:	e7dc      	b.n	800707a <_strtol_l.isra.0+0x6c>
 80070c0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80070c4:	e7e5      	b.n	8007092 <_strtol_l.isra.0+0x84>
 80070c6:	1c7b      	adds	r3, r7, #1
 80070c8:	d108      	bne.n	80070dc <_strtol_l.isra.0+0xce>
 80070ca:	2322      	movs	r3, #34	; 0x22
 80070cc:	4608      	mov	r0, r1
 80070ce:	f8c8 3000 	str.w	r3, [r8]
 80070d2:	f1ba 0f00 	cmp.w	sl, #0
 80070d6:	d107      	bne.n	80070e8 <_strtol_l.isra.0+0xda>
 80070d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070dc:	b102      	cbz	r2, 80070e0 <_strtol_l.isra.0+0xd2>
 80070de:	4240      	negs	r0, r0
 80070e0:	f1ba 0f00 	cmp.w	sl, #0
 80070e4:	d0f8      	beq.n	80070d8 <_strtol_l.isra.0+0xca>
 80070e6:	b10f      	cbz	r7, 80070ec <_strtol_l.isra.0+0xde>
 80070e8:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80070ec:	f8ca 9000 	str.w	r9, [sl]
 80070f0:	e7f2      	b.n	80070d8 <_strtol_l.isra.0+0xca>
 80070f2:	2430      	movs	r4, #48	; 0x30
 80070f4:	2e00      	cmp	r6, #0
 80070f6:	d1af      	bne.n	8007058 <_strtol_l.isra.0+0x4a>
 80070f8:	2608      	movs	r6, #8
 80070fa:	e7ad      	b.n	8007058 <_strtol_l.isra.0+0x4a>
 80070fc:	2c30      	cmp	r4, #48	; 0x30
 80070fe:	d0a3      	beq.n	8007048 <_strtol_l.isra.0+0x3a>
 8007100:	260a      	movs	r6, #10
 8007102:	e7a9      	b.n	8007058 <_strtol_l.isra.0+0x4a>

08007104 <strtol>:
 8007104:	4b08      	ldr	r3, [pc, #32]	; (8007128 <strtol+0x24>)
 8007106:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007108:	681c      	ldr	r4, [r3, #0]
 800710a:	4d08      	ldr	r5, [pc, #32]	; (800712c <strtol+0x28>)
 800710c:	6a23      	ldr	r3, [r4, #32]
 800710e:	2b00      	cmp	r3, #0
 8007110:	bf08      	it	eq
 8007112:	462b      	moveq	r3, r5
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	4613      	mov	r3, r2
 8007118:	460a      	mov	r2, r1
 800711a:	4601      	mov	r1, r0
 800711c:	4620      	mov	r0, r4
 800711e:	f7ff ff76 	bl	800700e <_strtol_l.isra.0>
 8007122:	b003      	add	sp, #12
 8007124:	bd30      	pop	{r4, r5, pc}
 8007126:	bf00      	nop
 8007128:	20000180 	.word	0x20000180
 800712c:	200001e4 	.word	0x200001e4

08007130 <__locale_ctype_ptr_l>:
 8007130:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007134:	4770      	bx	lr

08007136 <__ascii_mbtowc>:
 8007136:	b082      	sub	sp, #8
 8007138:	b901      	cbnz	r1, 800713c <__ascii_mbtowc+0x6>
 800713a:	a901      	add	r1, sp, #4
 800713c:	b142      	cbz	r2, 8007150 <__ascii_mbtowc+0x1a>
 800713e:	b14b      	cbz	r3, 8007154 <__ascii_mbtowc+0x1e>
 8007140:	7813      	ldrb	r3, [r2, #0]
 8007142:	600b      	str	r3, [r1, #0]
 8007144:	7812      	ldrb	r2, [r2, #0]
 8007146:	1c10      	adds	r0, r2, #0
 8007148:	bf18      	it	ne
 800714a:	2001      	movne	r0, #1
 800714c:	b002      	add	sp, #8
 800714e:	4770      	bx	lr
 8007150:	4610      	mov	r0, r2
 8007152:	e7fb      	b.n	800714c <__ascii_mbtowc+0x16>
 8007154:	f06f 0001 	mvn.w	r0, #1
 8007158:	e7f8      	b.n	800714c <__ascii_mbtowc+0x16>

0800715a <__ssputs_r>:
 800715a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800715e:	688e      	ldr	r6, [r1, #8]
 8007160:	4682      	mov	sl, r0
 8007162:	429e      	cmp	r6, r3
 8007164:	460c      	mov	r4, r1
 8007166:	4690      	mov	r8, r2
 8007168:	4699      	mov	r9, r3
 800716a:	d837      	bhi.n	80071dc <__ssputs_r+0x82>
 800716c:	898a      	ldrh	r2, [r1, #12]
 800716e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007172:	d031      	beq.n	80071d8 <__ssputs_r+0x7e>
 8007174:	2302      	movs	r3, #2
 8007176:	6825      	ldr	r5, [r4, #0]
 8007178:	6909      	ldr	r1, [r1, #16]
 800717a:	1a6f      	subs	r7, r5, r1
 800717c:	6965      	ldr	r5, [r4, #20]
 800717e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007182:	fb95 f5f3 	sdiv	r5, r5, r3
 8007186:	f109 0301 	add.w	r3, r9, #1
 800718a:	443b      	add	r3, r7
 800718c:	429d      	cmp	r5, r3
 800718e:	bf38      	it	cc
 8007190:	461d      	movcc	r5, r3
 8007192:	0553      	lsls	r3, r2, #21
 8007194:	d530      	bpl.n	80071f8 <__ssputs_r+0x9e>
 8007196:	4629      	mov	r1, r5
 8007198:	f000 fb46 	bl	8007828 <_malloc_r>
 800719c:	4606      	mov	r6, r0
 800719e:	b950      	cbnz	r0, 80071b6 <__ssputs_r+0x5c>
 80071a0:	230c      	movs	r3, #12
 80071a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071a6:	f8ca 3000 	str.w	r3, [sl]
 80071aa:	89a3      	ldrh	r3, [r4, #12]
 80071ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071b0:	81a3      	strh	r3, [r4, #12]
 80071b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b6:	463a      	mov	r2, r7
 80071b8:	6921      	ldr	r1, [r4, #16]
 80071ba:	f000 fac4 	bl	8007746 <memcpy>
 80071be:	89a3      	ldrh	r3, [r4, #12]
 80071c0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071c8:	81a3      	strh	r3, [r4, #12]
 80071ca:	6126      	str	r6, [r4, #16]
 80071cc:	443e      	add	r6, r7
 80071ce:	6026      	str	r6, [r4, #0]
 80071d0:	464e      	mov	r6, r9
 80071d2:	6165      	str	r5, [r4, #20]
 80071d4:	1bed      	subs	r5, r5, r7
 80071d6:	60a5      	str	r5, [r4, #8]
 80071d8:	454e      	cmp	r6, r9
 80071da:	d900      	bls.n	80071de <__ssputs_r+0x84>
 80071dc:	464e      	mov	r6, r9
 80071de:	4632      	mov	r2, r6
 80071e0:	4641      	mov	r1, r8
 80071e2:	6820      	ldr	r0, [r4, #0]
 80071e4:	f000 faba 	bl	800775c <memmove>
 80071e8:	68a3      	ldr	r3, [r4, #8]
 80071ea:	2000      	movs	r0, #0
 80071ec:	1b9b      	subs	r3, r3, r6
 80071ee:	60a3      	str	r3, [r4, #8]
 80071f0:	6823      	ldr	r3, [r4, #0]
 80071f2:	441e      	add	r6, r3
 80071f4:	6026      	str	r6, [r4, #0]
 80071f6:	e7dc      	b.n	80071b2 <__ssputs_r+0x58>
 80071f8:	462a      	mov	r2, r5
 80071fa:	f000 fb6f 	bl	80078dc <_realloc_r>
 80071fe:	4606      	mov	r6, r0
 8007200:	2800      	cmp	r0, #0
 8007202:	d1e2      	bne.n	80071ca <__ssputs_r+0x70>
 8007204:	6921      	ldr	r1, [r4, #16]
 8007206:	4650      	mov	r0, sl
 8007208:	f000 fac2 	bl	8007790 <_free_r>
 800720c:	e7c8      	b.n	80071a0 <__ssputs_r+0x46>
	...

08007210 <_svfiprintf_r>:
 8007210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007214:	461d      	mov	r5, r3
 8007216:	898b      	ldrh	r3, [r1, #12]
 8007218:	b09d      	sub	sp, #116	; 0x74
 800721a:	061f      	lsls	r7, r3, #24
 800721c:	4680      	mov	r8, r0
 800721e:	460c      	mov	r4, r1
 8007220:	4616      	mov	r6, r2
 8007222:	d50f      	bpl.n	8007244 <_svfiprintf_r+0x34>
 8007224:	690b      	ldr	r3, [r1, #16]
 8007226:	b96b      	cbnz	r3, 8007244 <_svfiprintf_r+0x34>
 8007228:	2140      	movs	r1, #64	; 0x40
 800722a:	f000 fafd 	bl	8007828 <_malloc_r>
 800722e:	6020      	str	r0, [r4, #0]
 8007230:	6120      	str	r0, [r4, #16]
 8007232:	b928      	cbnz	r0, 8007240 <_svfiprintf_r+0x30>
 8007234:	230c      	movs	r3, #12
 8007236:	f8c8 3000 	str.w	r3, [r8]
 800723a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800723e:	e0c8      	b.n	80073d2 <_svfiprintf_r+0x1c2>
 8007240:	2340      	movs	r3, #64	; 0x40
 8007242:	6163      	str	r3, [r4, #20]
 8007244:	2300      	movs	r3, #0
 8007246:	9309      	str	r3, [sp, #36]	; 0x24
 8007248:	2320      	movs	r3, #32
 800724a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800724e:	2330      	movs	r3, #48	; 0x30
 8007250:	f04f 0b01 	mov.w	fp, #1
 8007254:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007258:	9503      	str	r5, [sp, #12]
 800725a:	4637      	mov	r7, r6
 800725c:	463d      	mov	r5, r7
 800725e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007262:	b10b      	cbz	r3, 8007268 <_svfiprintf_r+0x58>
 8007264:	2b25      	cmp	r3, #37	; 0x25
 8007266:	d13e      	bne.n	80072e6 <_svfiprintf_r+0xd6>
 8007268:	ebb7 0a06 	subs.w	sl, r7, r6
 800726c:	d00b      	beq.n	8007286 <_svfiprintf_r+0x76>
 800726e:	4653      	mov	r3, sl
 8007270:	4632      	mov	r2, r6
 8007272:	4621      	mov	r1, r4
 8007274:	4640      	mov	r0, r8
 8007276:	f7ff ff70 	bl	800715a <__ssputs_r>
 800727a:	3001      	adds	r0, #1
 800727c:	f000 80a4 	beq.w	80073c8 <_svfiprintf_r+0x1b8>
 8007280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007282:	4453      	add	r3, sl
 8007284:	9309      	str	r3, [sp, #36]	; 0x24
 8007286:	783b      	ldrb	r3, [r7, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	f000 809d 	beq.w	80073c8 <_svfiprintf_r+0x1b8>
 800728e:	2300      	movs	r3, #0
 8007290:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007298:	9304      	str	r3, [sp, #16]
 800729a:	9307      	str	r3, [sp, #28]
 800729c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072a0:	931a      	str	r3, [sp, #104]	; 0x68
 80072a2:	462f      	mov	r7, r5
 80072a4:	2205      	movs	r2, #5
 80072a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80072aa:	4850      	ldr	r0, [pc, #320]	; (80073ec <_svfiprintf_r+0x1dc>)
 80072ac:	f000 fa3d 	bl	800772a <memchr>
 80072b0:	9b04      	ldr	r3, [sp, #16]
 80072b2:	b9d0      	cbnz	r0, 80072ea <_svfiprintf_r+0xda>
 80072b4:	06d9      	lsls	r1, r3, #27
 80072b6:	bf44      	itt	mi
 80072b8:	2220      	movmi	r2, #32
 80072ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80072be:	071a      	lsls	r2, r3, #28
 80072c0:	bf44      	itt	mi
 80072c2:	222b      	movmi	r2, #43	; 0x2b
 80072c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80072c8:	782a      	ldrb	r2, [r5, #0]
 80072ca:	2a2a      	cmp	r2, #42	; 0x2a
 80072cc:	d015      	beq.n	80072fa <_svfiprintf_r+0xea>
 80072ce:	462f      	mov	r7, r5
 80072d0:	2000      	movs	r0, #0
 80072d2:	250a      	movs	r5, #10
 80072d4:	9a07      	ldr	r2, [sp, #28]
 80072d6:	4639      	mov	r1, r7
 80072d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072dc:	3b30      	subs	r3, #48	; 0x30
 80072de:	2b09      	cmp	r3, #9
 80072e0:	d94d      	bls.n	800737e <_svfiprintf_r+0x16e>
 80072e2:	b1b8      	cbz	r0, 8007314 <_svfiprintf_r+0x104>
 80072e4:	e00f      	b.n	8007306 <_svfiprintf_r+0xf6>
 80072e6:	462f      	mov	r7, r5
 80072e8:	e7b8      	b.n	800725c <_svfiprintf_r+0x4c>
 80072ea:	4a40      	ldr	r2, [pc, #256]	; (80073ec <_svfiprintf_r+0x1dc>)
 80072ec:	463d      	mov	r5, r7
 80072ee:	1a80      	subs	r0, r0, r2
 80072f0:	fa0b f000 	lsl.w	r0, fp, r0
 80072f4:	4318      	orrs	r0, r3
 80072f6:	9004      	str	r0, [sp, #16]
 80072f8:	e7d3      	b.n	80072a2 <_svfiprintf_r+0x92>
 80072fa:	9a03      	ldr	r2, [sp, #12]
 80072fc:	1d11      	adds	r1, r2, #4
 80072fe:	6812      	ldr	r2, [r2, #0]
 8007300:	9103      	str	r1, [sp, #12]
 8007302:	2a00      	cmp	r2, #0
 8007304:	db01      	blt.n	800730a <_svfiprintf_r+0xfa>
 8007306:	9207      	str	r2, [sp, #28]
 8007308:	e004      	b.n	8007314 <_svfiprintf_r+0x104>
 800730a:	4252      	negs	r2, r2
 800730c:	f043 0302 	orr.w	r3, r3, #2
 8007310:	9207      	str	r2, [sp, #28]
 8007312:	9304      	str	r3, [sp, #16]
 8007314:	783b      	ldrb	r3, [r7, #0]
 8007316:	2b2e      	cmp	r3, #46	; 0x2e
 8007318:	d10c      	bne.n	8007334 <_svfiprintf_r+0x124>
 800731a:	787b      	ldrb	r3, [r7, #1]
 800731c:	2b2a      	cmp	r3, #42	; 0x2a
 800731e:	d133      	bne.n	8007388 <_svfiprintf_r+0x178>
 8007320:	9b03      	ldr	r3, [sp, #12]
 8007322:	3702      	adds	r7, #2
 8007324:	1d1a      	adds	r2, r3, #4
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	9203      	str	r2, [sp, #12]
 800732a:	2b00      	cmp	r3, #0
 800732c:	bfb8      	it	lt
 800732e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007332:	9305      	str	r3, [sp, #20]
 8007334:	4d2e      	ldr	r5, [pc, #184]	; (80073f0 <_svfiprintf_r+0x1e0>)
 8007336:	2203      	movs	r2, #3
 8007338:	7839      	ldrb	r1, [r7, #0]
 800733a:	4628      	mov	r0, r5
 800733c:	f000 f9f5 	bl	800772a <memchr>
 8007340:	b138      	cbz	r0, 8007352 <_svfiprintf_r+0x142>
 8007342:	2340      	movs	r3, #64	; 0x40
 8007344:	1b40      	subs	r0, r0, r5
 8007346:	fa03 f000 	lsl.w	r0, r3, r0
 800734a:	9b04      	ldr	r3, [sp, #16]
 800734c:	3701      	adds	r7, #1
 800734e:	4303      	orrs	r3, r0
 8007350:	9304      	str	r3, [sp, #16]
 8007352:	7839      	ldrb	r1, [r7, #0]
 8007354:	2206      	movs	r2, #6
 8007356:	4827      	ldr	r0, [pc, #156]	; (80073f4 <_svfiprintf_r+0x1e4>)
 8007358:	1c7e      	adds	r6, r7, #1
 800735a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800735e:	f000 f9e4 	bl	800772a <memchr>
 8007362:	2800      	cmp	r0, #0
 8007364:	d038      	beq.n	80073d8 <_svfiprintf_r+0x1c8>
 8007366:	4b24      	ldr	r3, [pc, #144]	; (80073f8 <_svfiprintf_r+0x1e8>)
 8007368:	bb13      	cbnz	r3, 80073b0 <_svfiprintf_r+0x1a0>
 800736a:	9b03      	ldr	r3, [sp, #12]
 800736c:	3307      	adds	r3, #7
 800736e:	f023 0307 	bic.w	r3, r3, #7
 8007372:	3308      	adds	r3, #8
 8007374:	9303      	str	r3, [sp, #12]
 8007376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007378:	444b      	add	r3, r9
 800737a:	9309      	str	r3, [sp, #36]	; 0x24
 800737c:	e76d      	b.n	800725a <_svfiprintf_r+0x4a>
 800737e:	fb05 3202 	mla	r2, r5, r2, r3
 8007382:	2001      	movs	r0, #1
 8007384:	460f      	mov	r7, r1
 8007386:	e7a6      	b.n	80072d6 <_svfiprintf_r+0xc6>
 8007388:	2300      	movs	r3, #0
 800738a:	250a      	movs	r5, #10
 800738c:	4619      	mov	r1, r3
 800738e:	3701      	adds	r7, #1
 8007390:	9305      	str	r3, [sp, #20]
 8007392:	4638      	mov	r0, r7
 8007394:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007398:	3a30      	subs	r2, #48	; 0x30
 800739a:	2a09      	cmp	r2, #9
 800739c:	d903      	bls.n	80073a6 <_svfiprintf_r+0x196>
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d0c8      	beq.n	8007334 <_svfiprintf_r+0x124>
 80073a2:	9105      	str	r1, [sp, #20]
 80073a4:	e7c6      	b.n	8007334 <_svfiprintf_r+0x124>
 80073a6:	fb05 2101 	mla	r1, r5, r1, r2
 80073aa:	2301      	movs	r3, #1
 80073ac:	4607      	mov	r7, r0
 80073ae:	e7f0      	b.n	8007392 <_svfiprintf_r+0x182>
 80073b0:	ab03      	add	r3, sp, #12
 80073b2:	9300      	str	r3, [sp, #0]
 80073b4:	4622      	mov	r2, r4
 80073b6:	4b11      	ldr	r3, [pc, #68]	; (80073fc <_svfiprintf_r+0x1ec>)
 80073b8:	a904      	add	r1, sp, #16
 80073ba:	4640      	mov	r0, r8
 80073bc:	f3af 8000 	nop.w
 80073c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80073c4:	4681      	mov	r9, r0
 80073c6:	d1d6      	bne.n	8007376 <_svfiprintf_r+0x166>
 80073c8:	89a3      	ldrh	r3, [r4, #12]
 80073ca:	065b      	lsls	r3, r3, #25
 80073cc:	f53f af35 	bmi.w	800723a <_svfiprintf_r+0x2a>
 80073d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073d2:	b01d      	add	sp, #116	; 0x74
 80073d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d8:	ab03      	add	r3, sp, #12
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	4622      	mov	r2, r4
 80073de:	4b07      	ldr	r3, [pc, #28]	; (80073fc <_svfiprintf_r+0x1ec>)
 80073e0:	a904      	add	r1, sp, #16
 80073e2:	4640      	mov	r0, r8
 80073e4:	f000 f882 	bl	80074ec <_printf_i>
 80073e8:	e7ea      	b.n	80073c0 <_svfiprintf_r+0x1b0>
 80073ea:	bf00      	nop
 80073ec:	08007a06 	.word	0x08007a06
 80073f0:	08007a0c 	.word	0x08007a0c
 80073f4:	08007a10 	.word	0x08007a10
 80073f8:	00000000 	.word	0x00000000
 80073fc:	0800715b 	.word	0x0800715b

08007400 <_printf_common>:
 8007400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007404:	4691      	mov	r9, r2
 8007406:	461f      	mov	r7, r3
 8007408:	688a      	ldr	r2, [r1, #8]
 800740a:	690b      	ldr	r3, [r1, #16]
 800740c:	4606      	mov	r6, r0
 800740e:	4293      	cmp	r3, r2
 8007410:	bfb8      	it	lt
 8007412:	4613      	movlt	r3, r2
 8007414:	f8c9 3000 	str.w	r3, [r9]
 8007418:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800741c:	460c      	mov	r4, r1
 800741e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007422:	b112      	cbz	r2, 800742a <_printf_common+0x2a>
 8007424:	3301      	adds	r3, #1
 8007426:	f8c9 3000 	str.w	r3, [r9]
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	0699      	lsls	r1, r3, #26
 800742e:	bf42      	ittt	mi
 8007430:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007434:	3302      	addmi	r3, #2
 8007436:	f8c9 3000 	strmi.w	r3, [r9]
 800743a:	6825      	ldr	r5, [r4, #0]
 800743c:	f015 0506 	ands.w	r5, r5, #6
 8007440:	d107      	bne.n	8007452 <_printf_common+0x52>
 8007442:	f104 0a19 	add.w	sl, r4, #25
 8007446:	68e3      	ldr	r3, [r4, #12]
 8007448:	f8d9 2000 	ldr.w	r2, [r9]
 800744c:	1a9b      	subs	r3, r3, r2
 800744e:	42ab      	cmp	r3, r5
 8007450:	dc29      	bgt.n	80074a6 <_printf_common+0xa6>
 8007452:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007456:	6822      	ldr	r2, [r4, #0]
 8007458:	3300      	adds	r3, #0
 800745a:	bf18      	it	ne
 800745c:	2301      	movne	r3, #1
 800745e:	0692      	lsls	r2, r2, #26
 8007460:	d42e      	bmi.n	80074c0 <_printf_common+0xc0>
 8007462:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007466:	4639      	mov	r1, r7
 8007468:	4630      	mov	r0, r6
 800746a:	47c0      	blx	r8
 800746c:	3001      	adds	r0, #1
 800746e:	d021      	beq.n	80074b4 <_printf_common+0xb4>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	68e5      	ldr	r5, [r4, #12]
 8007474:	f003 0306 	and.w	r3, r3, #6
 8007478:	2b04      	cmp	r3, #4
 800747a:	bf18      	it	ne
 800747c:	2500      	movne	r5, #0
 800747e:	f8d9 2000 	ldr.w	r2, [r9]
 8007482:	f04f 0900 	mov.w	r9, #0
 8007486:	bf08      	it	eq
 8007488:	1aad      	subeq	r5, r5, r2
 800748a:	68a3      	ldr	r3, [r4, #8]
 800748c:	6922      	ldr	r2, [r4, #16]
 800748e:	bf08      	it	eq
 8007490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007494:	4293      	cmp	r3, r2
 8007496:	bfc4      	itt	gt
 8007498:	1a9b      	subgt	r3, r3, r2
 800749a:	18ed      	addgt	r5, r5, r3
 800749c:	341a      	adds	r4, #26
 800749e:	454d      	cmp	r5, r9
 80074a0:	d11a      	bne.n	80074d8 <_printf_common+0xd8>
 80074a2:	2000      	movs	r0, #0
 80074a4:	e008      	b.n	80074b8 <_printf_common+0xb8>
 80074a6:	2301      	movs	r3, #1
 80074a8:	4652      	mov	r2, sl
 80074aa:	4639      	mov	r1, r7
 80074ac:	4630      	mov	r0, r6
 80074ae:	47c0      	blx	r8
 80074b0:	3001      	adds	r0, #1
 80074b2:	d103      	bne.n	80074bc <_printf_common+0xbc>
 80074b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074bc:	3501      	adds	r5, #1
 80074be:	e7c2      	b.n	8007446 <_printf_common+0x46>
 80074c0:	2030      	movs	r0, #48	; 0x30
 80074c2:	18e1      	adds	r1, r4, r3
 80074c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074c8:	1c5a      	adds	r2, r3, #1
 80074ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074ce:	4422      	add	r2, r4
 80074d0:	3302      	adds	r3, #2
 80074d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074d6:	e7c4      	b.n	8007462 <_printf_common+0x62>
 80074d8:	2301      	movs	r3, #1
 80074da:	4622      	mov	r2, r4
 80074dc:	4639      	mov	r1, r7
 80074de:	4630      	mov	r0, r6
 80074e0:	47c0      	blx	r8
 80074e2:	3001      	adds	r0, #1
 80074e4:	d0e6      	beq.n	80074b4 <_printf_common+0xb4>
 80074e6:	f109 0901 	add.w	r9, r9, #1
 80074ea:	e7d8      	b.n	800749e <_printf_common+0x9e>

080074ec <_printf_i>:
 80074ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80074f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80074f4:	460c      	mov	r4, r1
 80074f6:	7e09      	ldrb	r1, [r1, #24]
 80074f8:	b085      	sub	sp, #20
 80074fa:	296e      	cmp	r1, #110	; 0x6e
 80074fc:	4617      	mov	r7, r2
 80074fe:	4606      	mov	r6, r0
 8007500:	4698      	mov	r8, r3
 8007502:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007504:	f000 80b3 	beq.w	800766e <_printf_i+0x182>
 8007508:	d822      	bhi.n	8007550 <_printf_i+0x64>
 800750a:	2963      	cmp	r1, #99	; 0x63
 800750c:	d036      	beq.n	800757c <_printf_i+0x90>
 800750e:	d80a      	bhi.n	8007526 <_printf_i+0x3a>
 8007510:	2900      	cmp	r1, #0
 8007512:	f000 80b9 	beq.w	8007688 <_printf_i+0x19c>
 8007516:	2958      	cmp	r1, #88	; 0x58
 8007518:	f000 8083 	beq.w	8007622 <_printf_i+0x136>
 800751c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007520:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007524:	e032      	b.n	800758c <_printf_i+0xa0>
 8007526:	2964      	cmp	r1, #100	; 0x64
 8007528:	d001      	beq.n	800752e <_printf_i+0x42>
 800752a:	2969      	cmp	r1, #105	; 0x69
 800752c:	d1f6      	bne.n	800751c <_printf_i+0x30>
 800752e:	6820      	ldr	r0, [r4, #0]
 8007530:	6813      	ldr	r3, [r2, #0]
 8007532:	0605      	lsls	r5, r0, #24
 8007534:	f103 0104 	add.w	r1, r3, #4
 8007538:	d52a      	bpl.n	8007590 <_printf_i+0xa4>
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6011      	str	r1, [r2, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	da03      	bge.n	800754a <_printf_i+0x5e>
 8007542:	222d      	movs	r2, #45	; 0x2d
 8007544:	425b      	negs	r3, r3
 8007546:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800754a:	486f      	ldr	r0, [pc, #444]	; (8007708 <_printf_i+0x21c>)
 800754c:	220a      	movs	r2, #10
 800754e:	e039      	b.n	80075c4 <_printf_i+0xd8>
 8007550:	2973      	cmp	r1, #115	; 0x73
 8007552:	f000 809d 	beq.w	8007690 <_printf_i+0x1a4>
 8007556:	d808      	bhi.n	800756a <_printf_i+0x7e>
 8007558:	296f      	cmp	r1, #111	; 0x6f
 800755a:	d020      	beq.n	800759e <_printf_i+0xb2>
 800755c:	2970      	cmp	r1, #112	; 0x70
 800755e:	d1dd      	bne.n	800751c <_printf_i+0x30>
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	f043 0320 	orr.w	r3, r3, #32
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	e003      	b.n	8007572 <_printf_i+0x86>
 800756a:	2975      	cmp	r1, #117	; 0x75
 800756c:	d017      	beq.n	800759e <_printf_i+0xb2>
 800756e:	2978      	cmp	r1, #120	; 0x78
 8007570:	d1d4      	bne.n	800751c <_printf_i+0x30>
 8007572:	2378      	movs	r3, #120	; 0x78
 8007574:	4865      	ldr	r0, [pc, #404]	; (800770c <_printf_i+0x220>)
 8007576:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800757a:	e055      	b.n	8007628 <_printf_i+0x13c>
 800757c:	6813      	ldr	r3, [r2, #0]
 800757e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007582:	1d19      	adds	r1, r3, #4
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6011      	str	r1, [r2, #0]
 8007588:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800758c:	2301      	movs	r3, #1
 800758e:	e08c      	b.n	80076aa <_printf_i+0x1be>
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007596:	6011      	str	r1, [r2, #0]
 8007598:	bf18      	it	ne
 800759a:	b21b      	sxthne	r3, r3
 800759c:	e7cf      	b.n	800753e <_printf_i+0x52>
 800759e:	6813      	ldr	r3, [r2, #0]
 80075a0:	6825      	ldr	r5, [r4, #0]
 80075a2:	1d18      	adds	r0, r3, #4
 80075a4:	6010      	str	r0, [r2, #0]
 80075a6:	0628      	lsls	r0, r5, #24
 80075a8:	d501      	bpl.n	80075ae <_printf_i+0xc2>
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	e002      	b.n	80075b4 <_printf_i+0xc8>
 80075ae:	0668      	lsls	r0, r5, #25
 80075b0:	d5fb      	bpl.n	80075aa <_printf_i+0xbe>
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	296f      	cmp	r1, #111	; 0x6f
 80075b6:	bf14      	ite	ne
 80075b8:	220a      	movne	r2, #10
 80075ba:	2208      	moveq	r2, #8
 80075bc:	4852      	ldr	r0, [pc, #328]	; (8007708 <_printf_i+0x21c>)
 80075be:	2100      	movs	r1, #0
 80075c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075c4:	6865      	ldr	r5, [r4, #4]
 80075c6:	2d00      	cmp	r5, #0
 80075c8:	60a5      	str	r5, [r4, #8]
 80075ca:	f2c0 8095 	blt.w	80076f8 <_printf_i+0x20c>
 80075ce:	6821      	ldr	r1, [r4, #0]
 80075d0:	f021 0104 	bic.w	r1, r1, #4
 80075d4:	6021      	str	r1, [r4, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d13d      	bne.n	8007656 <_printf_i+0x16a>
 80075da:	2d00      	cmp	r5, #0
 80075dc:	f040 808e 	bne.w	80076fc <_printf_i+0x210>
 80075e0:	4665      	mov	r5, ip
 80075e2:	2a08      	cmp	r2, #8
 80075e4:	d10b      	bne.n	80075fe <_printf_i+0x112>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	07db      	lsls	r3, r3, #31
 80075ea:	d508      	bpl.n	80075fe <_printf_i+0x112>
 80075ec:	6923      	ldr	r3, [r4, #16]
 80075ee:	6862      	ldr	r2, [r4, #4]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	bfde      	ittt	le
 80075f4:	2330      	movle	r3, #48	; 0x30
 80075f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075fa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80075fe:	ebac 0305 	sub.w	r3, ip, r5
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	f8cd 8000 	str.w	r8, [sp]
 8007608:	463b      	mov	r3, r7
 800760a:	aa03      	add	r2, sp, #12
 800760c:	4621      	mov	r1, r4
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff fef6 	bl	8007400 <_printf_common>
 8007614:	3001      	adds	r0, #1
 8007616:	d14d      	bne.n	80076b4 <_printf_i+0x1c8>
 8007618:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800761c:	b005      	add	sp, #20
 800761e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007622:	4839      	ldr	r0, [pc, #228]	; (8007708 <_printf_i+0x21c>)
 8007624:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007628:	6813      	ldr	r3, [r2, #0]
 800762a:	6821      	ldr	r1, [r4, #0]
 800762c:	1d1d      	adds	r5, r3, #4
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	6015      	str	r5, [r2, #0]
 8007632:	060a      	lsls	r2, r1, #24
 8007634:	d50b      	bpl.n	800764e <_printf_i+0x162>
 8007636:	07ca      	lsls	r2, r1, #31
 8007638:	bf44      	itt	mi
 800763a:	f041 0120 	orrmi.w	r1, r1, #32
 800763e:	6021      	strmi	r1, [r4, #0]
 8007640:	b91b      	cbnz	r3, 800764a <_printf_i+0x15e>
 8007642:	6822      	ldr	r2, [r4, #0]
 8007644:	f022 0220 	bic.w	r2, r2, #32
 8007648:	6022      	str	r2, [r4, #0]
 800764a:	2210      	movs	r2, #16
 800764c:	e7b7      	b.n	80075be <_printf_i+0xd2>
 800764e:	064d      	lsls	r5, r1, #25
 8007650:	bf48      	it	mi
 8007652:	b29b      	uxthmi	r3, r3
 8007654:	e7ef      	b.n	8007636 <_printf_i+0x14a>
 8007656:	4665      	mov	r5, ip
 8007658:	fbb3 f1f2 	udiv	r1, r3, r2
 800765c:	fb02 3311 	mls	r3, r2, r1, r3
 8007660:	5cc3      	ldrb	r3, [r0, r3]
 8007662:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007666:	460b      	mov	r3, r1
 8007668:	2900      	cmp	r1, #0
 800766a:	d1f5      	bne.n	8007658 <_printf_i+0x16c>
 800766c:	e7b9      	b.n	80075e2 <_printf_i+0xf6>
 800766e:	6813      	ldr	r3, [r2, #0]
 8007670:	6825      	ldr	r5, [r4, #0]
 8007672:	1d18      	adds	r0, r3, #4
 8007674:	6961      	ldr	r1, [r4, #20]
 8007676:	6010      	str	r0, [r2, #0]
 8007678:	0628      	lsls	r0, r5, #24
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	d501      	bpl.n	8007682 <_printf_i+0x196>
 800767e:	6019      	str	r1, [r3, #0]
 8007680:	e002      	b.n	8007688 <_printf_i+0x19c>
 8007682:	066a      	lsls	r2, r5, #25
 8007684:	d5fb      	bpl.n	800767e <_printf_i+0x192>
 8007686:	8019      	strh	r1, [r3, #0]
 8007688:	2300      	movs	r3, #0
 800768a:	4665      	mov	r5, ip
 800768c:	6123      	str	r3, [r4, #16]
 800768e:	e7b9      	b.n	8007604 <_printf_i+0x118>
 8007690:	6813      	ldr	r3, [r2, #0]
 8007692:	1d19      	adds	r1, r3, #4
 8007694:	6011      	str	r1, [r2, #0]
 8007696:	681d      	ldr	r5, [r3, #0]
 8007698:	6862      	ldr	r2, [r4, #4]
 800769a:	2100      	movs	r1, #0
 800769c:	4628      	mov	r0, r5
 800769e:	f000 f844 	bl	800772a <memchr>
 80076a2:	b108      	cbz	r0, 80076a8 <_printf_i+0x1bc>
 80076a4:	1b40      	subs	r0, r0, r5
 80076a6:	6060      	str	r0, [r4, #4]
 80076a8:	6863      	ldr	r3, [r4, #4]
 80076aa:	6123      	str	r3, [r4, #16]
 80076ac:	2300      	movs	r3, #0
 80076ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076b2:	e7a7      	b.n	8007604 <_printf_i+0x118>
 80076b4:	6923      	ldr	r3, [r4, #16]
 80076b6:	462a      	mov	r2, r5
 80076b8:	4639      	mov	r1, r7
 80076ba:	4630      	mov	r0, r6
 80076bc:	47c0      	blx	r8
 80076be:	3001      	adds	r0, #1
 80076c0:	d0aa      	beq.n	8007618 <_printf_i+0x12c>
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	079b      	lsls	r3, r3, #30
 80076c6:	d413      	bmi.n	80076f0 <_printf_i+0x204>
 80076c8:	68e0      	ldr	r0, [r4, #12]
 80076ca:	9b03      	ldr	r3, [sp, #12]
 80076cc:	4298      	cmp	r0, r3
 80076ce:	bfb8      	it	lt
 80076d0:	4618      	movlt	r0, r3
 80076d2:	e7a3      	b.n	800761c <_printf_i+0x130>
 80076d4:	2301      	movs	r3, #1
 80076d6:	464a      	mov	r2, r9
 80076d8:	4639      	mov	r1, r7
 80076da:	4630      	mov	r0, r6
 80076dc:	47c0      	blx	r8
 80076de:	3001      	adds	r0, #1
 80076e0:	d09a      	beq.n	8007618 <_printf_i+0x12c>
 80076e2:	3501      	adds	r5, #1
 80076e4:	68e3      	ldr	r3, [r4, #12]
 80076e6:	9a03      	ldr	r2, [sp, #12]
 80076e8:	1a9b      	subs	r3, r3, r2
 80076ea:	42ab      	cmp	r3, r5
 80076ec:	dcf2      	bgt.n	80076d4 <_printf_i+0x1e8>
 80076ee:	e7eb      	b.n	80076c8 <_printf_i+0x1dc>
 80076f0:	2500      	movs	r5, #0
 80076f2:	f104 0919 	add.w	r9, r4, #25
 80076f6:	e7f5      	b.n	80076e4 <_printf_i+0x1f8>
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1ac      	bne.n	8007656 <_printf_i+0x16a>
 80076fc:	7803      	ldrb	r3, [r0, #0]
 80076fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007702:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007706:	e76c      	b.n	80075e2 <_printf_i+0xf6>
 8007708:	08007a17 	.word	0x08007a17
 800770c:	08007a28 	.word	0x08007a28

08007710 <__ascii_wctomb>:
 8007710:	b149      	cbz	r1, 8007726 <__ascii_wctomb+0x16>
 8007712:	2aff      	cmp	r2, #255	; 0xff
 8007714:	bf8b      	itete	hi
 8007716:	238a      	movhi	r3, #138	; 0x8a
 8007718:	700a      	strbls	r2, [r1, #0]
 800771a:	6003      	strhi	r3, [r0, #0]
 800771c:	2001      	movls	r0, #1
 800771e:	bf88      	it	hi
 8007720:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007724:	4770      	bx	lr
 8007726:	4608      	mov	r0, r1
 8007728:	4770      	bx	lr

0800772a <memchr>:
 800772a:	b510      	push	{r4, lr}
 800772c:	b2c9      	uxtb	r1, r1
 800772e:	4402      	add	r2, r0
 8007730:	4290      	cmp	r0, r2
 8007732:	4603      	mov	r3, r0
 8007734:	d101      	bne.n	800773a <memchr+0x10>
 8007736:	2300      	movs	r3, #0
 8007738:	e003      	b.n	8007742 <memchr+0x18>
 800773a:	781c      	ldrb	r4, [r3, #0]
 800773c:	3001      	adds	r0, #1
 800773e:	428c      	cmp	r4, r1
 8007740:	d1f6      	bne.n	8007730 <memchr+0x6>
 8007742:	4618      	mov	r0, r3
 8007744:	bd10      	pop	{r4, pc}

08007746 <memcpy>:
 8007746:	b510      	push	{r4, lr}
 8007748:	1e43      	subs	r3, r0, #1
 800774a:	440a      	add	r2, r1
 800774c:	4291      	cmp	r1, r2
 800774e:	d100      	bne.n	8007752 <memcpy+0xc>
 8007750:	bd10      	pop	{r4, pc}
 8007752:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007756:	f803 4f01 	strb.w	r4, [r3, #1]!
 800775a:	e7f7      	b.n	800774c <memcpy+0x6>

0800775c <memmove>:
 800775c:	4288      	cmp	r0, r1
 800775e:	b510      	push	{r4, lr}
 8007760:	eb01 0302 	add.w	r3, r1, r2
 8007764:	d807      	bhi.n	8007776 <memmove+0x1a>
 8007766:	1e42      	subs	r2, r0, #1
 8007768:	4299      	cmp	r1, r3
 800776a:	d00a      	beq.n	8007782 <memmove+0x26>
 800776c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007770:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007774:	e7f8      	b.n	8007768 <memmove+0xc>
 8007776:	4283      	cmp	r3, r0
 8007778:	d9f5      	bls.n	8007766 <memmove+0xa>
 800777a:	1881      	adds	r1, r0, r2
 800777c:	1ad2      	subs	r2, r2, r3
 800777e:	42d3      	cmn	r3, r2
 8007780:	d100      	bne.n	8007784 <memmove+0x28>
 8007782:	bd10      	pop	{r4, pc}
 8007784:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007788:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800778c:	e7f7      	b.n	800777e <memmove+0x22>
	...

08007790 <_free_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4605      	mov	r5, r0
 8007794:	2900      	cmp	r1, #0
 8007796:	d043      	beq.n	8007820 <_free_r+0x90>
 8007798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800779c:	1f0c      	subs	r4, r1, #4
 800779e:	2b00      	cmp	r3, #0
 80077a0:	bfb8      	it	lt
 80077a2:	18e4      	addlt	r4, r4, r3
 80077a4:	f000 f8d0 	bl	8007948 <__malloc_lock>
 80077a8:	4a1e      	ldr	r2, [pc, #120]	; (8007824 <_free_r+0x94>)
 80077aa:	6813      	ldr	r3, [r2, #0]
 80077ac:	4610      	mov	r0, r2
 80077ae:	b933      	cbnz	r3, 80077be <_free_r+0x2e>
 80077b0:	6063      	str	r3, [r4, #4]
 80077b2:	6014      	str	r4, [r2, #0]
 80077b4:	4628      	mov	r0, r5
 80077b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077ba:	f000 b8c6 	b.w	800794a <__malloc_unlock>
 80077be:	42a3      	cmp	r3, r4
 80077c0:	d90b      	bls.n	80077da <_free_r+0x4a>
 80077c2:	6821      	ldr	r1, [r4, #0]
 80077c4:	1862      	adds	r2, r4, r1
 80077c6:	4293      	cmp	r3, r2
 80077c8:	bf01      	itttt	eq
 80077ca:	681a      	ldreq	r2, [r3, #0]
 80077cc:	685b      	ldreq	r3, [r3, #4]
 80077ce:	1852      	addeq	r2, r2, r1
 80077d0:	6022      	streq	r2, [r4, #0]
 80077d2:	6063      	str	r3, [r4, #4]
 80077d4:	6004      	str	r4, [r0, #0]
 80077d6:	e7ed      	b.n	80077b4 <_free_r+0x24>
 80077d8:	4613      	mov	r3, r2
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	b10a      	cbz	r2, 80077e2 <_free_r+0x52>
 80077de:	42a2      	cmp	r2, r4
 80077e0:	d9fa      	bls.n	80077d8 <_free_r+0x48>
 80077e2:	6819      	ldr	r1, [r3, #0]
 80077e4:	1858      	adds	r0, r3, r1
 80077e6:	42a0      	cmp	r0, r4
 80077e8:	d10b      	bne.n	8007802 <_free_r+0x72>
 80077ea:	6820      	ldr	r0, [r4, #0]
 80077ec:	4401      	add	r1, r0
 80077ee:	1858      	adds	r0, r3, r1
 80077f0:	4282      	cmp	r2, r0
 80077f2:	6019      	str	r1, [r3, #0]
 80077f4:	d1de      	bne.n	80077b4 <_free_r+0x24>
 80077f6:	6810      	ldr	r0, [r2, #0]
 80077f8:	6852      	ldr	r2, [r2, #4]
 80077fa:	4401      	add	r1, r0
 80077fc:	6019      	str	r1, [r3, #0]
 80077fe:	605a      	str	r2, [r3, #4]
 8007800:	e7d8      	b.n	80077b4 <_free_r+0x24>
 8007802:	d902      	bls.n	800780a <_free_r+0x7a>
 8007804:	230c      	movs	r3, #12
 8007806:	602b      	str	r3, [r5, #0]
 8007808:	e7d4      	b.n	80077b4 <_free_r+0x24>
 800780a:	6820      	ldr	r0, [r4, #0]
 800780c:	1821      	adds	r1, r4, r0
 800780e:	428a      	cmp	r2, r1
 8007810:	bf01      	itttt	eq
 8007812:	6811      	ldreq	r1, [r2, #0]
 8007814:	6852      	ldreq	r2, [r2, #4]
 8007816:	1809      	addeq	r1, r1, r0
 8007818:	6021      	streq	r1, [r4, #0]
 800781a:	6062      	str	r2, [r4, #4]
 800781c:	605c      	str	r4, [r3, #4]
 800781e:	e7c9      	b.n	80077b4 <_free_r+0x24>
 8007820:	bd38      	pop	{r3, r4, r5, pc}
 8007822:	bf00      	nop
 8007824:	20000598 	.word	0x20000598

08007828 <_malloc_r>:
 8007828:	b570      	push	{r4, r5, r6, lr}
 800782a:	1ccd      	adds	r5, r1, #3
 800782c:	f025 0503 	bic.w	r5, r5, #3
 8007830:	3508      	adds	r5, #8
 8007832:	2d0c      	cmp	r5, #12
 8007834:	bf38      	it	cc
 8007836:	250c      	movcc	r5, #12
 8007838:	2d00      	cmp	r5, #0
 800783a:	4606      	mov	r6, r0
 800783c:	db01      	blt.n	8007842 <_malloc_r+0x1a>
 800783e:	42a9      	cmp	r1, r5
 8007840:	d903      	bls.n	800784a <_malloc_r+0x22>
 8007842:	230c      	movs	r3, #12
 8007844:	6033      	str	r3, [r6, #0]
 8007846:	2000      	movs	r0, #0
 8007848:	bd70      	pop	{r4, r5, r6, pc}
 800784a:	f000 f87d 	bl	8007948 <__malloc_lock>
 800784e:	4a21      	ldr	r2, [pc, #132]	; (80078d4 <_malloc_r+0xac>)
 8007850:	6814      	ldr	r4, [r2, #0]
 8007852:	4621      	mov	r1, r4
 8007854:	b991      	cbnz	r1, 800787c <_malloc_r+0x54>
 8007856:	4c20      	ldr	r4, [pc, #128]	; (80078d8 <_malloc_r+0xb0>)
 8007858:	6823      	ldr	r3, [r4, #0]
 800785a:	b91b      	cbnz	r3, 8007864 <_malloc_r+0x3c>
 800785c:	4630      	mov	r0, r6
 800785e:	f000 f863 	bl	8007928 <_sbrk_r>
 8007862:	6020      	str	r0, [r4, #0]
 8007864:	4629      	mov	r1, r5
 8007866:	4630      	mov	r0, r6
 8007868:	f000 f85e 	bl	8007928 <_sbrk_r>
 800786c:	1c43      	adds	r3, r0, #1
 800786e:	d124      	bne.n	80078ba <_malloc_r+0x92>
 8007870:	230c      	movs	r3, #12
 8007872:	4630      	mov	r0, r6
 8007874:	6033      	str	r3, [r6, #0]
 8007876:	f000 f868 	bl	800794a <__malloc_unlock>
 800787a:	e7e4      	b.n	8007846 <_malloc_r+0x1e>
 800787c:	680b      	ldr	r3, [r1, #0]
 800787e:	1b5b      	subs	r3, r3, r5
 8007880:	d418      	bmi.n	80078b4 <_malloc_r+0x8c>
 8007882:	2b0b      	cmp	r3, #11
 8007884:	d90f      	bls.n	80078a6 <_malloc_r+0x7e>
 8007886:	600b      	str	r3, [r1, #0]
 8007888:	18cc      	adds	r4, r1, r3
 800788a:	50cd      	str	r5, [r1, r3]
 800788c:	4630      	mov	r0, r6
 800788e:	f000 f85c 	bl	800794a <__malloc_unlock>
 8007892:	f104 000b 	add.w	r0, r4, #11
 8007896:	1d23      	adds	r3, r4, #4
 8007898:	f020 0007 	bic.w	r0, r0, #7
 800789c:	1ac3      	subs	r3, r0, r3
 800789e:	d0d3      	beq.n	8007848 <_malloc_r+0x20>
 80078a0:	425a      	negs	r2, r3
 80078a2:	50e2      	str	r2, [r4, r3]
 80078a4:	e7d0      	b.n	8007848 <_malloc_r+0x20>
 80078a6:	684b      	ldr	r3, [r1, #4]
 80078a8:	428c      	cmp	r4, r1
 80078aa:	bf16      	itet	ne
 80078ac:	6063      	strne	r3, [r4, #4]
 80078ae:	6013      	streq	r3, [r2, #0]
 80078b0:	460c      	movne	r4, r1
 80078b2:	e7eb      	b.n	800788c <_malloc_r+0x64>
 80078b4:	460c      	mov	r4, r1
 80078b6:	6849      	ldr	r1, [r1, #4]
 80078b8:	e7cc      	b.n	8007854 <_malloc_r+0x2c>
 80078ba:	1cc4      	adds	r4, r0, #3
 80078bc:	f024 0403 	bic.w	r4, r4, #3
 80078c0:	42a0      	cmp	r0, r4
 80078c2:	d005      	beq.n	80078d0 <_malloc_r+0xa8>
 80078c4:	1a21      	subs	r1, r4, r0
 80078c6:	4630      	mov	r0, r6
 80078c8:	f000 f82e 	bl	8007928 <_sbrk_r>
 80078cc:	3001      	adds	r0, #1
 80078ce:	d0cf      	beq.n	8007870 <_malloc_r+0x48>
 80078d0:	6025      	str	r5, [r4, #0]
 80078d2:	e7db      	b.n	800788c <_malloc_r+0x64>
 80078d4:	20000598 	.word	0x20000598
 80078d8:	2000059c 	.word	0x2000059c

080078dc <_realloc_r>:
 80078dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078de:	4607      	mov	r7, r0
 80078e0:	4614      	mov	r4, r2
 80078e2:	460e      	mov	r6, r1
 80078e4:	b921      	cbnz	r1, 80078f0 <_realloc_r+0x14>
 80078e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80078ea:	4611      	mov	r1, r2
 80078ec:	f7ff bf9c 	b.w	8007828 <_malloc_r>
 80078f0:	b922      	cbnz	r2, 80078fc <_realloc_r+0x20>
 80078f2:	f7ff ff4d 	bl	8007790 <_free_r>
 80078f6:	4625      	mov	r5, r4
 80078f8:	4628      	mov	r0, r5
 80078fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078fc:	f000 f826 	bl	800794c <_malloc_usable_size_r>
 8007900:	42a0      	cmp	r0, r4
 8007902:	d20f      	bcs.n	8007924 <_realloc_r+0x48>
 8007904:	4621      	mov	r1, r4
 8007906:	4638      	mov	r0, r7
 8007908:	f7ff ff8e 	bl	8007828 <_malloc_r>
 800790c:	4605      	mov	r5, r0
 800790e:	2800      	cmp	r0, #0
 8007910:	d0f2      	beq.n	80078f8 <_realloc_r+0x1c>
 8007912:	4631      	mov	r1, r6
 8007914:	4622      	mov	r2, r4
 8007916:	f7ff ff16 	bl	8007746 <memcpy>
 800791a:	4631      	mov	r1, r6
 800791c:	4638      	mov	r0, r7
 800791e:	f7ff ff37 	bl	8007790 <_free_r>
 8007922:	e7e9      	b.n	80078f8 <_realloc_r+0x1c>
 8007924:	4635      	mov	r5, r6
 8007926:	e7e7      	b.n	80078f8 <_realloc_r+0x1c>

08007928 <_sbrk_r>:
 8007928:	b538      	push	{r3, r4, r5, lr}
 800792a:	2300      	movs	r3, #0
 800792c:	4c05      	ldr	r4, [pc, #20]	; (8007944 <_sbrk_r+0x1c>)
 800792e:	4605      	mov	r5, r0
 8007930:	4608      	mov	r0, r1
 8007932:	6023      	str	r3, [r4, #0]
 8007934:	f7f9 f9cc 	bl	8000cd0 <_sbrk>
 8007938:	1c43      	adds	r3, r0, #1
 800793a:	d102      	bne.n	8007942 <_sbrk_r+0x1a>
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	b103      	cbz	r3, 8007942 <_sbrk_r+0x1a>
 8007940:	602b      	str	r3, [r5, #0]
 8007942:	bd38      	pop	{r3, r4, r5, pc}
 8007944:	20001b6c 	.word	0x20001b6c

08007948 <__malloc_lock>:
 8007948:	4770      	bx	lr

0800794a <__malloc_unlock>:
 800794a:	4770      	bx	lr

0800794c <_malloc_usable_size_r>:
 800794c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007950:	1f18      	subs	r0, r3, #4
 8007952:	2b00      	cmp	r3, #0
 8007954:	bfbc      	itt	lt
 8007956:	580b      	ldrlt	r3, [r1, r0]
 8007958:	18c0      	addlt	r0, r0, r3
 800795a:	4770      	bx	lr

0800795c <_init>:
 800795c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795e:	bf00      	nop
 8007960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007962:	bc08      	pop	{r3}
 8007964:	469e      	mov	lr, r3
 8007966:	4770      	bx	lr

08007968 <_fini>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	bf00      	nop
 800796c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796e:	bc08      	pop	{r3}
 8007970:	469e      	mov	lr, r3
 8007972:	4770      	bx	lr
