vendor_name = ModelSim
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/skeleton.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreToDigits.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/scoreCalc.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/processor.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening_screen.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/opening.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/video_sync_generator.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lab7_img_index.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lab7_img_data.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/vga_controller.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/VGA_Audio_PLL.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/Reset_Delay.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_index.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/img_data.v
source_file = 1, imem.v
source_file = 1, dmem.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/pll.cmp
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/graphics.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/background.v
source_file = 1, cursor.v
source_file = 1, two_by_two.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/four_by_four.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crests.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/crest.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/numbers.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/number.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/get_ready.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_is_up.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letter.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/house_cup.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/letters.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/leaderboard.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/border.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/screenTimer.v
source_file = 1, Waveform.vwf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkle.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/sparkles.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitch.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/snitched.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/display_trace.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broom.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/broomstick.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turner.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/time_turn.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightning.v
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.mif
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.qip
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/lightnin.v
source_file = 1, Waveform1.vwf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/pll_altpll.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_ekc1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_aaa.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_1pb.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_oua1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_0aa.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_gob.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_k4a1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_41a1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_1aa.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_iob.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_35a1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_c8a.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_smb.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_p2a1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_tmb.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_cga1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_6da1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_c9a1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_u6a1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/decode_k8a.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mux_4nb.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/altsyncram_pjc1.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_lcm.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_anh.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_8af.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/add_sub_7pc.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/add_sub_8pc.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_ikm.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/mult_gft.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_3bm.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_olh.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_47f.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_4bm.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_plh.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_67f.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_2bm.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_27f.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_1bm.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_mlh.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_07f.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/lpm_divide_5bm.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/sign_div_unsign_qlh.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/db/alt_u_div_57f.tdf
design_name = graphics
instance = comp, \VGA_CLK~output , VGA_CLK~output, graphics, 1
instance = comp, \VGA_HS~output , VGA_HS~output, graphics, 1
instance = comp, \VGA_VS~output , VGA_VS~output, graphics, 1
instance = comp, \VGA_BLANK~output , VGA_BLANK~output, graphics, 1
instance = comp, \VGA_SYNC~output , VGA_SYNC~output, graphics, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, graphics, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, graphics, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, graphics, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, graphics, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, graphics, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, graphics, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, graphics, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, graphics, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, graphics, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, graphics, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, graphics, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, graphics, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, graphics, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, graphics, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, graphics, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, graphics, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, graphics, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, graphics, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, graphics, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, graphics, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, graphics, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, graphics, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, graphics, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, graphics, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, graphics, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, graphics, 1
instance = comp, \r0|Cont[0]~57 , r0|Cont[0]~57, graphics, 1
instance = comp, \r0|Cont[0] , r0|Cont[0], graphics, 1
instance = comp, \r0|Cont[1]~19 , r0|Cont[1]~19, graphics, 1
instance = comp, \r0|Cont[1] , r0|Cont[1], graphics, 1
instance = comp, \r0|Cont[2]~21 , r0|Cont[2]~21, graphics, 1
instance = comp, \r0|Cont[2] , r0|Cont[2], graphics, 1
instance = comp, \r0|Cont[3]~23 , r0|Cont[3]~23, graphics, 1
instance = comp, \r0|Cont[3] , r0|Cont[3], graphics, 1
instance = comp, \r0|Cont[4]~25 , r0|Cont[4]~25, graphics, 1
instance = comp, \r0|Cont[4] , r0|Cont[4], graphics, 1
instance = comp, \r0|Cont[5]~27 , r0|Cont[5]~27, graphics, 1
instance = comp, \r0|Cont[5] , r0|Cont[5], graphics, 1
instance = comp, \r0|Cont[6]~29 , r0|Cont[6]~29, graphics, 1
instance = comp, \r0|Cont[6] , r0|Cont[6], graphics, 1
instance = comp, \r0|Cont[7]~31 , r0|Cont[7]~31, graphics, 1
instance = comp, \r0|Cont[7] , r0|Cont[7], graphics, 1
instance = comp, \r0|Cont[8]~33 , r0|Cont[8]~33, graphics, 1
instance = comp, \r0|Cont[8] , r0|Cont[8], graphics, 1
instance = comp, \r0|Cont[9]~35 , r0|Cont[9]~35, graphics, 1
instance = comp, \r0|Cont[9] , r0|Cont[9], graphics, 1
instance = comp, \r0|Cont[10]~37 , r0|Cont[10]~37, graphics, 1
instance = comp, \r0|Cont[10] , r0|Cont[10], graphics, 1
instance = comp, \r0|Cont[11]~39 , r0|Cont[11]~39, graphics, 1
instance = comp, \r0|Cont[11] , r0|Cont[11], graphics, 1
instance = comp, \r0|Cont[12]~41 , r0|Cont[12]~41, graphics, 1
instance = comp, \r0|Cont[12] , r0|Cont[12], graphics, 1
instance = comp, \r0|Cont[13]~43 , r0|Cont[13]~43, graphics, 1
instance = comp, \r0|Cont[13] , r0|Cont[13], graphics, 1
instance = comp, \r0|Cont[14]~45 , r0|Cont[14]~45, graphics, 1
instance = comp, \r0|Cont[14] , r0|Cont[14], graphics, 1
instance = comp, \r0|Cont[15]~47 , r0|Cont[15]~47, graphics, 1
instance = comp, \r0|Cont[15] , r0|Cont[15], graphics, 1
instance = comp, \r0|Equal0~5 , r0|Equal0~5, graphics, 1
instance = comp, \r0|Equal0~4 , r0|Equal0~4, graphics, 1
instance = comp, \r0|Cont[16]~49 , r0|Cont[16]~49, graphics, 1
instance = comp, \r0|Cont[16] , r0|Cont[16], graphics, 1
instance = comp, \r0|Cont[17]~51 , r0|Cont[17]~51, graphics, 1
instance = comp, \r0|Cont[17] , r0|Cont[17], graphics, 1
instance = comp, \r0|Cont[18]~53 , r0|Cont[18]~53, graphics, 1
instance = comp, \r0|Cont[18] , r0|Cont[18], graphics, 1
instance = comp, \r0|Cont[19]~55 , r0|Cont[19]~55, graphics, 1
instance = comp, \r0|Cont[19] , r0|Cont[19], graphics, 1
instance = comp, \r0|Equal0~0 , r0|Equal0~0, graphics, 1
instance = comp, \r0|Equal0~1 , r0|Equal0~1, graphics, 1
instance = comp, \r0|Equal0~2 , r0|Equal0~2, graphics, 1
instance = comp, \r0|Equal0~3 , r0|Equal0~3, graphics, 1
instance = comp, \r0|Equal0~6 , r0|Equal0~6, graphics, 1
instance = comp, \r0|oRESET~feeder , r0|oRESET~feeder, graphics, 1
instance = comp, \r0|oRESET , r0|oRESET, graphics, 1
instance = comp, \p1|altpll_component|pll , p1|altpll_component|pll, graphics, 1
instance = comp, \p1|altpll_component|_clk2~clkctrl , p1|altpll_component|_clk2~clkctrl, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~0 , vga_ins|LTM_ins|Add1~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[0] , vga_ins|LTM_ins|h_cnt[0], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~2 , vga_ins|LTM_ins|Add1~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[1] , vga_ins|LTM_ins|h_cnt[1], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~4 , vga_ins|LTM_ins|Add1~4, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[2] , vga_ins|LTM_ins|h_cnt[2], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~6 , vga_ins|LTM_ins|Add1~6, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[3] , vga_ins|LTM_ins|h_cnt[3], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~8 , vga_ins|LTM_ins|Add1~8, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[4] , vga_ins|LTM_ins|h_cnt[4], graphics, 1
instance = comp, \vga_ins|LTM_ins|Equal0~2 , vga_ins|LTM_ins|Equal0~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~14 , vga_ins|LTM_ins|Add1~14, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~16 , vga_ins|LTM_ins|Add1~16, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~18 , vga_ins|LTM_ins|Add1~18, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~20 , vga_ins|LTM_ins|Add1~20, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[10] , vga_ins|LTM_ins|h_cnt[10], graphics, 1
instance = comp, \vga_ins|LTM_ins|Equal0~0 , vga_ins|LTM_ins|Equal0~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt~2 , vga_ins|LTM_ins|h_cnt~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[8] , vga_ins|LTM_ins|h_cnt[8], graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt~1 , vga_ins|LTM_ins|h_cnt~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[9] , vga_ins|LTM_ins|h_cnt[9], graphics, 1
instance = comp, \vga_ins|LTM_ins|Equal0~1 , vga_ins|LTM_ins|Equal0~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~10 , vga_ins|LTM_ins|Add1~10, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt~0 , vga_ins|LTM_ins|h_cnt~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[5] , vga_ins|LTM_ins|h_cnt[5], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add1~12 , vga_ins|LTM_ins|Add1~12, graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[6] , vga_ins|LTM_ins|h_cnt[6], graphics, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[7] , vga_ins|LTM_ins|h_cnt[7], graphics, 1
instance = comp, \vga_ins|LTM_ins|LessThan0~0 , vga_ins|LTM_ins|LessThan0~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|LessThan0~1 , vga_ins|LTM_ins|LessThan0~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|HS , vga_ins|LTM_ins|HS, graphics, 1
instance = comp, \vga_ins|oHS~feeder , vga_ins|oHS~feeder, graphics, 1
instance = comp, \vga_ins|oHS , vga_ins|oHS, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~0 , vga_ins|LTM_ins|Add0~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~3 , vga_ins|LTM_ins|v_cnt~3, graphics, 1
instance = comp, \vga_ins|LTM_ins|Equal0~3 , vga_ins|LTM_ins|Equal0~3, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[0] , vga_ins|LTM_ins|v_cnt[0], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~2 , vga_ins|LTM_ins|Add0~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[1] , vga_ins|LTM_ins|v_cnt[1], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~4 , vga_ins|LTM_ins|Add0~4, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~2 , vga_ins|LTM_ins|v_cnt~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[2] , vga_ins|LTM_ins|v_cnt[2], graphics, 1
instance = comp, \vga_ins|LTM_ins|Equal1~1 , vga_ins|LTM_ins|Equal1~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~6 , vga_ins|LTM_ins|Add0~6, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~1 , vga_ins|LTM_ins|v_cnt~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[3] , vga_ins|LTM_ins|v_cnt[3], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~8 , vga_ins|LTM_ins|Add0~8, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[4] , vga_ins|LTM_ins|v_cnt[4], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~10 , vga_ins|LTM_ins|Add0~10, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[5] , vga_ins|LTM_ins|v_cnt[5], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~12 , vga_ins|LTM_ins|Add0~12, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[6] , vga_ins|LTM_ins|v_cnt[6], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~14 , vga_ins|LTM_ins|Add0~14, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[7] , vga_ins|LTM_ins|v_cnt[7], graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~16 , vga_ins|LTM_ins|Add0~16, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[8] , vga_ins|LTM_ins|v_cnt[8], graphics, 1
instance = comp, \vga_ins|LTM_ins|LessThan5~0 , vga_ins|LTM_ins|LessThan5~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|Equal1~0 , vga_ins|LTM_ins|Equal1~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|Add0~18 , vga_ins|LTM_ins|Add0~18, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~0 , vga_ins|LTM_ins|v_cnt~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[9] , vga_ins|LTM_ins|v_cnt[9], graphics, 1
instance = comp, \vga_ins|LTM_ins|LessThan1~0 , vga_ins|LTM_ins|LessThan1~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|VS , vga_ins|LTM_ins|VS, graphics, 1
instance = comp, \vga_ins|oVS~feeder , vga_ins|oVS~feeder, graphics, 1
instance = comp, \vga_ins|oVS , vga_ins|oVS, graphics, 1
instance = comp, \vga_ins|LTM_ins|cDEN~1 , vga_ins|LTM_ins|cDEN~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|cDEN~2 , vga_ins|LTM_ins|cDEN~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|LessThan5~1 , vga_ins|LTM_ins|LessThan5~1, graphics, 1
instance = comp, \vga_ins|LTM_ins|LessThan5~2 , vga_ins|LTM_ins|LessThan5~2, graphics, 1
instance = comp, \vga_ins|LTM_ins|cDEN~0 , vga_ins|LTM_ins|cDEN~0, graphics, 1
instance = comp, \vga_ins|LTM_ins|cDEN~3 , vga_ins|LTM_ins|cDEN~3, graphics, 1
instance = comp, \vga_ins|LTM_ins|blank_n , vga_ins|LTM_ins|blank_n, graphics, 1
instance = comp, \vga_ins|oBLANK_n~feeder , vga_ins|oBLANK_n~feeder, graphics, 1
instance = comp, \vga_ins|oBLANK_n , vga_ins|oBLANK_n, graphics, 1
instance = comp, \R2~input , R2~input, graphics, 1
instance = comp, \S2~input , S2~input, graphics, 1
instance = comp, \H2~input , H2~input, graphics, 1
instance = comp, \G2~input , G2~input, graphics, 1
instance = comp, \vga_ins|file_index[0]~7 , vga_ins|file_index[0]~7, graphics, 1
instance = comp, \vga_ins|ADDR[0]~19 , vga_ins|ADDR[0]~19, graphics, 1
instance = comp, \vga_ins|always0~0 , vga_ins|always0~0, graphics, 1
instance = comp, \vga_ins|ADDR[0] , vga_ins|ADDR[0], graphics, 1
instance = comp, \vga_ins|ADDR[1]~21 , vga_ins|ADDR[1]~21, graphics, 1
instance = comp, \vga_ins|ADDR[1] , vga_ins|ADDR[1], graphics, 1
instance = comp, \vga_ins|ADDR[2]~23 , vga_ins|ADDR[2]~23, graphics, 1
instance = comp, \vga_ins|ADDR[2] , vga_ins|ADDR[2], graphics, 1
instance = comp, \vga_ins|ADDR[3]~25 , vga_ins|ADDR[3]~25, graphics, 1
instance = comp, \vga_ins|ADDR[3] , vga_ins|ADDR[3], graphics, 1
instance = comp, \vga_ins|ADDR[4]~27 , vga_ins|ADDR[4]~27, graphics, 1
instance = comp, \vga_ins|ADDR[4] , vga_ins|ADDR[4], graphics, 1
instance = comp, \vga_ins|ADDR[5]~29 , vga_ins|ADDR[5]~29, graphics, 1
instance = comp, \vga_ins|ADDR[5] , vga_ins|ADDR[5], graphics, 1
instance = comp, \vga_ins|ADDR[6]~31 , vga_ins|ADDR[6]~31, graphics, 1
instance = comp, \vga_ins|ADDR[6] , vga_ins|ADDR[6], graphics, 1
instance = comp, \vga_ins|ADDR[7]~33 , vga_ins|ADDR[7]~33, graphics, 1
instance = comp, \vga_ins|ADDR[7] , vga_ins|ADDR[7], graphics, 1
instance = comp, \vga_ins|ADDR[8]~35 , vga_ins|ADDR[8]~35, graphics, 1
instance = comp, \vga_ins|ADDR[8] , vga_ins|ADDR[8], graphics, 1
instance = comp, \vga_ins|ADDR[9]~37 , vga_ins|ADDR[9]~37, graphics, 1
instance = comp, \vga_ins|ADDR[9] , vga_ins|ADDR[9], graphics, 1
instance = comp, \vga_ins|ADDR[10]~39 , vga_ins|ADDR[10]~39, graphics, 1
instance = comp, \vga_ins|ADDR[10] , vga_ins|ADDR[10], graphics, 1
instance = comp, \vga_ins|ADDR[11]~41 , vga_ins|ADDR[11]~41, graphics, 1
instance = comp, \vga_ins|ADDR[11] , vga_ins|ADDR[11], graphics, 1
instance = comp, \vga_ins|ADDR[12]~43 , vga_ins|ADDR[12]~43, graphics, 1
instance = comp, \vga_ins|ADDR[12] , vga_ins|ADDR[12], graphics, 1
instance = comp, \vga_ins|ADDR[13]~45 , vga_ins|ADDR[13]~45, graphics, 1
instance = comp, \vga_ins|ADDR[13] , vga_ins|ADDR[13], graphics, 1
instance = comp, \vga_ins|ADDR[14]~47 , vga_ins|ADDR[14]~47, graphics, 1
instance = comp, \vga_ins|ADDR[14] , vga_ins|ADDR[14], graphics, 1
instance = comp, \vga_ins|ADDR[15]~49 , vga_ins|ADDR[15]~49, graphics, 1
instance = comp, \vga_ins|ADDR[15] , vga_ins|ADDR[15], graphics, 1
instance = comp, \vga_ins|ADDR[16]~51 , vga_ins|ADDR[16]~51, graphics, 1
instance = comp, \vga_ins|ADDR[16] , vga_ins|ADDR[16], graphics, 1
instance = comp, \vga_ins|ADDR[17]~53 , vga_ins|ADDR[17]~53, graphics, 1
instance = comp, \vga_ins|ADDR[17] , vga_ins|ADDR[17], graphics, 1
instance = comp, \vga_ins|ADDR[18]~55 , vga_ins|ADDR[18]~55, graphics, 1
instance = comp, \vga_ins|ADDR[18] , vga_ins|ADDR[18], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~210, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~211, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~212, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~213, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~207, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~206, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~208, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~209, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~214, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~380, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~215, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~381, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~217, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~216, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~220, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[104]~219, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~221, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~218, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~337, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~222, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~223, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~382, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~383, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~224, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~227, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~226, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~384, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~228, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[115]~225, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~229, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~230, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~338, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~231, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~339, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~232, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~340, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~235, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~234, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~385, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~236, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~233, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~237, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~238, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~341, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~342, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~239, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~343, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~240, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~344, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~241, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~244, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~243, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~386, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~245, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~242, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~345, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~246, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~346, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~247, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~248, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~347, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~249, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~250, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~348, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~349, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~251, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~254, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~253, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~255, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~252, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~387, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~350, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~256, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~257, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~351, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~352, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~258, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~259, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~353, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~260, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~261, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~354, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~355, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~262, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~265, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~264, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~388, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~266, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~263, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~267, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~268, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~356, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~269, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~357, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~358, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~359, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~270, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~271, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~272, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~360, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~273, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~361, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~362, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~274, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~277, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~276, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~389, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~275, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~278, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~363, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~279, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~364, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~280, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~281, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~282, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~365, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~283, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~366, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~371 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~371, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~293 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~293, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~372 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~372, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~294 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~294, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~373 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~373, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~295 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~295, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~286 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~286, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~285 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~285, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~390, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~287 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~287, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~284 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~284, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~288 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~288, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~289 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~289, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~367 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~367, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~368 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~368, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~369 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~369, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~290 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~290, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~291 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~291, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~292 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~292, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~370 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~370, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~328 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~328, graphics, 1
instance = comp, \vga_ins|col[9] , vga_ins|col[9], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~296 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~296, graphics, 1
instance = comp, \vga_ins|col[7] , vga_ins|col[7], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~311 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~311, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~312 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~312, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~313 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~313, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~314 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~314, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~315 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~315, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~393 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~393, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~316 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~316, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~375 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~375, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~317 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~317, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~376 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~376, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~318 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~318, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~377 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~377, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~319 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~319, graphics, 1
instance = comp, \vga_ins|col[6] , vga_ins|col[6], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~297, graphics, 1
instance = comp, \vga_ins|col[8] , vga_ins|col[8], graphics, 1
instance = comp, \vga_ins|broomz|LessThan3~0 , vga_ins|broomz|LessThan3~0, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~330, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[176]~331, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~332, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[188]~329, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[200]~333, graphics, 1
instance = comp, \vga_ins|col[2] , vga_ins|col[2], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~321 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~321, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~322 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[143]~322, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~394 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~394, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~320 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~320, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~323 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[155]~323, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~324 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[167]~324, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~378 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~378, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~379 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~379, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~325 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[179]~325, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~18 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~18, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~326 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[191]~326, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~327 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[203]~327, graphics, 1
instance = comp, \vga_ins|col[5] , vga_ins|col[5], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~299 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~299, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~300 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[154]~300, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~391 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~391, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~301 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~301, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~298 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[166]~298, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~302 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[178]~302, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~303 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~303, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~374 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[190]~374, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~10 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~10, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~304 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[202]~304, graphics, 1
instance = comp, \vga_ins|col[4] , vga_ins|col[4], graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~306 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~306, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~307 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[165]~307, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~16 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~16, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~392 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~392, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~305 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~305, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~308 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[177]~308, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~14 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~14, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~309 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[189]~309, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~12 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~12, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~310 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[201]~310, graphics, 1
instance = comp, \vga_ins|col[3] , vga_ins|col[3], graphics, 1
instance = comp, \vga_ins|boxp1|LessThan8~0 , vga_ins|boxp1|LessThan8~0, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~2 , vga_ins|tracez|trace_color~2, graphics, 1
instance = comp, \vga_ins|tracez|always0~1 , vga_ins|tracez|always0~1, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 , vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163 , vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~163, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162 , vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~162, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164 , vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~164, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165 , vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~165, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166 , vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~166, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167 , vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~167, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169 , vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~169, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168 , vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~168, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289 , vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~289, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170 , vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~170, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171 , vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~171, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290 , vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~290, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172 , vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~172, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173 , vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~173, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176 , vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~176, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175 , vga_ins|Div0|auto_generated|divider|divider|StageOut[104]~175, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177 , vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~177, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174 , vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~174, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|row[7]~15 , vga_ins|row[7]~15, graphics, 1
instance = comp, \vga_ins|row[7] , vga_ins|row[7], graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178 , vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~178, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252 , vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~252, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291 , vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~291, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179 , vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~179, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292 , vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~292, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180 , vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~180, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182 , vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~182, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183 , vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~183, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184 , vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~184, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181 , vga_ins|Div0|auto_generated|divider|divider|StageOut[115]~181, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185 , vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~185, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293 , vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~293, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253 , vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~253, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186 , vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~186, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254 , vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~254, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187 , vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~187, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255 , vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~255, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188 , vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~188, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189 , vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~189, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191 , vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~191, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190 , vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~190, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192 , vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~192, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193 , vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~193, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294 , vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~294, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194 , vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~194, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256 , vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~256, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257 , vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~257, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195 , vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~195, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196 , vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~196, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258 , vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~258, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259 , vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~259, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197 , vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~197, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200 , vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~200, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199 , vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~199, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295 , vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~295, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201 , vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~201, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198 , vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~198, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202 , vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~202, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203 , vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~203, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260 , vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~260, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204 , vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~204, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261 , vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~261, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|row[4]~11 , vga_ins|row[4]~11, graphics, 1
instance = comp, \vga_ins|row[4] , vga_ins|row[4], graphics, 1
instance = comp, \vga_ins|row[5]~13 , vga_ins|row[5]~13, graphics, 1
instance = comp, \vga_ins|row[5] , vga_ins|row[5], graphics, 1
instance = comp, \vga_ins|row[6]~14 , vga_ins|row[6]~14, graphics, 1
instance = comp, \vga_ins|row[6] , vga_ins|row[6], graphics, 1
instance = comp, \vga_ins|boxp1|LessThan4~0 , vga_ins|boxp1|LessThan4~0, graphics, 1
instance = comp, \vga_ins|row[8]~16 , vga_ins|row[8]~16, graphics, 1
instance = comp, \vga_ins|row[8] , vga_ins|row[8], graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262 , vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~262, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205 , vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~205, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206 , vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~206, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263 , vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~263, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207 , vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~207, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264 , vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~264, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209 , vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~209, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210 , vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~210, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211 , vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~211, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208 , vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~208, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296 , vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~296, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265 , vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~265, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212 , vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~212, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213 , vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~213, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214 , vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~214, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266 , vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~266, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215 , vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~215, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267 , vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~267, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|row[3]~12 , vga_ins|row[3]~12, graphics, 1
instance = comp, \vga_ins|row[3] , vga_ins|row[3], graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268 , vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~268, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216 , vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~216, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269 , vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~269, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217 , vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~217, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270 , vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~270, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218 , vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~218, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220 , vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~220, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221 , vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~221, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20 , vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297 , vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~297, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219 , vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~219, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 , vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271 , vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~271, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223 , vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~223, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224 , vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~224, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225 , vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~225, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272 , vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~272, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273 , vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~273, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274 , vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~274, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226 , vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~226, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227 , vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~227, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|row[2]~17 , vga_ins|row[2]~17, graphics, 1
instance = comp, \vga_ins|row[2] , vga_ins|row[2], graphics, 1
instance = comp, \vga_ins|boxp1|LessThan2~0 , vga_ins|boxp1|LessThan2~0, graphics, 1
instance = comp, \vga_ins|boxp1|LessThan2~1 , vga_ins|boxp1|LessThan2~1, graphics, 1
instance = comp, \vga_ins|boxp1|always0~0 , vga_ins|boxp1|always0~0, graphics, 1
instance = comp, \two_player_mode~input , two_player_mode~input, graphics, 1
instance = comp, \ir_in_p2[4]~input , ir_in_p2[4]~input, graphics, 1
instance = comp, \vga_ins|LessThan12~2 , vga_ins|LessThan12~2, graphics, 1
instance = comp, \vga_ins|LessThan12~3 , vga_ins|LessThan12~3, graphics, 1
instance = comp, \vga_ins|sparklez|always0~2 , vga_ins|sparklez|always0~2, graphics, 1
instance = comp, \vga_ins|LessThan25~0 , vga_ins|LessThan25~0, graphics, 1
instance = comp, \vga_ins|tracez|always0~0 , vga_ins|tracez|always0~0, graphics, 1
instance = comp, \ir_in_p1[6]~input , ir_in_p1[6]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~2 , vga_ins|boxp1|already_traced~2, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[4] , vga_ins|boxp1|already_traced[4], graphics, 1
instance = comp, \ir_in_p1[4]~input , ir_in_p1[4]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~5 , vga_ins|boxp1|always0~5, graphics, 1
instance = comp, \vga_ins|always1~7 , vga_ins|always1~7, graphics, 1
instance = comp, \vga_ins|broomz|LessThan4~0 , vga_ins|broomz|LessThan4~0, graphics, 1
instance = comp, \vga_ins|always1~6 , vga_ins|always1~6, graphics, 1
instance = comp, \vga_ins|broomz|always0~3 , vga_ins|broomz|always0~3, graphics, 1
instance = comp, \vga_ins|boxp1|always0~11 , vga_ins|boxp1|always0~11, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~9 , vga_ins|boxp1|already_traced~9, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~10 , vga_ins|boxp1|already_traced~10, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[6]~feeder , vga_ins|boxp1|already_traced[6]~feeder, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[6] , vga_ins|boxp1|already_traced[6], graphics, 1
instance = comp, \vga_ins|boxp1|always0~22 , vga_ins|boxp1|always0~22, graphics, 1
instance = comp, \vga_ins|boxp1|reset_other_player_trace , vga_ins|boxp1|reset_other_player_trace, graphics, 1
instance = comp, \ir_in_p2[6]~input , ir_in_p2[6]~input, graphics, 1
instance = comp, \vga_ins|broomz|always0~20 , vga_ins|broomz|always0~20, graphics, 1
instance = comp, \vga_ins|boxp2|always0~16 , vga_ins|boxp2|always0~16, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~2 , vga_ins|boxp2|already_traced~2, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[4] , vga_ins|boxp2|already_traced[4], graphics, 1
instance = comp, \vga_ins|boxp2|always0~0 , vga_ins|boxp2|always0~0, graphics, 1
instance = comp, \vga_ins|boxp2|always0~11 , vga_ins|boxp2|always0~11, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~16 , vga_ins|boxp2|already_traced~16, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~17 , vga_ins|boxp2|already_traced~17, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[6] , vga_ins|boxp2|already_traced[6], graphics, 1
instance = comp, \vga_ins|boxp2|always0~17 , vga_ins|boxp2|always0~17, graphics, 1
instance = comp, \vga_ins|boxp2|reset_other_player_trace , vga_ins|boxp2|reset_other_player_trace, graphics, 1
instance = comp, \vga_ins|boxp1|always0~21 , vga_ins|boxp1|always0~21, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~3 , vga_ins|boxp1|already_traced~3, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[5] , vga_ins|boxp1|already_traced[5], graphics, 1
instance = comp, \ir_in_p1[5]~input , ir_in_p1[5]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~6 , vga_ins|boxp1|always0~6, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~17 , vga_ins|boxp1|already_traced~17, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[0] , vga_ins|boxp1|already_traced[0], graphics, 1
instance = comp, \ir_in_p1[0]~input , ir_in_p1[0]~input, graphics, 1
instance = comp, \vga_ins|LessThan1~0 , vga_ins|LessThan1~0, graphics, 1
instance = comp, \vga_ins|boxp1|always0~1 , vga_ins|boxp1|always0~1, graphics, 1
instance = comp, \vga_ins|boxp1|always0~16 , vga_ins|boxp1|always0~16, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~18 , vga_ins|boxp1|already_traced~18, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[1] , vga_ins|boxp1|already_traced[1], graphics, 1
instance = comp, \ir_in_p1[1]~input , ir_in_p1[1]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~17 , vga_ins|boxp1|always0~17, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~0 , vga_ins|boxp1|already_traced~0, graphics, 1
instance = comp, \vga_ins|boxp1|LessThan12~0 , vga_ins|boxp1|LessThan12~0, graphics, 1
instance = comp, \vga_ins|boxp1|LessThan12~1 , vga_ins|boxp1|LessThan12~1, graphics, 1
instance = comp, \vga_ins|boxp1|always0~2 , vga_ins|boxp1|always0~2, graphics, 1
instance = comp, \ir_in_p1[9]~input , ir_in_p1[9]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~19 , vga_ins|boxp1|already_traced~19, graphics, 1
instance = comp, \vga_ins|sparklez|always0~3 , vga_ins|sparklez|always0~3, graphics, 1
instance = comp, \vga_ins|LessThan3~0 , vga_ins|LessThan3~0, graphics, 1
instance = comp, \vga_ins|boxp1|always0~3 , vga_ins|boxp1|always0~3, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~21 , vga_ins|boxp1|already_traced~21, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[3] , vga_ins|boxp1|already_traced[3], graphics, 1
instance = comp, \ir_in_p1[3]~input , ir_in_p1[3]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~19 , vga_ins|boxp1|always0~19, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~20 , vga_ins|boxp1|already_traced~20, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[9] , vga_ins|boxp1|already_traced[9], graphics, 1
instance = comp, \vga_ins|boxp1|always0~18 , vga_ins|boxp1|always0~18, graphics, 1
instance = comp, \ir_in_p1[8]~input , ir_in_p1[8]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~8 , vga_ins|boxp1|already_traced~8, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[2] , vga_ins|boxp1|already_traced[2], graphics, 1
instance = comp, \ir_in_p1[2]~input , ir_in_p1[2]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~10 , vga_ins|boxp1|always0~10, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~22 , vga_ins|boxp1|already_traced~22, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~23 , vga_ins|boxp1|already_traced~23, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[8] , vga_ins|boxp1|already_traced[8], graphics, 1
instance = comp, \vga_ins|boxp1|always0~20 , vga_ins|boxp1|always0~20, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~1 , vga_ins|boxp1|already_traced~1, graphics, 1
instance = comp, \vga_ins|LessThan2~0 , vga_ins|LessThan2~0, graphics, 1
instance = comp, \vga_ins|boxp1|always0~4 , vga_ins|boxp1|always0~4, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~6 , vga_ins|boxp1|already_traced~6, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[12] , vga_ins|boxp1|already_traced[12], graphics, 1
instance = comp, \ir_in_p1[12]~input , ir_in_p1[12]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~8 , vga_ins|boxp1|always0~8, graphics, 1
instance = comp, \ir_in_p1[13]~input , ir_in_p1[13]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~7 , vga_ins|boxp1|already_traced~7, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[13] , vga_ins|boxp1|already_traced[13], graphics, 1
instance = comp, \vga_ins|boxp1|always0~9 , vga_ins|boxp1|always0~9, graphics, 1
instance = comp, \vga_ins|boxp1|color_in_box~0 , vga_ins|boxp1|color_in_box~0, graphics, 1
instance = comp, \ir_in_p1[10]~input , ir_in_p1[10]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~13 , vga_ins|boxp1|already_traced~13, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~14 , vga_ins|boxp1|already_traced~14, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[10] , vga_ins|boxp1|already_traced[10], graphics, 1
instance = comp, \vga_ins|boxp1|always0~13 , vga_ins|boxp1|always0~13, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~11 , vga_ins|boxp1|already_traced~11, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~12 , vga_ins|boxp1|already_traced~12, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[7] , vga_ins|boxp1|already_traced[7], graphics, 1
instance = comp, \ir_in_p1[7]~input , ir_in_p1[7]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~12 , vga_ins|boxp1|always0~12, graphics, 1
instance = comp, \ir_in_p1[14]~input , ir_in_p1[14]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~16 , vga_ins|boxp1|already_traced~16, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[14] , vga_ins|boxp1|already_traced[14], graphics, 1
instance = comp, \vga_ins|boxp1|always0~15 , vga_ins|boxp1|always0~15, graphics, 1
instance = comp, \ir_in_p1[11]~input , ir_in_p1[11]~input, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~15 , vga_ins|boxp1|already_traced~15, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[11] , vga_ins|boxp1|already_traced[11], graphics, 1
instance = comp, \vga_ins|boxp1|always0~14 , vga_ins|boxp1|always0~14, graphics, 1
instance = comp, \vga_ins|boxp1|color_in_box~1 , vga_ins|boxp1|color_in_box~1, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~4 , vga_ins|boxp1|already_traced~4, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced~5 , vga_ins|boxp1|already_traced~5, graphics, 1
instance = comp, \vga_ins|boxp1|already_traced[15] , vga_ins|boxp1|already_traced[15], graphics, 1
instance = comp, \ir_in_p1[15]~input , ir_in_p1[15]~input, graphics, 1
instance = comp, \vga_ins|boxp1|always0~7 , vga_ins|boxp1|always0~7, graphics, 1
instance = comp, \vga_ins|boxp1|color_in_box~2 , vga_ins|boxp1|color_in_box~2, graphics, 1
instance = comp, \vga_ins|boxp1|color_in_box~3 , vga_ins|boxp1|color_in_box~3, graphics, 1
instance = comp, \vga_ins|boxp1|color_in_box , vga_ins|boxp1|color_in_box, graphics, 1
instance = comp, \vga_ins|always1~4 , vga_ins|always1~4, graphics, 1
instance = comp, \vga_ins|always1~5 , vga_ins|always1~5, graphics, 1
instance = comp, \vga_ins|in_trace , vga_ins|in_trace, graphics, 1
instance = comp, \ir_in_p2[15]~input , ir_in_p2[15]~input, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~11 , vga_ins|boxp2|already_traced~11, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~14 , vga_ins|boxp2|already_traced~14, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[13] , vga_ins|boxp2|already_traced[13], graphics, 1
instance = comp, \ir_in_p2[13]~input , ir_in_p2[13]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~9 , vga_ins|boxp2|always0~9, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~13 , vga_ins|boxp2|already_traced~13, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[12] , vga_ins|boxp2|already_traced[12], graphics, 1
instance = comp, \ir_in_p2[12]~input , ir_in_p2[12]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~8 , vga_ins|boxp2|always0~8, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~12 , vga_ins|boxp2|already_traced~12, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[15] , vga_ins|boxp2|already_traced[15], graphics, 1
instance = comp, \vga_ins|boxp2|always0~7 , vga_ins|boxp2|always0~7, graphics, 1
instance = comp, \ir_in_p2[2]~input , ir_in_p2[2]~input, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~4 , vga_ins|boxp2|already_traced~4, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[0] , vga_ins|boxp2|already_traced[0], graphics, 1
instance = comp, \ir_in_p2[0]~input , ir_in_p2[0]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~2 , vga_ins|boxp2|always0~2, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~15 , vga_ins|boxp2|already_traced~15, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[2] , vga_ins|boxp2|already_traced[2], graphics, 1
instance = comp, \vga_ins|boxp2|always0~10 , vga_ins|boxp2|always0~10, graphics, 1
instance = comp, \vga_ins|boxp2|color_in_box~1 , vga_ins|boxp2|color_in_box~1, graphics, 1
instance = comp, \ir_in_p2[1]~input , ir_in_p2[1]~input, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~5 , vga_ins|boxp2|already_traced~5, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[1] , vga_ins|boxp2|already_traced[1], graphics, 1
instance = comp, \vga_ins|boxp2|always0~3 , vga_ins|boxp2|always0~3, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~0 , vga_ins|boxp2|already_traced~0, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~8 , vga_ins|boxp2|already_traced~8, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[3] , vga_ins|boxp2|already_traced[3], graphics, 1
instance = comp, \ir_in_p2[3]~input , ir_in_p2[3]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~5 , vga_ins|boxp2|always0~5, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~9 , vga_ins|boxp2|already_traced~9, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~10 , vga_ins|boxp2|already_traced~10, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[8] , vga_ins|boxp2|already_traced[8], graphics, 1
instance = comp, \ir_in_p2[8]~input , ir_in_p2[8]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~6 , vga_ins|boxp2|always0~6, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~20 , vga_ins|boxp2|already_traced~20, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~21 , vga_ins|boxp2|already_traced~21, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[10] , vga_ins|boxp2|already_traced[10], graphics, 1
instance = comp, \ir_in_p2[10]~input , ir_in_p2[10]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~13 , vga_ins|boxp2|always0~13, graphics, 1
instance = comp, \ir_in_p2[11]~input , ir_in_p2[11]~input, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~6 , vga_ins|boxp2|already_traced~6, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~7 , vga_ins|boxp2|already_traced~7, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[9] , vga_ins|boxp2|already_traced[9], graphics, 1
instance = comp, \ir_in_p2[9]~input , ir_in_p2[9]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~4 , vga_ins|boxp2|always0~4, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~1 , vga_ins|boxp2|already_traced~1, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~22 , vga_ins|boxp2|already_traced~22, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[11] , vga_ins|boxp2|already_traced[11], graphics, 1
instance = comp, \vga_ins|boxp2|always0~14 , vga_ins|boxp2|always0~14, graphics, 1
instance = comp, \ir_in_p2[14]~input , ir_in_p2[14]~input, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~23 , vga_ins|boxp2|already_traced~23, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[14] , vga_ins|boxp2|already_traced[14], graphics, 1
instance = comp, \vga_ins|boxp2|always0~15 , vga_ins|boxp2|always0~15, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~3 , vga_ins|boxp2|already_traced~3, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[5] , vga_ins|boxp2|already_traced[5], graphics, 1
instance = comp, \ir_in_p2[5]~input , ir_in_p2[5]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~1 , vga_ins|boxp2|always0~1, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~18 , vga_ins|boxp2|already_traced~18, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced~19 , vga_ins|boxp2|already_traced~19, graphics, 1
instance = comp, \vga_ins|boxp2|already_traced[7] , vga_ins|boxp2|already_traced[7], graphics, 1
instance = comp, \ir_in_p2[7]~input , ir_in_p2[7]~input, graphics, 1
instance = comp, \vga_ins|boxp2|always0~12 , vga_ins|boxp2|always0~12, graphics, 1
instance = comp, \vga_ins|boxp2|color_in_box~2 , vga_ins|boxp2|color_in_box~2, graphics, 1
instance = comp, \vga_ins|boxp2|color_in_box~0 , vga_ins|boxp2|color_in_box~0, graphics, 1
instance = comp, \vga_ins|boxp2|color_in_box~3 , vga_ins|boxp2|color_in_box~3, graphics, 1
instance = comp, \vga_ins|boxp2|color_in_box , vga_ins|boxp2|color_in_box, graphics, 1
instance = comp, \vga_ins|color_index~0 , vga_ins|color_index~0, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~4 , vga_ins|tracez|trace_color~4, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~3 , vga_ins|tracez|trace_color~3, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~5 , vga_ins|tracez|trace_color~5, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~6 , vga_ins|tracez|trace_color~6, graphics, 1
instance = comp, \vga_ins|tracez|always0~2 , vga_ins|tracez|always0~2, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~8 , vga_ins|tracez|trace_color~8, graphics, 1
instance = comp, \vga_ins|tracez|trace_color~7 , vga_ins|tracez|trace_color~7, graphics, 1
instance = comp, \vga_ins|tracez|trace_color , vga_ins|tracez|trace_color, graphics, 1
instance = comp, \vga_ins|color_index~1 , vga_ins|color_index~1, graphics, 1
instance = comp, \vga_ins|file_index[0]~8 , vga_ins|file_index[0]~8, graphics, 1
instance = comp, \vga_ins|file_index[0]~10 , vga_ins|file_index[0]~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~0 , vga_ins|snitchd|Add5~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~0 , vga_ins|snitchd|Add3~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~8 , vga_ins|snitchd|Add3~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~10 , vga_ins|snitchd|Add3~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~12 , vga_ins|snitchd|Add3~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~14 , vga_ins|snitchd|Add3~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~12 , vga_ins|snitchd|Add5~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~14 , vga_ins|snitchd|Add5~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~46 , vga_ins|snitchd|Add5~46, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~0 , vga_ins|snitchd|Add7~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~2 , vga_ins|snitchd|Add7~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~0 , vga_ins|snitchd|Add10~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~2 , vga_ins|snitchd|Add10~2, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~7 , vga_ins|snitchd|seconds_counter~7, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~0 , vga_ins|snitchd|Add9~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~2 , vga_ins|snitchd|Add9~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~0 , vga_ins|snitchd|Add6~0, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~6 , vga_ins|snitchd|seconds_counter~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~6 , vga_ins|snitchd|Add6~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~8 , vga_ins|snitchd|Add6~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~4 , vga_ins|snitchd|Add7~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~6 , vga_ins|snitchd|Add7~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~8 , vga_ins|snitchd|Add7~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~10 , vga_ins|snitchd|Add7~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~4 , vga_ins|snitchd|Add9~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~6 , vga_ins|snitchd|Add9~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~8 , vga_ins|snitchd|Add9~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~10 , vga_ins|snitchd|Add9~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~16 , vga_ins|snitchd|Add6~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~18 , vga_ins|snitchd|Add6~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~4 , vga_ins|snitchd|Add10~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~6 , vga_ins|snitchd|Add10~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~8 , vga_ins|snitchd|Add10~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~10 , vga_ins|snitchd|Add10~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~12 , vga_ins|snitchd|Add10~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~14 , vga_ins|snitchd|Add10~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~16 , vga_ins|snitchd|Add10~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~18 , vga_ins|snitchd|Add10~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~20 , vga_ins|snitchd|Add10~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~30 , vga_ins|snitchd|Add6~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~32 , vga_ins|snitchd|Add6~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~12 , vga_ins|snitchd|Add9~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~14 , vga_ins|snitchd|Add9~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~16 , vga_ins|snitchd|Add9~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~18 , vga_ins|snitchd|Add9~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~20 , vga_ins|snitchd|Add9~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~22 , vga_ins|snitchd|Add9~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~24 , vga_ins|snitchd|Add9~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~26 , vga_ins|snitchd|Add9~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~28 , vga_ins|snitchd|Add9~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~30 , vga_ins|snitchd|Add9~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~32 , vga_ins|snitchd|Add9~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~34 , vga_ins|snitchd|Add9~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~12 , vga_ins|snitchd|Add7~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~14 , vga_ins|snitchd|Add7~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~16 , vga_ins|snitchd|Add7~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~18 , vga_ins|snitchd|Add7~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~20 , vga_ins|snitchd|Add7~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~22 , vga_ins|snitchd|Add7~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~24 , vga_ins|snitchd|Add7~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~26 , vga_ins|snitchd|Add7~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~28 , vga_ins|snitchd|Add7~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~30 , vga_ins|snitchd|Add7~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~32 , vga_ins|snitchd|Add7~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~34 , vga_ins|snitchd|Add7~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~22 , vga_ins|snitchd|Add10~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~24 , vga_ins|snitchd|Add10~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~26 , vga_ins|snitchd|Add10~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~28 , vga_ins|snitchd|Add10~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~30 , vga_ins|snitchd|Add10~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~32 , vga_ins|snitchd|Add10~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~34 , vga_ins|snitchd|Add10~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~0 , vga_ins|snitchd|Add8~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~2 , vga_ins|snitchd|Add8~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~4 , vga_ins|snitchd|Add8~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~6 , vga_ins|snitchd|Add8~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~8 , vga_ins|snitchd|Add8~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~10 , vga_ins|snitchd|Add8~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~12 , vga_ins|snitchd|Add8~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~14 , vga_ins|snitchd|Add8~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~16 , vga_ins|snitchd|Add8~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~18 , vga_ins|snitchd|Add8~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~20 , vga_ins|snitchd|Add8~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~22 , vga_ins|snitchd|Add8~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~24 , vga_ins|snitchd|Add8~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~26 , vga_ins|snitchd|Add8~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~28 , vga_ins|snitchd|Add8~28, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~55 , vga_ins|snitchd|seconds_counter~55, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~56 , vga_ins|snitchd|seconds_counter~56, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~57 , vga_ins|snitchd|seconds_counter~57, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[0]~32 , vga_ins|snitchd|update_location_counter[0]~32, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[0] , vga_ins|snitchd|update_location_counter[0], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[1]~34 , vga_ins|snitchd|update_location_counter[1]~34, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[1] , vga_ins|snitchd|update_location_counter[1], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[2]~36 , vga_ins|snitchd|update_location_counter[2]~36, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[2] , vga_ins|snitchd|update_location_counter[2], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[3]~38 , vga_ins|snitchd|update_location_counter[3]~38, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[3] , vga_ins|snitchd|update_location_counter[3], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[4]~40 , vga_ins|snitchd|update_location_counter[4]~40, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[4] , vga_ins|snitchd|update_location_counter[4], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[5]~42 , vga_ins|snitchd|update_location_counter[5]~42, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[5] , vga_ins|snitchd|update_location_counter[5], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[6]~44 , vga_ins|snitchd|update_location_counter[6]~44, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[6] , vga_ins|snitchd|update_location_counter[6], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[7]~46 , vga_ins|snitchd|update_location_counter[7]~46, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[7] , vga_ins|snitchd|update_location_counter[7], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[8]~48 , vga_ins|snitchd|update_location_counter[8]~48, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[8] , vga_ins|snitchd|update_location_counter[8], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[9]~50 , vga_ins|snitchd|update_location_counter[9]~50, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[9] , vga_ins|snitchd|update_location_counter[9], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[10]~52 , vga_ins|snitchd|update_location_counter[10]~52, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[10] , vga_ins|snitchd|update_location_counter[10], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[11]~54 , vga_ins|snitchd|update_location_counter[11]~54, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[11] , vga_ins|snitchd|update_location_counter[11], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[12]~56 , vga_ins|snitchd|update_location_counter[12]~56, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[12] , vga_ins|snitchd|update_location_counter[12], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[13]~58 , vga_ins|snitchd|update_location_counter[13]~58, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[13] , vga_ins|snitchd|update_location_counter[13], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[14]~60 , vga_ins|snitchd|update_location_counter[14]~60, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[14] , vga_ins|snitchd|update_location_counter[14], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[15]~62 , vga_ins|snitchd|update_location_counter[15]~62, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[15] , vga_ins|snitchd|update_location_counter[15], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[16]~64 , vga_ins|snitchd|update_location_counter[16]~64, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[16] , vga_ins|snitchd|update_location_counter[16], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[17]~66 , vga_ins|snitchd|update_location_counter[17]~66, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[17] , vga_ins|snitchd|update_location_counter[17], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[18]~68 , vga_ins|snitchd|update_location_counter[18]~68, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[18] , vga_ins|snitchd|update_location_counter[18], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[19]~70 , vga_ins|snitchd|update_location_counter[19]~70, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[19] , vga_ins|snitchd|update_location_counter[19], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[20]~72 , vga_ins|snitchd|update_location_counter[20]~72, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[20] , vga_ins|snitchd|update_location_counter[20], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[21]~74 , vga_ins|snitchd|update_location_counter[21]~74, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[21] , vga_ins|snitchd|update_location_counter[21], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[22]~76 , vga_ins|snitchd|update_location_counter[22]~76, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[22] , vga_ins|snitchd|update_location_counter[22], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[23]~78 , vga_ins|snitchd|update_location_counter[23]~78, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[23] , vga_ins|snitchd|update_location_counter[23], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[24]~80 , vga_ins|snitchd|update_location_counter[24]~80, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[24] , vga_ins|snitchd|update_location_counter[24], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[25]~82 , vga_ins|snitchd|update_location_counter[25]~82, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[25] , vga_ins|snitchd|update_location_counter[25], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[26]~84 , vga_ins|snitchd|update_location_counter[26]~84, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[26] , vga_ins|snitchd|update_location_counter[26], graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~6 , vga_ins|snitchd|LessThan0~6, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~0 , vga_ins|snitchd|LessThan0~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~1 , vga_ins|snitchd|LessThan0~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~2 , vga_ins|snitchd|LessThan0~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~3 , vga_ins|snitchd|LessThan0~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~4 , vga_ins|snitchd|LessThan0~4, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~5 , vga_ins|snitchd|LessThan0~5, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[27]~86 , vga_ins|snitchd|update_location_counter[27]~86, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[27] , vga_ins|snitchd|update_location_counter[27], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[28]~88 , vga_ins|snitchd|update_location_counter[28]~88, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[28] , vga_ins|snitchd|update_location_counter[28], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[29]~90 , vga_ins|snitchd|update_location_counter[29]~90, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[29] , vga_ins|snitchd|update_location_counter[29], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[30]~92 , vga_ins|snitchd|update_location_counter[30]~92, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[30] , vga_ins|snitchd|update_location_counter[30], graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[31]~94 , vga_ins|snitchd|update_location_counter[31]~94, graphics, 1
instance = comp, \vga_ins|snitchd|update_location_counter[31] , vga_ins|snitchd|update_location_counter[31], graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~7 , vga_ins|snitchd|LessThan0~7, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan0~8 , vga_ins|snitchd|LessThan0~8, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[17] , vga_ins|snitchd|seconds_counter[17], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~34 , vga_ins|snitchd|Add6~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~36 , vga_ins|snitchd|Add10~36, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~36 , vga_ins|snitchd|Add9~36, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~30 , vga_ins|snitchd|Add8~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~36 , vga_ins|snitchd|Add7~36, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~52 , vga_ins|snitchd|seconds_counter~52, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~53 , vga_ins|snitchd|seconds_counter~53, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~54 , vga_ins|snitchd|seconds_counter~54, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[18] , vga_ins|snitchd|seconds_counter[18], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~36 , vga_ins|snitchd|Add6~36, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~38 , vga_ins|snitchd|Add9~38, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~38 , vga_ins|snitchd|Add7~38, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~32 , vga_ins|snitchd|Add8~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~38 , vga_ins|snitchd|Add10~38, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~49 , vga_ins|snitchd|seconds_counter~49, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~50 , vga_ins|snitchd|seconds_counter~50, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~51 , vga_ins|snitchd|seconds_counter~51, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[19] , vga_ins|snitchd|seconds_counter[19], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~38 , vga_ins|snitchd|Add6~38, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~40 , vga_ins|snitchd|Add9~40, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~40 , vga_ins|snitchd|Add10~40, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~40 , vga_ins|snitchd|Add7~40, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~34 , vga_ins|snitchd|Add8~34, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~46 , vga_ins|snitchd|seconds_counter~46, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~47 , vga_ins|snitchd|seconds_counter~47, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~48 , vga_ins|snitchd|seconds_counter~48, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[20] , vga_ins|snitchd|seconds_counter[20], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~40 , vga_ins|snitchd|Add6~40, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~42 , vga_ins|snitchd|Add9~42, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~42 , vga_ins|snitchd|Add7~42, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~36 , vga_ins|snitchd|Add8~36, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~42 , vga_ins|snitchd|Add10~42, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~43 , vga_ins|snitchd|seconds_counter~43, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~44 , vga_ins|snitchd|seconds_counter~44, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~45 , vga_ins|snitchd|seconds_counter~45, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[21] , vga_ins|snitchd|seconds_counter[21], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~42 , vga_ins|snitchd|Add6~42, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~44 , vga_ins|snitchd|Add9~44, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~44 , vga_ins|snitchd|Add10~44, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~44 , vga_ins|snitchd|Add7~44, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~38 , vga_ins|snitchd|Add8~38, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~40 , vga_ins|snitchd|seconds_counter~40, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~41 , vga_ins|snitchd|seconds_counter~41, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~42 , vga_ins|snitchd|seconds_counter~42, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[22] , vga_ins|snitchd|seconds_counter[22], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~44 , vga_ins|snitchd|Add6~44, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~46 , vga_ins|snitchd|Add7~46, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~46 , vga_ins|snitchd|Add9~46, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~40 , vga_ins|snitchd|Add8~40, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~46 , vga_ins|snitchd|Add10~46, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~37 , vga_ins|snitchd|seconds_counter~37, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~38 , vga_ins|snitchd|seconds_counter~38, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~39 , vga_ins|snitchd|seconds_counter~39, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[23] , vga_ins|snitchd|seconds_counter[23], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~46 , vga_ins|snitchd|Add6~46, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~48 , vga_ins|snitchd|Add10~48, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~48 , vga_ins|snitchd|Add9~48, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~42 , vga_ins|snitchd|Add8~42, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~48 , vga_ins|snitchd|Add7~48, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~34 , vga_ins|snitchd|seconds_counter~34, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~35 , vga_ins|snitchd|seconds_counter~35, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~36 , vga_ins|snitchd|seconds_counter~36, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[24] , vga_ins|snitchd|seconds_counter[24], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~48 , vga_ins|snitchd|Add6~48, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~50 , vga_ins|snitchd|Add9~50, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~50 , vga_ins|snitchd|Add7~50, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~50 , vga_ins|snitchd|Add10~50, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~44 , vga_ins|snitchd|Add8~44, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~31 , vga_ins|snitchd|seconds_counter~31, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~32 , vga_ins|snitchd|seconds_counter~32, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~33 , vga_ins|snitchd|seconds_counter~33, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[25] , vga_ins|snitchd|seconds_counter[25], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~50 , vga_ins|snitchd|Add6~50, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~52 , vga_ins|snitchd|Add9~52, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~52 , vga_ins|snitchd|Add10~52, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~46 , vga_ins|snitchd|Add8~46, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~52 , vga_ins|snitchd|Add7~52, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~28 , vga_ins|snitchd|seconds_counter~28, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~29 , vga_ins|snitchd|seconds_counter~29, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~30 , vga_ins|snitchd|seconds_counter~30, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[26] , vga_ins|snitchd|seconds_counter[26], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~52 , vga_ins|snitchd|Add6~52, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~54 , vga_ins|snitchd|Add9~54, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~54 , vga_ins|snitchd|Add7~54, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~48 , vga_ins|snitchd|Add8~48, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~54 , vga_ins|snitchd|Add10~54, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~25 , vga_ins|snitchd|seconds_counter~25, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~26 , vga_ins|snitchd|seconds_counter~26, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~27 , vga_ins|snitchd|seconds_counter~27, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[27] , vga_ins|snitchd|seconds_counter[27], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~54 , vga_ins|snitchd|Add6~54, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~56 , vga_ins|snitchd|Add9~56, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~56 , vga_ins|snitchd|Add10~56, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~50 , vga_ins|snitchd|Add8~50, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~56 , vga_ins|snitchd|Add7~56, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~22 , vga_ins|snitchd|seconds_counter~22, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~23 , vga_ins|snitchd|seconds_counter~23, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~24 , vga_ins|snitchd|seconds_counter~24, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[28] , vga_ins|snitchd|seconds_counter[28], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~56 , vga_ins|snitchd|Add6~56, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~58 , vga_ins|snitchd|Add7~58, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~58 , vga_ins|snitchd|Add9~58, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~52 , vga_ins|snitchd|Add8~52, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~58 , vga_ins|snitchd|Add10~58, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~19 , vga_ins|snitchd|seconds_counter~19, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~20 , vga_ins|snitchd|seconds_counter~20, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~21 , vga_ins|snitchd|seconds_counter~21, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[29] , vga_ins|snitchd|seconds_counter[29], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~58 , vga_ins|snitchd|Add6~58, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~60 , vga_ins|snitchd|Add10~60, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~60 , vga_ins|snitchd|Add9~60, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~60 , vga_ins|snitchd|Add7~60, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~54 , vga_ins|snitchd|Add8~54, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~13 , vga_ins|snitchd|seconds_counter~13, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~14 , vga_ins|snitchd|seconds_counter~14, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~15 , vga_ins|snitchd|seconds_counter~15, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[30] , vga_ins|snitchd|seconds_counter[30], graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[18]~53 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[18]~53, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[18]~52 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[18]~52, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[17]~54 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[17]~54, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[17]~55 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[17]~55, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[16]~57 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[16]~57, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[16]~56 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[16]~56, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[15]~58 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[15]~58, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[15]~59 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[15]~59, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[22]~62 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[22]~62, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[23]~61 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[23]~61, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[23]~60 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[23]~60, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[22]~63 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[22]~63, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[21]~64 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[21]~64, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[21]~65 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[21]~65, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[20]~66 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[20]~66, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[20]~67 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[20]~67, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[28]~250 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[28]~250, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[28]~68 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[28]~68, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[27]~70 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[27]~70, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[27]~69 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[27]~69, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[26]~72 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[26]~72, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[26]~71 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[26]~71, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[25]~74 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[25]~74, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[25]~73 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[25]~73, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[31]~78 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[31]~78, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[31]~79 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[31]~79, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[30]~81 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[30]~81, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[30]~80 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[30]~80, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[33]~251 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[33]~251, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[33]~75 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[33]~75, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[32]~76 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[32]~76, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[32]~77 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[32]~77, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[37]~83 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[37]~83, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[38]~82 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[38]~82, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[38]~252 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[38]~252, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[37]~84 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[37]~84, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[36]~85 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[36]~85, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[36]~86 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[36]~86, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[35]~88 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[35]~88, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[35]~87 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[35]~87, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[43]~253 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[43]~253, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[43]~89 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[43]~89, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[42]~90 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[42]~90, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[42]~91 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[42]~91, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[41]~93 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[41]~93, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[41]~92 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[41]~92, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[40]~94 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[40]~94, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[40]~95 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[40]~95, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[46]~100 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[46]~100, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[46]~99 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[46]~99, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[45]~101 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[45]~101, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[45]~102 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[45]~102, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[48]~254 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[48]~254, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[48]~96 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[48]~96, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[47]~98 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[47]~98, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[47]~97 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[47]~97, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[52]~104 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[52]~104, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[53]~103 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[53]~103, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[53]~255 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[53]~255, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[52]~105 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[52]~105, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[51]~106 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[51]~106, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[51]~107 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[51]~107, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[50]~108 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[50]~108, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[50]~109 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[50]~109, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[58]~256 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[58]~256, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[58]~110 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[58]~110, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[57]~111 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[57]~111, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[57]~112 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[57]~112, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[56]~113 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[56]~113, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[56]~114 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[56]~114, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[55]~115 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[55]~115, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[55]~116 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[55]~116, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[60]~123 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[60]~123, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[60]~122 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[60]~122, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[62]~118 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[62]~118, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[63]~117 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[63]~117, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[63]~257 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[63]~257, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[62]~119 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[62]~119, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[61]~121 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[61]~121, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[61]~120 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[61]~120, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[68]~258 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[68]~258, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[68]~124 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[68]~124, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[67]~125 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[67]~125, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[67]~126 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[67]~126, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[66]~128 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[66]~128, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[66]~127 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[66]~127, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[65]~130 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[65]~130, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[65]~129 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[65]~129, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[72]~132 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[72]~132, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[72]~133 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[72]~133, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[71]~135 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[71]~135, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[71]~134 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[71]~134, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[70]~137 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[70]~137, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[70]~136 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[70]~136, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[73]~131 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[73]~131, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[73]~259 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[73]~259, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[78]~138 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[78]~138, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[78]~260 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[78]~260, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[77]~139 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[77]~139, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[77]~140 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[77]~140, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[76]~141 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[76]~141, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[76]~142 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[76]~142, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[75]~143 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[75]~143, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[75]~144 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[75]~144, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[80]~151 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[80]~151, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[80]~150 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[80]~150, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[83]~261 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[83]~261, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[83]~145 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[83]~145, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[82]~146 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[82]~146, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[82]~147 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[82]~147, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[81]~148 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[81]~148, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[81]~149 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[81]~149, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[86]~156 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[86]~156, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[86]~155 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[86]~155, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[85]~158 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[85]~158, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[85]~157 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[85]~157, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[88]~152 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[88]~152, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[88]~262 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[88]~262, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[87]~154 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[87]~154, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[87]~153 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[87]~153, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[92]~160 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[92]~160, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[93]~159 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[93]~159, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[93]~263 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[93]~263, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[92]~161 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[92]~161, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[91]~162 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[91]~162, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[91]~163 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[91]~163, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[90]~164 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[90]~164, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[90]~165 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[90]~165, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[98]~264 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[98]~264, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[98]~166 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[98]~166, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[97]~167 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[97]~167, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[97]~168 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[97]~168, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[96]~169 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[96]~169, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[96]~170 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[96]~170, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[95]~171 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[95]~171, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[95]~172 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[95]~172, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_20_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[101]~176 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[101]~176, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[101]~177 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[101]~177, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[100]~179 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[100]~179, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[100]~178 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[100]~178, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[103]~265 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[103]~265, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[103]~173 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[103]~173, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[102]~174 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[102]~174, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[102]~175 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[102]~175, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_21_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[107]~182 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[107]~182, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[107]~181 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[107]~181, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[106]~184 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[106]~184, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[106]~183 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[106]~183, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[105]~186 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[105]~186, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[105]~185 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[105]~185, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[108]~266 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[108]~266, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[108]~180 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[108]~180, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_22_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[113]~187 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[113]~187, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[113]~267 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[113]~267, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[112]~188 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[112]~188, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[112]~189 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[112]~189, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[111]~191 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[111]~191, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[111]~190 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[111]~190, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[110]~193 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[110]~193, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[110]~192 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[110]~192, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_23_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[117]~195 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[117]~195, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[118]~268 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[118]~268, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[118]~194 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[118]~194, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[117]~196 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[117]~196, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[116]~198 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[116]~198, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[116]~197 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[116]~197, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[115]~199 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[115]~199, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[115]~200 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[115]~200, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_24_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[123]~269 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[123]~269, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[123]~201 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[123]~201, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[122]~203 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[122]~203, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[122]~202 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[122]~202, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[121]~205 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[121]~205, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[121]~204 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[121]~204, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[120]~206 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[120]~206, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[120]~207 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[120]~207, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_25_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[128]~208 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[128]~208, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[128]~270 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[128]~270, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[127]~209 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[127]~209, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[127]~210 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[127]~210, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[126]~211 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[126]~211, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[126]~212 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[126]~212, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[125]~214 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[125]~214, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[125]~213 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[125]~213, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_26_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[133]~271 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[133]~271, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[133]~215 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[133]~215, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[132]~217 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[132]~217, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[132]~216 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[132]~216, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[131]~218 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[131]~218, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[131]~219 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[131]~219, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[130]~221 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[130]~221, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[130]~220 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[130]~220, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_27_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[137]~224 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[137]~224, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[137]~223 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[137]~223, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[136]~226 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[136]~226, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[136]~225 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[136]~225, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[135]~227 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[135]~227, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[135]~228 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[135]~228, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[138]~272 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[138]~272, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[138]~222 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[138]~222, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_28_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[143]~229 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[143]~229, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[143]~273 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[143]~273, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[142]~231 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[142]~231, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[142]~230 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[142]~230, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[141]~233 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[141]~233, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[141]~232 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[141]~232, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[140]~235 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[140]~235, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[140]~234 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[140]~234, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_29_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[145]~242 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[145]~242, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[145]~241 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[145]~241, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[148]~274 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[148]~274, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[148]~236 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[148]~236, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[147]~238 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[147]~238, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[147]~237 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[147]~237, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[146]~240 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[146]~240, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[146]~239 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[146]~239, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_30_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[151]~247 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[151]~247, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[151]~246 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[151]~246, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[150]~249 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[150]~249, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[150]~248 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[150]~248, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[152]~245 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[152]~245, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[152]~244 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[152]~244, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[153]~243 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[153]~243, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[153]~275 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|StageOut[153]~275, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 , vga_ins|snitchd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Equal2~2 , vga_ins|snitchd|Equal2~2, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[5]~11 , vga_ins|snitchd|seconds_counter[5]~11, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~76 , vga_ins|snitchd|seconds_counter~76, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~77 , vga_ins|snitchd|seconds_counter~77, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~78 , vga_ins|snitchd|seconds_counter~78, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[10] , vga_ins|snitchd|seconds_counter[10], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~20 , vga_ins|snitchd|Add6~20, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~73 , vga_ins|snitchd|seconds_counter~73, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~74 , vga_ins|snitchd|seconds_counter~74, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~75 , vga_ins|snitchd|seconds_counter~75, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[11] , vga_ins|snitchd|seconds_counter[11], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~22 , vga_ins|snitchd|Add6~22, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~70 , vga_ins|snitchd|seconds_counter~70, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~71 , vga_ins|snitchd|seconds_counter~71, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~72 , vga_ins|snitchd|seconds_counter~72, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[12] , vga_ins|snitchd|seconds_counter[12], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~24 , vga_ins|snitchd|Add6~24, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~67 , vga_ins|snitchd|seconds_counter~67, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~68 , vga_ins|snitchd|seconds_counter~68, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~69 , vga_ins|snitchd|seconds_counter~69, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[13] , vga_ins|snitchd|seconds_counter[13], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~26 , vga_ins|snitchd|Add6~26, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~64 , vga_ins|snitchd|seconds_counter~64, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~65 , vga_ins|snitchd|seconds_counter~65, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~66 , vga_ins|snitchd|seconds_counter~66, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[14] , vga_ins|snitchd|seconds_counter[14], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~28 , vga_ins|snitchd|Add6~28, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~61 , vga_ins|snitchd|seconds_counter~61, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~62 , vga_ins|snitchd|seconds_counter~62, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~63 , vga_ins|snitchd|seconds_counter~63, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[15] , vga_ins|snitchd|seconds_counter[15], graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~58 , vga_ins|snitchd|seconds_counter~58, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~59 , vga_ins|snitchd|seconds_counter~59, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~60 , vga_ins|snitchd|seconds_counter~60, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[16] , vga_ins|snitchd|seconds_counter[16], graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[18]~275 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[18]~275, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[18]~274 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[18]~274, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[17]~277 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[17]~277, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[17]~276 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[17]~276, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[16]~278 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[16]~278, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[16]~279 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[16]~279, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[23]~470 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[23]~470, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[23]~280 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[23]~280, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[22]~282 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[22]~282, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[22]~281 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[22]~281, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[21]~283 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[21]~283, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[15]~284 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[15]~284, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[15]~285 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[15]~285, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[21]~286 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[21]~286, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[28]~287 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[28]~287, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[28]~471 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[28]~471, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[27]~472 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[27]~472, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[27]~288 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[27]~288, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[26]~289 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[26]~289, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[20]~291 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[20]~291, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[20]~290 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[20]~290, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[26]~292 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[26]~292, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[25]~296 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[25]~296, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[25]~297 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[25]~297, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[33]~445 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[33]~445, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[33]~293 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[33]~293, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[32]~294 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[32]~294, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[32]~473 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[32]~473, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[31]~298 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[31]~298, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[31]~295 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[31]~295, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[37]~474 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[37]~474, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[37]~300 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[37]~300, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[30]~302 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[30]~302, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[30]~303 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[30]~303, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[36]~304 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[36]~304, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[36]~301 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[36]~301, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[38]~446 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[38]~446, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[38]~299 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[38]~299, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[43]~305 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[43]~305, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[43]~447 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[43]~447, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[42]~475 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[42]~475, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[42]~306 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[42]~306, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[35]~308 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[35]~308, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[35]~309 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[35]~309, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[41]~310 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[41]~310, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[41]~307 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[41]~307, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[45]~321 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[45]~321, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[45]~320 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[45]~320, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[48]~448 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[48]~448, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[48]~311 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[48]~311, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[47]~312 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[47]~312, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[47]~476 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[47]~476, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[40]~314 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[40]~314, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[40]~315 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[40]~315, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[46]~316 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[46]~316, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[46]~313 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[46]~313, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[51]~322 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[51]~322, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[51]~319 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[51]~319, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[53]~449 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[53]~449, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[53]~317 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[53]~317, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[52]~477 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[52]~477, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[52]~318 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[52]~318, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[57]~324 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[57]~324, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[57]~478 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[57]~478, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[56]~325 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[56]~325, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[50]~326 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[50]~326, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[50]~327 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[50]~327, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[56]~328 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[56]~328, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[58]~450 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[58]~450, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[58]~323 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[58]~323, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[63]~329 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[63]~329, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[63]~451 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[63]~451, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[62]~479 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[62]~479, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[62]~330 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[62]~330, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[55]~333 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[55]~333, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[55]~332 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[55]~332, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[61]~334 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[61]~334, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[61]~331 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[61]~331, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[60]~339 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[60]~339, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[60]~338 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[60]~338, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[66]~340 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[66]~340, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[66]~337 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[66]~337, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[68]~452 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[68]~452, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[68]~335 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[68]~335, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[67]~480 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[67]~480, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[67]~336 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[67]~336, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[73]~453 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[73]~453, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[73]~341 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[73]~341, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[72]~481 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[72]~481, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[72]~342 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[72]~342, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[71]~343 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[71]~343, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[65]~345 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[65]~345, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[65]~344 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[65]~344, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[71]~346 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[71]~346, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[78]~454 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[78]~454, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[78]~347 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[78]~347, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[77]~482 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[77]~482, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[77]~348 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[77]~348, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[76]~349 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[76]~349, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[70]~350 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[70]~350, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[70]~351 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[70]~351, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[76]~352 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[76]~352, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[81]~355 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[81]~355, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[75]~356 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[75]~356, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[75]~357 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[75]~357, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[81]~358 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[81]~358, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[83]~455 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[83]~455, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[83]~353 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[83]~353, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[82]~483 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[82]~483, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[82]~354 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[82]~354, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[88]~359 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[88]~359, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[88]~456 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[88]~456, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[87]~360 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[87]~360, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[87]~484 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[87]~484, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[86]~361 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[86]~361, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[80]~362 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[80]~362, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[80]~363 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[80]~363, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[86]~364 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[86]~364, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[93]~457 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[93]~457, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[93]~365 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[93]~365, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[92]~485 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[92]~485, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[92]~366 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[92]~366, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[85]~369 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[85]~369, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[85]~368 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[85]~368, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[91]~370 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[91]~370, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[91]~367 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[91]~367, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[98]~371 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[98]~371, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[98]~458 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[98]~458, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[97]~486 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[97]~486, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[97]~372 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[97]~372, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[90]~374 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[90]~374, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[90]~375 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[90]~375, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[96]~376 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[96]~376, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[96]~373 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[96]~373, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[103]~459 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[103]~459, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[103]~377 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[103]~377, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[102]~487 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[102]~487, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[102]~378 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[102]~378, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[101]~379 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[101]~379, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[95]~381 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[95]~381, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[95]~380 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[95]~380, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_20_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[101]~382 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[101]~382, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[108]~460 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[108]~460, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[108]~383 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[108]~383, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[107]~384 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[107]~384, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[107]~488 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[107]~488, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[106]~385 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[106]~385, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[100]~387 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[100]~387, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[100]~386 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[100]~386, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_21_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[106]~388 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[106]~388, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[113]~389 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[113]~389, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[113]~461 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[113]~461, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[112]~489 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[112]~489, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[112]~390 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[112]~390, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[105]~392 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[105]~392, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[105]~393 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[105]~393, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_22_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[111]~394 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[111]~394, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[111]~391 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[111]~391, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[117]~490 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[117]~490, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[117]~396 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[117]~396, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[110]~398 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[110]~398, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[110]~399 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[110]~399, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_23_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[116]~400 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[116]~400, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[116]~397 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[116]~397, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[118]~462 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[118]~462, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[118]~395 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[118]~395, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[123]~401 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[123]~401, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[123]~463 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[123]~463, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[122]~402 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[122]~402, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[122]~491 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[122]~491, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[121]~403 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[121]~403, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[115]~404 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[115]~404, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[115]~405 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[115]~405, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_24_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[121]~406 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[121]~406, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[127]~492 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[127]~492, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[128]~407 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[128]~407, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[128]~464 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[128]~464, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[127]~408 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[127]~408, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[126]~409 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[126]~409, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[120]~410 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[120]~410, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[120]~411 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[120]~411, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_25_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[126]~412 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[126]~412, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[133]~465 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[133]~465, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[133]~413 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[133]~413, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[132]~414 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[132]~414, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[132]~493 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[132]~493, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[131]~415 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[131]~415, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[125]~417 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[125]~417, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[125]~416 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[125]~416, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_26_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[131]~418 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[131]~418, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[135]~429 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[135]~429, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[135]~428 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[135]~428, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[138]~419 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[138]~419, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[138]~466 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[138]~466, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[137]~494 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[137]~494, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[137]~420 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[137]~420, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[130]~422 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[130]~422, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[130]~423 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[130]~423, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_27_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[136]~424 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[136]~424, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[136]~421 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[136]~421, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_28_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[143]~467 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[143]~467, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[143]~425 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[143]~425, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[142]~495 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[142]~495, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[142]~426 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[142]~426, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[141]~430 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[141]~430, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[141]~427 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[141]~427, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[147]~496 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[147]~496, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[147]~432 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[147]~432, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[140]~434 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[140]~434, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[140]~435 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[140]~435, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_29_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[146]~436 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[146]~436, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[146]~433 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[146]~433, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[148]~431 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[148]~431, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[148]~468 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[148]~468, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[153]~437 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[153]~437, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[153]~469 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[153]~469, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[152]~497 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[152]~497, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[152]~438 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[152]~438, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[151]~439 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[151]~439, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[145]~441 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[145]~441, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[145]~440 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[145]~440, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_30_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[151]~442 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[151]~442, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[2]~0 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[3]~2 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[4]~5 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[4]~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[5]~6 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|snitchd|Equal3~0 , vga_ins|snitchd|Equal3~0, graphics, 1
instance = comp, \vga_ins|snitchd|Equal3~1 , vga_ins|snitchd|Equal3~1, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[150]~443 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[150]~443, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[150]~444 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|StageOut[150]~444, graphics, 1
instance = comp, \vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[1]~8 , vga_ins|snitchd|Mod3|auto_generated|divider|divider|add_sub_31_result_int[1]~8, graphics, 1
instance = comp, \vga_ins|snitchd|Equal3~2 , vga_ins|snitchd|Equal3~2, graphics, 1
instance = comp, \vga_ins|snitchd|Equal3~3 , vga_ins|snitchd|Equal3~3, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[5]~12 , vga_ins|snitchd|seconds_counter[5]~12, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~91 , vga_ins|snitchd|seconds_counter~91, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~92 , vga_ins|snitchd|seconds_counter~92, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~93 , vga_ins|snitchd|seconds_counter~93, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[5] , vga_ins|snitchd|seconds_counter[5], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~10 , vga_ins|snitchd|Add6~10, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~88 , vga_ins|snitchd|seconds_counter~88, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~89 , vga_ins|snitchd|seconds_counter~89, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~90 , vga_ins|snitchd|seconds_counter~90, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[6] , vga_ins|snitchd|seconds_counter[6], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~12 , vga_ins|snitchd|Add6~12, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~85 , vga_ins|snitchd|seconds_counter~85, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~86 , vga_ins|snitchd|seconds_counter~86, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~87 , vga_ins|snitchd|seconds_counter~87, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[7] , vga_ins|snitchd|seconds_counter[7], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~14 , vga_ins|snitchd|Add6~14, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~82 , vga_ins|snitchd|seconds_counter~82, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~83 , vga_ins|snitchd|seconds_counter~83, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~84 , vga_ins|snitchd|seconds_counter~84, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[8] , vga_ins|snitchd|seconds_counter[8], graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~79 , vga_ins|snitchd|seconds_counter~79, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~80 , vga_ins|snitchd|seconds_counter~80, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~81 , vga_ins|snitchd|seconds_counter~81, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[9] , vga_ins|snitchd|seconds_counter[9], graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~6 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_11~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[10]~287 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[10]~287, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[10]~286 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[10]~286, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[9]~289 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[9]~289, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[9]~288 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[9]~288, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[8]~290 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[8]~290, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[8]~291 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[8]~291, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_22~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[14]~292 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[14]~292, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[14]~431 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[14]~431, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[13]~293 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[13]~293, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[13]~432 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[13]~432, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[12]~295 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[12]~295, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[12]~294 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[12]~294, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_25~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[17]~297 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[17]~297, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[17]~433 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[17]~433, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[16]~298 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[16]~298, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[16]~299 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[16]~299, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[18]~404 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[18]~404, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[18]~296 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[18]~296, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_26~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[22]~300 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[22]~300, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[22]~405 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[22]~405, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[21]~301 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[21]~301, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[21]~434 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[21]~434, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[20]~303 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[20]~303, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[20]~302 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[20]~302, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_27~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[25]~435 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[25]~435, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[26]~406 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[26]~406, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[26]~304 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[26]~304, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[25]~305 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[25]~305, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[24]~306 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[24]~306, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[24]~307 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[24]~307, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_28~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[30]~407 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[30]~407, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[30]~308 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[30]~308, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[29]~436 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[29]~436, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[29]~309 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[29]~309, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[28]~311 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[28]~311, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[28]~310 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[28]~310, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_29~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[34]~312 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[34]~312, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[34]~408 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[34]~408, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[33]~313 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[33]~313, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[33]~437 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[33]~437, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[32]~314 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[32]~314, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[32]~315 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[32]~315, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_30~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[38]~316 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[38]~316, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[38]~409 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[38]~409, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[37]~317 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[37]~317, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[37]~438 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[37]~438, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[36]~318 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[36]~318, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[36]~319 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[36]~319, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_1~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[42]~410 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[42]~410, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[42]~320 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[42]~320, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[41]~439 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[41]~439, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[41]~321 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[41]~321, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[40]~323 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[40]~323, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[40]~322 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[40]~322, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_2~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[45]~440 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[45]~440, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[46]~411 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[46]~411, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[46]~324 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[46]~324, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[45]~325 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[45]~325, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[44]~327 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[44]~327, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[44]~326 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[44]~326, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_3~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[50]~412 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[50]~412, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[50]~328 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[50]~328, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[49]~441 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[49]~441, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[49]~329 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[49]~329, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[48]~330 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[48]~330, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[48]~331 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[48]~331, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_4~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[54]~332 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[54]~332, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[54]~413 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[54]~413, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[53]~442 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[53]~442, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[53]~333 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[53]~333, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[52]~334 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[52]~334, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[52]~335 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[52]~335, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_5~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[58]~336 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[58]~336, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[58]~414 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[58]~414, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[57]~337 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[57]~337, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[57]~443 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[57]~443, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[56]~338 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[56]~338, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[56]~339 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[56]~339, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_6~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[60]~342 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[60]~342, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[60]~343 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[60]~343, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[62]~340 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[62]~340, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[62]~415 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[62]~415, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[61]~444 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[61]~444, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[61]~341 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[61]~341, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_7~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[66]~344 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[66]~344, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[66]~416 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[66]~416, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[65]~445 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[65]~445, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[65]~345 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[65]~345, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[64]~347 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[64]~347, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[64]~346 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[64]~346, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_8~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[70]~417 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[70]~417, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[70]~348 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[70]~348, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[69]~446 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[69]~446, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[69]~349 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[69]~349, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[68]~350 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[68]~350, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[68]~351 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[68]~351, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_9~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[74]~352 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[74]~352, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[74]~418 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[74]~418, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[73]~447 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[73]~447, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[73]~353 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[73]~353, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[72]~354 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[72]~354, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[72]~355 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[72]~355, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_10~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[78]~356 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[78]~356, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[78]~419 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[78]~419, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[77]~357 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[77]~357, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[77]~448 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[77]~448, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[76]~359 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[76]~359, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[76]~358 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[76]~358, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_12~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[81]~449 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[81]~449, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[81]~361 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[81]~361, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[80]~363 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[80]~363, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[80]~362 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[80]~362, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[82]~360 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[82]~360, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[82]~420 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[82]~420, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_13~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[86]~364 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[86]~364, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[86]~421 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[86]~421, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[85]~450 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[85]~450, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[85]~365 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[85]~365, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[84]~366 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[84]~366, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[84]~367 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[84]~367, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_14~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[90]~368 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[90]~368, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[90]~422 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[90]~422, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[89]~451 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[89]~451, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[89]~369 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[89]~369, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[88]~371 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[88]~371, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[88]~370 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[88]~370, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_15~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[93]~452 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[93]~452, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[93]~373 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[93]~373, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[92]~375 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[92]~375, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[92]~374 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[92]~374, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[94]~372 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[94]~372, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[94]~423 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[94]~423, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_16~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[98]~376 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[98]~376, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[98]~424 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[98]~424, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[97]~377 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[97]~377, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[97]~453 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[97]~453, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[96]~378 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[96]~378, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[96]~379 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[96]~379, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_17~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[102]~380 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[102]~380, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[102]~425 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[102]~425, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[101]~454 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[101]~454, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[101]~381 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[101]~381, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[100]~382 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[100]~382, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[100]~383 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[100]~383, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_18~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[106]~426 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[106]~426, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[106]~384 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[106]~384, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[105]~455 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[105]~455, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[105]~385 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[105]~385, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[104]~386 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[104]~386, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[104]~387 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[104]~387, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_19~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[109]~456 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[109]~456, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[109]~389 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[109]~389, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[108]~390 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[108]~390, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[108]~391 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[108]~391, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[110]~427 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[110]~427, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[110]~388 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[110]~388, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_20~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[114]~392 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[114]~392, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[114]~428 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[114]~428, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[113]~457 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[113]~457, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[113]~393 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[113]~393, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[112]~395 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[112]~395, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[112]~394 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[112]~394, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_21~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[116]~398 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[116]~398, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[116]~399 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[116]~399, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[118]~429 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[118]~429, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[118]~396 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[118]~396, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[117]~458 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[117]~458, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[117]~397 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[117]~397, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_23~8, graphics, 1
instance = comp, \vga_ins|snitchd|Equal4~1 , vga_ins|snitchd|Equal4~1, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[121]~459 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[121]~459, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[120]~401 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[120]~401, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[120]~400 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[120]~400, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~0 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~2 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[122]~403 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[122]~403, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[122]~430 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[122]~430, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[121]~402 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|StageOut[121]~402, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~4 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~7 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~8 , vga_ins|snitchd|Mod4|auto_generated|divider|divider|op_24~8, graphics, 1
instance = comp, \vga_ins|snitchd|Equal4~0 , vga_ins|snitchd|Equal4~0, graphics, 1
instance = comp, \vga_ins|snitchd|Equal4~2 , vga_ins|snitchd|Equal4~2, graphics, 1
instance = comp, \vga_ins|snitchd|Equal4~3 , vga_ins|snitchd|Equal4~3, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[1]~4 , vga_ins|snitchd|seconds_counter[1]~4, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~8 , vga_ins|snitchd|seconds_counter~8, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~1 , vga_ins|snitchd|LessThan6~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~0 , vga_ins|snitchd|LessThan6~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~3 , vga_ins|snitchd|LessThan6~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~2 , vga_ins|snitchd|LessThan6~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~4 , vga_ins|snitchd|LessThan6~4, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~5 , vga_ins|snitchd|LessThan6~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~6 , vga_ins|snitchd|LessThan6~6, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan7~1 , vga_ins|snitchd|LessThan7~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan7~2 , vga_ins|snitchd|LessThan7~2, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[1]~9 , vga_ins|snitchd|seconds_counter[1]~9, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[2]~10 , vga_ins|snitchd|seconds_counter[2]~10, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[1] , vga_ins|snitchd|seconds_counter[1], graphics, 1
instance = comp, \vga_ins|snitchd|Add6~2 , vga_ins|snitchd|Add6~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~4 , vga_ins|snitchd|Add6~4, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~97 , vga_ins|snitchd|seconds_counter~97, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~98 , vga_ins|snitchd|seconds_counter~98, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~99 , vga_ins|snitchd|seconds_counter~99, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[3] , vga_ins|snitchd|seconds_counter[3], graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~94 , vga_ins|snitchd|seconds_counter~94, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~95 , vga_ins|snitchd|seconds_counter~95, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~96 , vga_ins|snitchd|seconds_counter~96, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[4] , vga_ins|snitchd|seconds_counter[4], graphics, 1
instance = comp, \vga_ins|snitchd|LessThan6~7 , vga_ins|snitchd|LessThan6~7, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan7~0 , vga_ins|snitchd|LessThan7~0, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[1]~3 , vga_ins|snitchd|seconds_counter[1]~3, graphics, 1
instance = comp, \vga_ins|snitchd|Add6~60 , vga_ins|snitchd|Add6~60, graphics, 1
instance = comp, \vga_ins|snitchd|Add7~62 , vga_ins|snitchd|Add7~62, graphics, 1
instance = comp, \vga_ins|snitchd|Add9~62 , vga_ins|snitchd|Add9~62, graphics, 1
instance = comp, \vga_ins|snitchd|Add8~56 , vga_ins|snitchd|Add8~56, graphics, 1
instance = comp, \vga_ins|snitchd|Add10~62 , vga_ins|snitchd|Add10~62, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~16 , vga_ins|snitchd|seconds_counter~16, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~17 , vga_ins|snitchd|seconds_counter~17, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~18 , vga_ins|snitchd|seconds_counter~18, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[31] , vga_ins|snitchd|seconds_counter[31], graphics, 1
instance = comp, \vga_ins|snitchd|LessThan7~3 , vga_ins|snitchd|LessThan7~3, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[1]~5 , vga_ins|snitchd|seconds_counter[1]~5, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~101 , vga_ins|snitchd|seconds_counter~101, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~100 , vga_ins|snitchd|seconds_counter~100, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~102 , vga_ins|snitchd|seconds_counter~102, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[2] , vga_ins|snitchd|seconds_counter[2], graphics, 1
instance = comp, \vga_ins|snitchd|Equal2~0 , vga_ins|snitchd|Equal2~0, graphics, 1
instance = comp, \vga_ins|snitchd|Equal2~1 , vga_ins|snitchd|Equal2~1, graphics, 1
instance = comp, \vga_ins|snitchd|Equal2~3 , vga_ins|snitchd|Equal2~3, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~1 , vga_ins|snitchd|seconds_counter~1, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter~2 , vga_ins|snitchd|seconds_counter~2, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[0]~0 , vga_ins|snitchd|seconds_counter[0]~0, graphics, 1
instance = comp, \vga_ins|snitchd|seconds_counter[0] , vga_ins|snitchd|seconds_counter[0], graphics, 1
instance = comp, \vga_ins|snitchd|LessThan5~0 , vga_ins|snitchd|LessThan5~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~0 , vga_ins|snitchd|Add0~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~0 , vga_ins|snitchd|Add4~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~53 , vga_ins|snitchd|Add4~53, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~1 , vga_ins|snitchd|Add2~1, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~2 , vga_ins|snitchd|Add2~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~4 , vga_ins|snitchd|Add2~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~6 , vga_ins|snitchd|Add2~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~8 , vga_ins|snitchd|Add2~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~10 , vga_ins|snitchd|Add2~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~12 , vga_ins|snitchd|Add2~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~14 , vga_ins|snitchd|Add2~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~16 , vga_ins|snitchd|Add2~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~18 , vga_ins|snitchd|Add2~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~20 , vga_ins|snitchd|Add2~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~22 , vga_ins|snitchd|Add2~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~24 , vga_ins|snitchd|Add2~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~26 , vga_ins|snitchd|Add2~26, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan4~4 , vga_ins|snitchd|LessThan4~4, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan4~3 , vga_ins|snitchd|LessThan4~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan4~1 , vga_ins|snitchd|LessThan4~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan4~2 , vga_ins|snitchd|LessThan4~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~28 , vga_ins|snitchd|Add2~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~30 , vga_ins|snitchd|Add2~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add2~32 , vga_ins|snitchd|Add2~32, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan4~0 , vga_ins|snitchd|LessThan4~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan4~5 , vga_ins|snitchd|LessThan4~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[4]~224 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[4]~224, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[3]~225 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[3]~225, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_11~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[6]~229 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[6]~229, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[6]~228 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[6]~228, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[7]~226 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[7]~226, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[7]~227 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[7]~227, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_22~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[10]~230 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[10]~230, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[10]~314 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[10]~314, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[9]~232 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[9]~232, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[9]~231 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[9]~231, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_25~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[13]~233 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[13]~233, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[13]~315 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[13]~315, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[12]~235 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[12]~235, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[12]~234 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[12]~234, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_26~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[16]~316 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[16]~316, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[16]~236 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[16]~236, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[15]~237 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[15]~237, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[15]~238 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[15]~238, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_27~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[19]~317 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[19]~317, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[19]~239 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[19]~239, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[18]~240 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[18]~240, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[18]~241 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[18]~241, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_28~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[21]~244 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[21]~244, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[21]~243 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[21]~243, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[22]~318 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[22]~318, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[22]~242 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[22]~242, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_29~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[25]~245 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[25]~245, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[25]~319 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[25]~319, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[24]~246 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[24]~246, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[24]~247 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[24]~247, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_30~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[28]~320 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[28]~320, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[28]~248 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[28]~248, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[27]~250 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[27]~250, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[27]~249 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[27]~249, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_1~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[31]~321 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[31]~321, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[31]~251 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[31]~251, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[30]~252 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[30]~252, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[30]~253 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[30]~253, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_2~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[34]~254 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[34]~254, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[34]~322 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[34]~322, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[33]~255 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[33]~255, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[33]~256 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[33]~256, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_3~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[37]~257 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[37]~257, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[37]~323 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[37]~323, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[36]~258 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[36]~258, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[36]~259 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[36]~259, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_4~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[40]~324 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[40]~324, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[40]~260 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[40]~260, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[39]~262 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[39]~262, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[39]~261 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[39]~261, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_5~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[43]~325 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[43]~325, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[43]~263 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[43]~263, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[42]~264 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[42]~264, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[42]~265 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[42]~265, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_6~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[46]~326 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[46]~326, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[46]~266 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[46]~266, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[45]~268 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[45]~268, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[45]~267 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[45]~267, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_7~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[48]~271 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[48]~271, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[48]~270 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[48]~270, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[49]~269 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[49]~269, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[49]~327 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[49]~327, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_8~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[52]~272 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[52]~272, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[52]~328 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[52]~328, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[51]~273 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[51]~273, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[51]~274 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[51]~274, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_9~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[54]~276 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[54]~276, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[54]~277 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[54]~277, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[55]~329 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[55]~329, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[55]~275 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[55]~275, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_10~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[58]~278 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[58]~278, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[58]~330 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[58]~330, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[57]~279 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[57]~279, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[57]~280 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[57]~280, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_12~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[61]~331 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[61]~331, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[61]~281 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[61]~281, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[60]~282 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[60]~282, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[60]~283 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[60]~283, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_13~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[64]~332 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[64]~332, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[64]~284 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[64]~284, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[63]~285 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[63]~285, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[63]~286 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[63]~286, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_14~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[67]~333 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[67]~333, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[67]~287 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[67]~287, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[66]~289 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[66]~289, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[66]~288 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[66]~288, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_15~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[70]~290 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[70]~290, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[70]~334 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[70]~334, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[69]~291 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[69]~291, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[69]~292 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[69]~292, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_16~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[73]~293 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[73]~293, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[73]~335 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[73]~335, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[72]~295 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[72]~295, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[72]~294 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[72]~294, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_17~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[76]~336 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[76]~336, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[76]~296 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[76]~296, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[75]~297 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[75]~297, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[75]~298 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[75]~298, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_18~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[78]~301 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[78]~301, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[78]~300 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[78]~300, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[79]~299 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[79]~299, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[79]~337 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[79]~337, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_19~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[82]~302 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[82]~302, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[82]~338 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[82]~338, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[81]~303 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[81]~303, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[81]~304 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[81]~304, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_20~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[85]~305 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[85]~305, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[85]~339 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[85]~339, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[84]~307 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[84]~307, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[84]~306 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[84]~306, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~0 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_21~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[88]~340 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[88]~340, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[88]~308 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[88]~308, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[87]~309 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[87]~309, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[87]~310 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[87]~310, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_23~6, graphics, 1
instance = comp, \vga_ins|snitchd|Equal1~0 , vga_ins|snitchd|Equal1~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[90]~311 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[90]~311, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[90]~312 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[90]~312, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~2 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[91]~341 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[91]~341, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[91]~313 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|StageOut[91]~313, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~5 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~5, graphics, 1
instance = comp, \vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~6 , vga_ins|snitchd|Mod1|auto_generated|divider|divider|op_24~6, graphics, 1
instance = comp, \vga_ins|snitchd|Equal1~1 , vga_ins|snitchd|Equal1~1, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~6 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_11~6, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[10]~287 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[10]~287, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[10]~286 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[10]~286, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[9]~288 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[9]~288, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[9]~289 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[9]~289, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[8]~290 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[8]~290, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[8]~291 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[8]~291, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_22~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[14]~431 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[14]~431, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[14]~292 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[14]~292, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[13]~293 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[13]~293, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[13]~432 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[13]~432, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[12]~294 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[12]~294, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[12]~295 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[12]~295, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_25~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[18]~404 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[18]~404, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[18]~296 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[18]~296, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[17]~297 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[17]~297, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[17]~433 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[17]~433, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[16]~299 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[16]~299, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[16]~298 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[16]~298, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_26~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[21]~434 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[21]~434, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[22]~405 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[22]~405, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[22]~300 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[22]~300, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[21]~301 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[21]~301, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[20]~302 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[20]~302, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[20]~303 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[20]~303, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_27~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[26]~406 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[26]~406, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[26]~304 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[26]~304, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[25]~305 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[25]~305, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[25]~435 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[25]~435, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[24]~307 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[24]~307, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[24]~306 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[24]~306, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_28~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[28]~311 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[28]~311, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[28]~310 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[28]~310, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[30]~407 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[30]~407, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[30]~308 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[30]~308, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[29]~309 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[29]~309, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[29]~436 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[29]~436, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_29~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[33]~437 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[33]~437, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[34]~408 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[34]~408, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[34]~312 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[34]~312, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[33]~313 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[33]~313, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[32]~314 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[32]~314, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[32]~315 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[32]~315, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_30~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[38]~409 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[38]~409, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[38]~316 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[38]~316, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[37]~317 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[37]~317, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[37]~438 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[37]~438, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[36]~319 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[36]~319, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[36]~318 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[36]~318, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_1~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[40]~322 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[40]~322, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[40]~323 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[40]~323, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[42]~320 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[42]~320, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[42]~410 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[42]~410, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[41]~439 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[41]~439, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[41]~321 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[41]~321, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_2~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[45]~440 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[45]~440, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[46]~411 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[46]~411, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[46]~324 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[46]~324, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[45]~325 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[45]~325, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[44]~326 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[44]~326, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[44]~327 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[44]~327, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_3~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[50]~412 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[50]~412, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[50]~328 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[50]~328, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[49]~329 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[49]~329, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[49]~441 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[49]~441, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[48]~330 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[48]~330, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[48]~331 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[48]~331, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_4~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[54]~332 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[54]~332, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[54]~413 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[54]~413, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[53]~333 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[53]~333, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[53]~442 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[53]~442, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[52]~334 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[52]~334, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[52]~335 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[52]~335, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_5~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[58]~414 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[58]~414, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[58]~336 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[58]~336, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[57]~337 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[57]~337, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[57]~443 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[57]~443, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[56]~338 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[56]~338, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[56]~339 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[56]~339, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_6~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[60]~343 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[60]~343, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[60]~342 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[60]~342, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[62]~340 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[62]~340, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[62]~415 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[62]~415, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[61]~341 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[61]~341, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[61]~444 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[61]~444, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_7~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[65]~345 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[65]~345, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[65]~445 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[65]~445, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[64]~347 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[64]~347, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[64]~346 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[64]~346, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[66]~416 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[66]~416, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[66]~344 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[66]~344, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_8~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[70]~348 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[70]~348, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[70]~417 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[70]~417, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[69]~349 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[69]~349, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[69]~446 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[69]~446, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[68]~351 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[68]~351, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[68]~350 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[68]~350, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_9~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[72]~354 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[72]~354, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[72]~355 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[72]~355, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[74]~352 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[74]~352, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[74]~418 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[74]~418, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[73]~447 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[73]~447, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[73]~353 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[73]~353, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_10~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[78]~419 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[78]~419, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[78]~356 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[78]~356, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[77]~357 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[77]~357, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[77]~448 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[77]~448, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[76]~359 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[76]~359, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[76]~358 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[76]~358, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_12~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[82]~420 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[82]~420, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[82]~360 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[82]~360, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[81]~361 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[81]~361, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[81]~449 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[81]~449, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[80]~362 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[80]~362, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[80]~363 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[80]~363, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_13~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[85]~365 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[85]~365, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[85]~450 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[85]~450, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[84]~367 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[84]~367, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[84]~366 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[84]~366, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[86]~364 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[86]~364, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[86]~421 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[86]~421, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_14~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[90]~368 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[90]~368, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[90]~422 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[90]~422, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[89]~369 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[89]~369, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[89]~451 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[89]~451, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[88]~371 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[88]~371, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[88]~370 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[88]~370, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_15~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[92]~374 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[92]~374, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[92]~375 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[92]~375, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[94]~423 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[94]~423, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[94]~372 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[94]~372, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[93]~452 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[93]~452, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[93]~373 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[93]~373, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_16~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[97]~453 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[97]~453, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[98]~376 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[98]~376, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[98]~424 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[98]~424, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[97]~377 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[97]~377, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[96]~378 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[96]~378, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[96]~379 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[96]~379, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_17~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[102]~425 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[102]~425, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[102]~380 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[102]~380, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[101]~381 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[101]~381, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[101]~454 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[101]~454, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[100]~383 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[100]~383, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[100]~382 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[100]~382, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_18~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[106]~384 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[106]~384, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[106]~426 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[106]~426, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[105]~455 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[105]~455, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[105]~385 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[105]~385, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[104]~386 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[104]~386, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[104]~387 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[104]~387, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_19~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[110]~388 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[110]~388, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[110]~427 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[110]~427, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[109]~389 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[109]~389, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[109]~456 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[109]~456, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[108]~391 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[108]~391, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[108]~390 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[108]~390, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_20~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[113]~457 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[113]~457, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[113]~393 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[113]~393, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[112]~394 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[112]~394, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[112]~395 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[112]~395, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[114]~428 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[114]~428, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[114]~392 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[114]~392, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_21~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[118]~396 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[118]~396, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[118]~429 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[118]~429, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[117]~397 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[117]~397, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[117]~458 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[117]~458, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[116]~398 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[116]~398, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[116]~399 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[116]~399, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_23~8, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[121]~459 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[121]~459, graphics, 1
instance = comp, \vga_ins|snitchd|Equal0~1 , vga_ins|snitchd|Equal0~1, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[122]~430 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[122]~430, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[122]~403 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[122]~403, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[121]~402 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[121]~402, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[120]~400 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[120]~400, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[120]~401 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|StageOut[120]~401, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~0 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~0, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~2 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~2, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~4 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~4, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~7 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~7, graphics, 1
instance = comp, \vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~8 , vga_ins|snitchd|Mod0|auto_generated|divider|divider|op_24~8, graphics, 1
instance = comp, \vga_ins|snitchd|Equal0~2 , vga_ins|snitchd|Equal0~2, graphics, 1
instance = comp, \vga_ins|snitchd|Equal0~0 , vga_ins|snitchd|Equal0~0, graphics, 1
instance = comp, \vga_ins|snitchd|Equal0~3 , vga_ins|snitchd|Equal0~3, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[16]~2 , vga_ins|snitchd|snitch_row[16]~2, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[18]~1 , vga_ins|snitchd|snitch_col[18]~1, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[1] , vga_ins|snitchd|snitch_col[1], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~2 , vga_ins|snitchd|Add4~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~2 , vga_ins|snitchd|Add0~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~52 , vga_ins|snitchd|Add4~52, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[2] , vga_ins|snitchd|snitch_col[2], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~4 , vga_ins|snitchd|Add4~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~4 , vga_ins|snitchd|Add0~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~47 , vga_ins|snitchd|Add4~47, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[3] , vga_ins|snitchd|snitch_col[3], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~6 , vga_ins|snitchd|Add0~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~6 , vga_ins|snitchd|Add4~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~48 , vga_ins|snitchd|Add4~48, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[4] , vga_ins|snitchd|snitch_col[4], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~8 , vga_ins|snitchd|Add0~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~8 , vga_ins|snitchd|Add4~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~46 , vga_ins|snitchd|Add4~46, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[5] , vga_ins|snitchd|snitch_col[5], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~10 , vga_ins|snitchd|Add4~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~10 , vga_ins|snitchd|Add0~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~45 , vga_ins|snitchd|Add4~45, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[6] , vga_ins|snitchd|snitch_col[6], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~12 , vga_ins|snitchd|Add0~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~12 , vga_ins|snitchd|Add4~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~49 , vga_ins|snitchd|Add4~49, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[7] , vga_ins|snitchd|snitch_col[7], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~14 , vga_ins|snitchd|Add4~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~14 , vga_ins|snitchd|Add0~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~50 , vga_ins|snitchd|Add4~50, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[8] , vga_ins|snitchd|snitch_col[8], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~16 , vga_ins|snitchd|Add0~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~16 , vga_ins|snitchd|Add4~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~51 , vga_ins|snitchd|Add4~51, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[9] , vga_ins|snitchd|snitch_col[9], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~18 , vga_ins|snitchd|Add4~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~18 , vga_ins|snitchd|Add0~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~20 , vga_ins|snitchd|Add4~20, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[10] , vga_ins|snitchd|snitch_col[10], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~20 , vga_ins|snitchd|Add0~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~21 , vga_ins|snitchd|Add4~21, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~23 , vga_ins|snitchd|Add4~23, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[11] , vga_ins|snitchd|snitch_col[11], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~22 , vga_ins|snitchd|Add0~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~24 , vga_ins|snitchd|Add4~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~26 , vga_ins|snitchd|Add4~26, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[12] , vga_ins|snitchd|snitch_col[12], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~24 , vga_ins|snitchd|Add0~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~27 , vga_ins|snitchd|Add4~27, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~29 , vga_ins|snitchd|Add4~29, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[13] , vga_ins|snitchd|snitch_col[13], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~30 , vga_ins|snitchd|Add4~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~26 , vga_ins|snitchd|Add0~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~32 , vga_ins|snitchd|Add4~32, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[14] , vga_ins|snitchd|snitch_col[14], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~28 , vga_ins|snitchd|Add0~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~30 , vga_ins|snitchd|Add0~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~32 , vga_ins|snitchd|Add0~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~36 , vga_ins|snitchd|Add4~36, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~39 , vga_ins|snitchd|Add4~39, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~41 , vga_ins|snitchd|Add4~41, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[17] , vga_ins|snitchd|snitch_col[17], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~42 , vga_ins|snitchd|Add4~42, graphics, 1
instance = comp, \vga_ins|snitchd|Add0~34 , vga_ins|snitchd|Add0~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~44 , vga_ins|snitchd|Add4~44, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[18] , vga_ins|snitchd|snitch_col[18], graphics, 1
instance = comp, \vga_ins|snitchd|Add0~36 , vga_ins|snitchd|Add0~36, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~5 , vga_ins|snitchd|LessThan1~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~3 , vga_ins|snitchd|LessThan1~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~2 , vga_ins|snitchd|LessThan1~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~1 , vga_ins|snitchd|LessThan1~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~0 , vga_ins|snitchd|LessThan1~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~4 , vga_ins|snitchd|LessThan1~4, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan1~6 , vga_ins|snitchd|LessThan1~6, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[9]~0 , vga_ins|snitchd|snitch_col[9]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~33 , vga_ins|snitchd|Add4~33, graphics, 1
instance = comp, \vga_ins|snitchd|Add4~35 , vga_ins|snitchd|Add4~35, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[15] , vga_ins|snitchd|snitch_col[15], graphics, 1
instance = comp, \vga_ins|snitchd|Add4~38 , vga_ins|snitchd|Add4~38, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_col[16] , vga_ins|snitchd|snitch_col[16], graphics, 1
instance = comp, \vga_ins|snitchd|Add1~1 , vga_ins|snitchd|Add1~1, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~2 , vga_ins|snitchd|Add1~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~4 , vga_ins|snitchd|Add1~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~6 , vga_ins|snitchd|Add1~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~8 , vga_ins|snitchd|Add1~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~10 , vga_ins|snitchd|Add1~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~12 , vga_ins|snitchd|Add1~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~14 , vga_ins|snitchd|Add1~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~16 , vga_ins|snitchd|Add1~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~18 , vga_ins|snitchd|Add1~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~20 , vga_ins|snitchd|Add1~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~22 , vga_ins|snitchd|Add1~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~24 , vga_ins|snitchd|Add1~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~26 , vga_ins|snitchd|Add1~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~28 , vga_ins|snitchd|Add1~28, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan2~3 , vga_ins|snitchd|LessThan2~3, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~30 , vga_ins|snitchd|Add1~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add1~32 , vga_ins|snitchd|Add1~32, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan2~4 , vga_ins|snitchd|LessThan2~4, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan2~0 , vga_ins|snitchd|LessThan2~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan2~1 , vga_ins|snitchd|LessThan2~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan2~2 , vga_ins|snitchd|LessThan2~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan2~5 , vga_ins|snitchd|LessThan2~5, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[18]~1 , vga_ins|snitchd|snitch_row[18]~1, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[18]~3 , vga_ins|snitchd|snitch_row[18]~3, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[8] , vga_ins|snitchd|snitch_row[8], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~16 , vga_ins|snitchd|Add5~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~16 , vga_ins|snitchd|Add3~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~18 , vga_ins|snitchd|Add5~18, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[9] , vga_ins|snitchd|snitch_row[9], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~19 , vga_ins|snitchd|Add5~19, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~18 , vga_ins|snitchd|Add3~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~21 , vga_ins|snitchd|Add5~21, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[10] , vga_ins|snitchd|snitch_row[10], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~22 , vga_ins|snitchd|Add5~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~20 , vga_ins|snitchd|Add3~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~24 , vga_ins|snitchd|Add5~24, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[11] , vga_ins|snitchd|snitch_row[11], graphics, 1
instance = comp, \vga_ins|snitchd|Add3~22 , vga_ins|snitchd|Add3~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~25 , vga_ins|snitchd|Add5~25, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~27 , vga_ins|snitchd|Add5~27, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[12] , vga_ins|snitchd|snitch_row[12], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~28 , vga_ins|snitchd|Add5~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~24 , vga_ins|snitchd|Add3~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~30 , vga_ins|snitchd|Add5~30, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[13] , vga_ins|snitchd|snitch_row[13], graphics, 1
instance = comp, \vga_ins|snitchd|Add3~26 , vga_ins|snitchd|Add3~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~31 , vga_ins|snitchd|Add5~31, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~33 , vga_ins|snitchd|Add5~33, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[14] , vga_ins|snitchd|snitch_row[14], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~34 , vga_ins|snitchd|Add5~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~28 , vga_ins|snitchd|Add3~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~36 , vga_ins|snitchd|Add5~36, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[15] , vga_ins|snitchd|snitch_row[15], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~37 , vga_ins|snitchd|Add5~37, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~30 , vga_ins|snitchd|Add3~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~39 , vga_ins|snitchd|Add5~39, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[16] , vga_ins|snitchd|snitch_row[16], graphics, 1
instance = comp, \vga_ins|snitchd|Add3~32 , vga_ins|snitchd|Add3~32, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~40 , vga_ins|snitchd|Add5~40, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~42 , vga_ins|snitchd|Add5~42, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[17] , vga_ins|snitchd|snitch_row[17], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~43 , vga_ins|snitchd|Add5~43, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~34 , vga_ins|snitchd|Add3~34, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~45 , vga_ins|snitchd|Add5~45, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[18] , vga_ins|snitchd|snitch_row[18], graphics, 1
instance = comp, \vga_ins|snitchd|Add3~36 , vga_ins|snitchd|Add3~36, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan3~4 , vga_ins|snitchd|LessThan3~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~2 , vga_ins|snitchd|Add3~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~4 , vga_ins|snitchd|Add3~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add3~6 , vga_ins|snitchd|Add3~6, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan3~2 , vga_ins|snitchd|LessThan3~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan3~1 , vga_ins|snitchd|LessThan3~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan3~0 , vga_ins|snitchd|LessThan3~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan3~3 , vga_ins|snitchd|LessThan3~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan3~5 , vga_ins|snitchd|LessThan3~5, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[16]~0 , vga_ins|snitchd|snitch_row[16]~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~53 , vga_ins|snitchd|Add5~53, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[1] , vga_ins|snitchd|snitch_row[1], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~2 , vga_ins|snitchd|Add5~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~52 , vga_ins|snitchd|Add5~52, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[2] , vga_ins|snitchd|snitch_row[2], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~4 , vga_ins|snitchd|Add5~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~51 , vga_ins|snitchd|Add5~51, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[3] , vga_ins|snitchd|snitch_row[3], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~6 , vga_ins|snitchd|Add5~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~48 , vga_ins|snitchd|Add5~48, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[4] , vga_ins|snitchd|snitch_row[4], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~8 , vga_ins|snitchd|Add5~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~47 , vga_ins|snitchd|Add5~47, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[5] , vga_ins|snitchd|snitch_row[5], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~10 , vga_ins|snitchd|Add5~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add5~49 , vga_ins|snitchd|Add5~49, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[6] , vga_ins|snitchd|snitch_row[6], graphics, 1
instance = comp, \vga_ins|snitchd|Add5~50 , vga_ins|snitchd|Add5~50, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_row[7] , vga_ins|snitchd|snitch_row[7], graphics, 1
instance = comp, \vga_ins|snitchd|LessThan22~1 , vga_ins|snitchd|LessThan22~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan14~0 , vga_ins|snitchd|LessThan14~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan26~1 , vga_ins|snitchd|LessThan26~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan26~0 , vga_ins|snitchd|LessThan26~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan26~2 , vga_ins|snitchd|LessThan26~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan22~0 , vga_ins|snitchd|LessThan22~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan14~1 , vga_ins|snitchd|LessThan14~1, graphics, 1
instance = comp, \vga_ins|snitchd|always0~35 , vga_ins|snitchd|always0~35, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan25~0 , vga_ins|snitchd|LessThan25~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan25~1 , vga_ins|snitchd|LessThan25~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~0 , vga_ins|snitchd|LessThan24~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~1 , vga_ins|snitchd|LessThan24~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~2 , vga_ins|snitchd|LessThan24~2, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~3 , vga_ins|snitchd|LessThan24~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~5 , vga_ins|snitchd|LessThan24~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~4 , vga_ins|snitchd|LessThan24~4, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan24~6 , vga_ins|snitchd|LessThan24~6, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~8 , vga_ins|snitchd|snitch_location~8, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan20~0 , vga_ins|snitchd|LessThan20~0, graphics, 1
instance = comp, \vga_ins|snitchd|always0~5 , vga_ins|snitchd|always0~5, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~0 , vga_ins|snitchd|snitch_caught~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan27~0 , vga_ins|snitchd|LessThan27~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan27~1 , vga_ins|snitchd|LessThan27~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan26~3 , vga_ins|snitchd|LessThan26~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan26~4 , vga_ins|snitchd|LessThan26~4, graphics, 1
instance = comp, \vga_ins|snitchd|always0~8 , vga_ins|snitchd|always0~8, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan16~1 , vga_ins|snitchd|LessThan16~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan18~0 , vga_ins|snitchd|LessThan18~0, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan18~1 , vga_ins|snitchd|LessThan18~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan16~0 , vga_ins|snitchd|LessThan16~0, graphics, 1
instance = comp, \vga_ins|snitchd|always0~7 , vga_ins|snitchd|always0~7, graphics, 1
instance = comp, \vga_ins|snitchd|always0~6 , vga_ins|snitchd|always0~6, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~2 , vga_ins|snitchd|snitch_caught~2, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~1 , vga_ins|snitchd|snitch_caught~1, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~3 , vga_ins|snitchd|snitch_caught~3, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~4 , vga_ins|snitchd|snitch_caught~4, graphics, 1
instance = comp, \vga_ins|snitchd|always0~9 , vga_ins|snitchd|always0~9, graphics, 1
instance = comp, \vga_ins|snitchd|always0~10 , vga_ins|snitchd|always0~10, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan12~0 , vga_ins|snitchd|LessThan12~0, graphics, 1
instance = comp, \vga_ins|snitchd|always0~14 , vga_ins|snitchd|always0~14, graphics, 1
instance = comp, \vga_ins|snitchd|always0~36 , vga_ins|snitchd|always0~36, graphics, 1
instance = comp, \vga_ins|snitchd|always0~15 , vga_ins|snitchd|always0~15, graphics, 1
instance = comp, \vga_ins|snitchd|always0~17 , vga_ins|snitchd|always0~17, graphics, 1
instance = comp, \vga_ins|snitchd|always0~16 , vga_ins|snitchd|always0~16, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~9 , vga_ins|snitchd|snitch_location~9, graphics, 1
instance = comp, \vga_ins|snitchd|always0~12 , vga_ins|snitchd|always0~12, graphics, 1
instance = comp, \vga_ins|snitchd|always0~13 , vga_ins|snitchd|always0~13, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~5 , vga_ins|snitchd|snitch_caught~5, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~6 , vga_ins|snitchd|snitch_caught~6, graphics, 1
instance = comp, \vga_ins|snitchd|always0~11 , vga_ins|snitchd|always0~11, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~7 , vga_ins|snitchd|snitch_caught~7, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught~8 , vga_ins|snitchd|snitch_caught~8, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_caught , vga_ins|snitchd|snitch_caught, graphics, 1
instance = comp, \vga_ins|snitchd|always0~0 , vga_ins|snitchd|always0~0, graphics, 1
instance = comp, \vga_ins|snitchd|always0~0clkctrl , vga_ins|snitchd|always0~0clkctrl, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~15 , vga_ins|snitchd|snitch_location~15, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[3] , vga_ins|snitchd|snitch_location[3], graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[5] , vga_ins|snitchd|snitch_location[5], graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~14 , vga_ins|snitchd|snitch_location~14, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[6] , vga_ins|snitchd|snitch_location[6], graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~16 , vga_ins|snitchd|snitch_location~16, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[8] , vga_ins|snitchd|snitch_location[8], graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~17 , vga_ins|snitchd|snitch_location~17, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[9] , vga_ins|snitchd|snitch_location[9], graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~12 , vga_ins|snitchd|snitch_location~12, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~18 , vga_ins|snitchd|snitch_location~18, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~13 , vga_ins|snitchd|snitch_location~13, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[11] , vga_ins|snitchd|snitch_location[11], graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~11 , vga_ins|snitchd|snitch_location~11, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[10] , vga_ins|snitchd|snitch_location[10], graphics, 1
instance = comp, \vga_ins|boxp1|snitch~0 , vga_ins|boxp1|snitch~0, graphics, 1
instance = comp, \vga_ins|boxp1|snitch~1 , vga_ins|boxp1|snitch~1, graphics, 1
instance = comp, \vga_ins|boxp1|snitch~2 , vga_ins|boxp1|snitch~2, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~10 , vga_ins|snitchd|snitch_location~10, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[7] , vga_ins|snitchd|snitch_location[7], graphics, 1
instance = comp, \vga_ins|boxp1|snitch~3 , vga_ins|boxp1|snitch~3, graphics, 1
instance = comp, \vga_ins|boxp1|snitch~4 , vga_ins|boxp1|snitch~4, graphics, 1
instance = comp, \vga_ins|boxp1|snitch~5 , vga_ins|boxp1|snitch~5, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[4] , vga_ins|snitchd|snitch_location[4], graphics, 1
instance = comp, \vga_ins|boxp1|snitch~6 , vga_ins|boxp1|snitch~6, graphics, 1
instance = comp, \vga_ins|boxp1|snitch~7 , vga_ins|boxp1|snitch~7, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location~19 , vga_ins|snitchd|snitch_location~19, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[2] , vga_ins|snitchd|snitch_location[2], graphics, 1
instance = comp, \vga_ins|boxp1|snitch~8 , vga_ins|boxp1|snitch~8, graphics, 1
instance = comp, \vga_ins|snitchd|snitch_location[1] , vga_ins|snitchd|snitch_location[1], graphics, 1
instance = comp, \vga_ins|boxp1|snitch~9 , vga_ins|boxp1|snitch~9, graphics, 1
instance = comp, \vga_ins|boxp1|snitch , vga_ins|boxp1|snitch, graphics, 1
instance = comp, \H1~input , H1~input, graphics, 1
instance = comp, \S1~input , S1~input, graphics, 1
instance = comp, \G1~input , G1~input, graphics, 1
instance = comp, \R1~input , R1~input, graphics, 1
instance = comp, \vga_ins|boxp1|box_color~0 , vga_ins|boxp1|box_color~0, graphics, 1
instance = comp, \vga_ins|file_index[0]~9 , vga_ins|file_index[0]~9, graphics, 1
instance = comp, \vga_ins|file_index[0]~11 , vga_ins|file_index[0]~11, graphics, 1
instance = comp, \~GND , ~GND, graphics, 1
instance = comp, \vga_ins|boltz|lightninz|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|boltz|lightninz|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \vga_ins|broomz|always0~0 , vga_ins|broomz|always0~0, graphics, 1
instance = comp, \vga_ins|broomz|always0~0clkctrl , vga_ins|broomz|always0~0clkctrl, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[0]~14 , vga_ins|broomz|ADDR[0]~14, graphics, 1
instance = comp, \vga_ins|broomz|always0~6 , vga_ins|broomz|always0~6, graphics, 1
instance = comp, \vga_ins|broomz|cycle_counter~0 , vga_ins|broomz|cycle_counter~0, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[0]~25 , vga_ins|broomz|update_location_counter[0]~25, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[0] , vga_ins|broomz|update_location_counter[0], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[1]~27 , vga_ins|broomz|update_location_counter[1]~27, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[1] , vga_ins|broomz|update_location_counter[1], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[2]~29 , vga_ins|broomz|update_location_counter[2]~29, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[2] , vga_ins|broomz|update_location_counter[2], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[3]~31 , vga_ins|broomz|update_location_counter[3]~31, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[3] , vga_ins|broomz|update_location_counter[3], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[4]~33 , vga_ins|broomz|update_location_counter[4]~33, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[4] , vga_ins|broomz|update_location_counter[4], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[5]~35 , vga_ins|broomz|update_location_counter[5]~35, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[5] , vga_ins|broomz|update_location_counter[5], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[6]~37 , vga_ins|broomz|update_location_counter[6]~37, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[6] , vga_ins|broomz|update_location_counter[6], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[7]~39 , vga_ins|broomz|update_location_counter[7]~39, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[7] , vga_ins|broomz|update_location_counter[7], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[8]~41 , vga_ins|broomz|update_location_counter[8]~41, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[8] , vga_ins|broomz|update_location_counter[8], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[9]~43 , vga_ins|broomz|update_location_counter[9]~43, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[9] , vga_ins|broomz|update_location_counter[9], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[10]~45 , vga_ins|broomz|update_location_counter[10]~45, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[10] , vga_ins|broomz|update_location_counter[10], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[11]~47 , vga_ins|broomz|update_location_counter[11]~47, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[11] , vga_ins|broomz|update_location_counter[11], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[12]~49 , vga_ins|broomz|update_location_counter[12]~49, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[12] , vga_ins|broomz|update_location_counter[12], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[13]~51 , vga_ins|broomz|update_location_counter[13]~51, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[13] , vga_ins|broomz|update_location_counter[13], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[14]~53 , vga_ins|broomz|update_location_counter[14]~53, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[14] , vga_ins|broomz|update_location_counter[14], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[15]~55 , vga_ins|broomz|update_location_counter[15]~55, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[15] , vga_ins|broomz|update_location_counter[15], graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~0 , vga_ins|broomz|LessThan0~0, graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~1 , vga_ins|broomz|LessThan0~1, graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~2 , vga_ins|broomz|LessThan0~2, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[16]~57 , vga_ins|broomz|update_location_counter[16]~57, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[16] , vga_ins|broomz|update_location_counter[16], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[17]~59 , vga_ins|broomz|update_location_counter[17]~59, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[17] , vga_ins|broomz|update_location_counter[17], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[18]~61 , vga_ins|broomz|update_location_counter[18]~61, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[18] , vga_ins|broomz|update_location_counter[18], graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~3 , vga_ins|broomz|LessThan0~3, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[19]~63 , vga_ins|broomz|update_location_counter[19]~63, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[19] , vga_ins|broomz|update_location_counter[19], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[20]~65 , vga_ins|broomz|update_location_counter[20]~65, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[20] , vga_ins|broomz|update_location_counter[20], graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~4 , vga_ins|broomz|LessThan0~4, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[21]~67 , vga_ins|broomz|update_location_counter[21]~67, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[21] , vga_ins|broomz|update_location_counter[21], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[22]~69 , vga_ins|broomz|update_location_counter[22]~69, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[22] , vga_ins|broomz|update_location_counter[22], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[23]~71 , vga_ins|broomz|update_location_counter[23]~71, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[23] , vga_ins|broomz|update_location_counter[23], graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[24]~73 , vga_ins|broomz|update_location_counter[24]~73, graphics, 1
instance = comp, \vga_ins|broomz|update_location_counter[24] , vga_ins|broomz|update_location_counter[24], graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~5 , vga_ins|broomz|LessThan0~5, graphics, 1
instance = comp, \vga_ins|broomz|LessThan0~6 , vga_ins|broomz|LessThan0~6, graphics, 1
instance = comp, \vga_ins|broomz|cycle_counter , vga_ins|broomz|cycle_counter, graphics, 1
instance = comp, \vga_ins|broomz|Add1~1 , vga_ins|broomz|Add1~1, graphics, 1
instance = comp, \vga_ins|broomz|Add1~3 , vga_ins|broomz|Add1~3, graphics, 1
instance = comp, \vga_ins|broomz|Add1~4 , vga_ins|broomz|Add1~4, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[3]~1 , vga_ins|broomz|broom_row[3]~1, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[3] , vga_ins|broomz|broom_row[3], graphics, 1
instance = comp, \vga_ins|broomz|Add1~6 , vga_ins|broomz|Add1~6, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[4] , vga_ins|broomz|broom_row[4], graphics, 1
instance = comp, \vga_ins|broomz|Add1~8 , vga_ins|broomz|Add1~8, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[5] , vga_ins|broomz|broom_row[5], graphics, 1
instance = comp, \vga_ins|broomz|Add1~10 , vga_ins|broomz|Add1~10, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[6] , vga_ins|broomz|broom_row[6], graphics, 1
instance = comp, \vga_ins|broomz|Add1~12 , vga_ins|broomz|Add1~12, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[7]~0 , vga_ins|broomz|broom_row[7]~0, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[7] , vga_ins|broomz|broom_row[7], graphics, 1
instance = comp, \vga_ins|broomz|Add1~14 , vga_ins|broomz|Add1~14, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[8] , vga_ins|broomz|broom_row[8], graphics, 1
instance = comp, \vga_ins|broomz|LessThan1~0 , vga_ins|broomz|LessThan1~0, graphics, 1
instance = comp, \vga_ins|broomz|Equal1~0 , vga_ins|broomz|Equal1~0, graphics, 1
instance = comp, \vga_ins|broomz|LessThan1~1 , vga_ins|broomz|LessThan1~1, graphics, 1
instance = comp, \vga_ins|broomz|always0~4 , vga_ins|broomz|always0~4, graphics, 1
instance = comp, \vga_ins|broomz|always0~5 , vga_ins|broomz|always0~5, graphics, 1
instance = comp, \vga_ins|broomz|Add1~16 , vga_ins|broomz|Add1~16, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[9] , vga_ins|broomz|broom_row[9], graphics, 1
instance = comp, \vga_ins|broomz|Add1~18 , vga_ins|broomz|Add1~18, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[10] , vga_ins|broomz|broom_row[10], graphics, 1
instance = comp, \vga_ins|broomz|Add1~20 , vga_ins|broomz|Add1~20, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[11] , vga_ins|broomz|broom_row[11], graphics, 1
instance = comp, \vga_ins|broomz|Add1~22 , vga_ins|broomz|Add1~22, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[12] , vga_ins|broomz|broom_row[12], graphics, 1
instance = comp, \vga_ins|broomz|Add1~24 , vga_ins|broomz|Add1~24, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[13] , vga_ins|broomz|broom_row[13], graphics, 1
instance = comp, \vga_ins|broomz|Add1~26 , vga_ins|broomz|Add1~26, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[14] , vga_ins|broomz|broom_row[14], graphics, 1
instance = comp, \vga_ins|broomz|Add1~28 , vga_ins|broomz|Add1~28, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[15] , vga_ins|broomz|broom_row[15], graphics, 1
instance = comp, \vga_ins|broomz|Add1~30 , vga_ins|broomz|Add1~30, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[16] , vga_ins|broomz|broom_row[16], graphics, 1
instance = comp, \vga_ins|broomz|Add1~32 , vga_ins|broomz|Add1~32, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[17] , vga_ins|broomz|broom_row[17], graphics, 1
instance = comp, \vga_ins|broomz|always0~7 , vga_ins|broomz|always0~7, graphics, 1
instance = comp, \vga_ins|broomz|Add1~34 , vga_ins|broomz|Add1~34, graphics, 1
instance = comp, \vga_ins|broomz|broom_row[18] , vga_ins|broomz|broom_row[18], graphics, 1
instance = comp, \vga_ins|broomz|always0~8 , vga_ins|broomz|always0~8, graphics, 1
instance = comp, \vga_ins|broomz|always0~9 , vga_ins|broomz|always0~9, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~335, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[187]~334, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20 , vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336 , vga_ins|Mod0|auto_generated|divider|divider|StageOut[199]~336, graphics, 1
instance = comp, \vga_ins|col[1] , vga_ins|col[1], graphics, 1
instance = comp, \vga_ins|broomz|always0~11 , vga_ins|broomz|always0~11, graphics, 1
instance = comp, \vga_ins|col[0] , vga_ins|col[0], graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276 , vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~276, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275 , vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~275, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228 , vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~228, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229 , vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~229, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230 , vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~230, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277 , vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~277, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233 , vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~233, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232 , vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~232, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20 , vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298 , vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~298, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234 , vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~234, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231 , vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~231, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278 , vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~278, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235 , vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~235, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236 , vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~236, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237 , vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~237, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279 , vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~279, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280 , vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~280, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281 , vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~281, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238 , vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~238, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239 , vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~239, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 , vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 , vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 , vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 , vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 , vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282 , vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~282, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 , vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 , vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283 , vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~283, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284 , vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~284, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 , vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 , vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244 , vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~244, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20 , vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~20, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299 , vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~299, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246 , vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~246, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243 , vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~243, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18 , vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~18, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247 , vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~247, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16 , vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~16, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248 , vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~248, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285 , vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~285, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14 , vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~14, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249 , vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~249, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286 , vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~286, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12 , vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~12, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250 , vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~250, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287 , vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~287, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10 , vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251 , vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~251, graphics, 1
instance = comp, \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288 , vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~288, graphics, 1
instance = comp, \vga_ins|row[0]~2 , vga_ins|row[0]~2, graphics, 1
instance = comp, \vga_ins|row[0]~4 , vga_ins|row[0]~4, graphics, 1
instance = comp, \vga_ins|row[0]~6 , vga_ins|row[0]~6, graphics, 1
instance = comp, \vga_ins|row[0]~8 , vga_ins|row[0]~8, graphics, 1
instance = comp, \vga_ins|row[0]~9 , vga_ins|row[0]~9, graphics, 1
instance = comp, \vga_ins|row[0] , vga_ins|row[0], graphics, 1
instance = comp, \vga_ins|row[1]~18 , vga_ins|row[1]~18, graphics, 1
instance = comp, \vga_ins|row[1] , vga_ins|row[1], graphics, 1
instance = comp, \vga_ins|broomz|always0~10 , vga_ins|broomz|always0~10, graphics, 1
instance = comp, \vga_ins|broomz|always0~12 , vga_ins|broomz|always0~12, graphics, 1
instance = comp, \vga_ins|broomz|always0~13 , vga_ins|broomz|always0~13, graphics, 1
instance = comp, \vga_ins|broomz|Equal0~1 , vga_ins|broomz|Equal0~1, graphics, 1
instance = comp, \vga_ins|broomz|Equal0~2 , vga_ins|broomz|Equal0~2, graphics, 1
instance = comp, \vga_ins|broomz|Equal0~3 , vga_ins|broomz|Equal0~3, graphics, 1
instance = comp, \vga_ins|broomz|Equal0~0 , vga_ins|broomz|Equal0~0, graphics, 1
instance = comp, \vga_ins|broomz|always0~14 , vga_ins|broomz|always0~14, graphics, 1
instance = comp, \vga_ins|broomz|always0~17 , vga_ins|broomz|always0~17, graphics, 1
instance = comp, \vga_ins|broomz|LessThan1~3 , vga_ins|broomz|LessThan1~3, graphics, 1
instance = comp, \vga_ins|broomz|always0~16 , vga_ins|broomz|always0~16, graphics, 1
instance = comp, \vga_ins|broomz|LessThan1~4 , vga_ins|broomz|LessThan1~4, graphics, 1
instance = comp, \vga_ins|broomz|always0~18 , vga_ins|broomz|always0~18, graphics, 1
instance = comp, \vga_ins|broomz|always0~22 , vga_ins|broomz|always0~22, graphics, 1
instance = comp, \vga_ins|broomz|Add4~0 , vga_ins|broomz|Add4~0, graphics, 1
instance = comp, \vga_ins|broomz|Add4~2 , vga_ins|broomz|Add4~2, graphics, 1
instance = comp, \vga_ins|broomz|Add4~4 , vga_ins|broomz|Add4~4, graphics, 1
instance = comp, \vga_ins|broomz|Add4~6 , vga_ins|broomz|Add4~6, graphics, 1
instance = comp, \vga_ins|broomz|Add4~8 , vga_ins|broomz|Add4~8, graphics, 1
instance = comp, \vga_ins|broomz|Add4~10 , vga_ins|broomz|Add4~10, graphics, 1
instance = comp, \vga_ins|broomz|Add4~12 , vga_ins|broomz|Add4~12, graphics, 1
instance = comp, \vga_ins|broomz|Add4~14 , vga_ins|broomz|Add4~14, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~0 , vga_ins|broomz|LessThan2~0, graphics, 1
instance = comp, \vga_ins|broomz|Add4~16 , vga_ins|broomz|Add4~16, graphics, 1
instance = comp, \vga_ins|broomz|Add4~18 , vga_ins|broomz|Add4~18, graphics, 1
instance = comp, \vga_ins|broomz|Add4~20 , vga_ins|broomz|Add4~20, graphics, 1
instance = comp, \vga_ins|broomz|Add4~22 , vga_ins|broomz|Add4~22, graphics, 1
instance = comp, \vga_ins|broomz|Add4~24 , vga_ins|broomz|Add4~24, graphics, 1
instance = comp, \vga_ins|broomz|Add4~26 , vga_ins|broomz|Add4~26, graphics, 1
instance = comp, \vga_ins|broomz|Add4~28 , vga_ins|broomz|Add4~28, graphics, 1
instance = comp, \vga_ins|broomz|Add4~30 , vga_ins|broomz|Add4~30, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~2 , vga_ins|broomz|LessThan2~2, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~1 , vga_ins|broomz|LessThan2~1, graphics, 1
instance = comp, \vga_ins|broomz|Add4~32 , vga_ins|broomz|Add4~32, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~3 , vga_ins|broomz|LessThan2~3, graphics, 1
instance = comp, \vga_ins|broomz|LessThan1~2 , vga_ins|broomz|LessThan1~2, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~4 , vga_ins|broomz|LessThan2~4, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~5 , vga_ins|broomz|LessThan2~5, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~6 , vga_ins|broomz|LessThan2~6, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~7 , vga_ins|broomz|LessThan2~7, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~8 , vga_ins|broomz|LessThan2~8, graphics, 1
instance = comp, \vga_ins|broomz|LessThan2~9 , vga_ins|broomz|LessThan2~9, graphics, 1
instance = comp, \vga_ins|broomz|always0~15 , vga_ins|broomz|always0~15, graphics, 1
instance = comp, \vga_ins|broomz|always0~19 , vga_ins|broomz|always0~19, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[0] , vga_ins|broomz|ADDR[0], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[1]~16 , vga_ins|broomz|ADDR[1]~16, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[1] , vga_ins|broomz|ADDR[1], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[2]~18 , vga_ins|broomz|ADDR[2]~18, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[2] , vga_ins|broomz|ADDR[2], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[3]~20 , vga_ins|broomz|ADDR[3]~20, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[3] , vga_ins|broomz|ADDR[3], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[4]~22 , vga_ins|broomz|ADDR[4]~22, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[4] , vga_ins|broomz|ADDR[4], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[5]~24 , vga_ins|broomz|ADDR[5]~24, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[5] , vga_ins|broomz|ADDR[5], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[6]~26 , vga_ins|broomz|ADDR[6]~26, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[6] , vga_ins|broomz|ADDR[6], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[7]~28 , vga_ins|broomz|ADDR[7]~28, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[7] , vga_ins|broomz|ADDR[7], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[8]~30 , vga_ins|broomz|ADDR[8]~30, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[8] , vga_ins|broomz|ADDR[8], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[9]~32 , vga_ins|broomz|ADDR[9]~32, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[9] , vga_ins|broomz|ADDR[9], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[10]~34 , vga_ins|broomz|ADDR[10]~34, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[10] , vga_ins|broomz|ADDR[10], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[11]~36 , vga_ins|broomz|ADDR[11]~36, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[11] , vga_ins|broomz|ADDR[11], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[12]~38 , vga_ins|broomz|ADDR[12]~38, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[12] , vga_ins|broomz|ADDR[12], graphics, 1
instance = comp, \vga_ins|broomz|ADDR[13]~40 , vga_ins|broomz|ADDR[13]~40, graphics, 1
instance = comp, \vga_ins|broomz|ADDR[13] , vga_ins|broomz|ADDR[13], graphics, 1
instance = comp, \vga_ins|broomz|broomstikz|altsyncram_component|auto_generated|ram_block1a1 , vga_ins|broomz|broomstikz|altsyncram_component|auto_generated|ram_block1a1, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[0]~12 , vga_ins|sparklez|ADDR2[0]~12, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[1]~14 , vga_ins|sparklez|ADDR2[1]~14, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan8~0 , vga_ins|sparklez|LessThan8~0, graphics, 1
instance = comp, \vga_ins|LessThan6~0 , vga_ins|LessThan6~0, graphics, 1
instance = comp, \vga_ins|sparklez|always0~4 , vga_ins|sparklez|always0~4, graphics, 1
instance = comp, \vga_ins|LessThan1~1 , vga_ins|LessThan1~1, graphics, 1
instance = comp, \vga_ins|LessThan11~0 , vga_ins|LessThan11~0, graphics, 1
instance = comp, \vga_ins|LessThan11~1 , vga_ins|LessThan11~1, graphics, 1
instance = comp, \vga_ins|LessThan22~0 , vga_ins|LessThan22~0, graphics, 1
instance = comp, \vga_ins|LessThan4~0 , vga_ins|LessThan4~0, graphics, 1
instance = comp, \vga_ins|sparklez|always0~5 , vga_ins|sparklez|always0~5, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[1] , vga_ins|sparklez|ADDR2[1], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[2]~16 , vga_ins|sparklez|ADDR2[2]~16, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[2] , vga_ins|sparklez|ADDR2[2], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[3]~18 , vga_ins|sparklez|ADDR2[3]~18, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[3] , vga_ins|sparklez|ADDR2[3], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[4]~20 , vga_ins|sparklez|ADDR2[4]~20, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[4] , vga_ins|sparklez|ADDR2[4], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[5]~22 , vga_ins|sparklez|ADDR2[5]~22, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[5] , vga_ins|sparklez|ADDR2[5], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[6]~24 , vga_ins|sparklez|ADDR2[6]~24, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[6] , vga_ins|sparklez|ADDR2[6], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[7]~26 , vga_ins|sparklez|ADDR2[7]~26, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[7] , vga_ins|sparklez|ADDR2[7], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[8]~28 , vga_ins|sparklez|ADDR2[8]~28, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[8] , vga_ins|sparklez|ADDR2[8], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[9]~30 , vga_ins|sparklez|ADDR2[9]~30, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[9] , vga_ins|sparklez|ADDR2[9], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[10]~32 , vga_ins|sparklez|ADDR2[10]~32, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[10] , vga_ins|sparklez|ADDR2[10], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[11]~34 , vga_ins|sparklez|ADDR2[11]~34, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[11] , vga_ins|sparklez|ADDR2[11], graphics, 1
instance = comp, \vga_ins|sparklez|Equal12~2 , vga_ins|sparklez|Equal12~2, graphics, 1
instance = comp, \vga_ins|sparklez|Equal12~1 , vga_ins|sparklez|Equal12~1, graphics, 1
instance = comp, \vga_ins|sparklez|always0~10 , vga_ins|sparklez|always0~10, graphics, 1
instance = comp, \vga_ins|sparklez|always0~11 , vga_ins|sparklez|always0~11, graphics, 1
instance = comp, \vga_ins|sparklez|always0~12 , vga_ins|sparklez|always0~12, graphics, 1
instance = comp, \vga_ins|sparklez|always0~13 , vga_ins|sparklez|always0~13, graphics, 1
instance = comp, \vga_ins|sparklez|always0~14 , vga_ins|sparklez|always0~14, graphics, 1
instance = comp, \vga_ins|sparklez|Equal12~0 , vga_ins|sparklez|Equal12~0, graphics, 1
instance = comp, \vga_ins|sparklez|always0~15 , vga_ins|sparklez|always0~15, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR2[0] , vga_ins|sparklez|ADDR2[0], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[0]~12 , vga_ins|sparklez|ADDR[0]~12, graphics, 1
instance = comp, \vga_ins|sparklez|always0~17 , vga_ins|sparklez|always0~17, graphics, 1
instance = comp, \vga_ins|sparklez|always0~16 , vga_ins|sparklez|always0~16, graphics, 1
instance = comp, \vga_ins|sparklez|always0~18 , vga_ins|sparklez|always0~18, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[1]~14 , vga_ins|sparklez|ADDR[1]~14, graphics, 1
instance = comp, \vga_ins|sparklez|always0~6 , vga_ins|sparklez|always0~6, graphics, 1
instance = comp, \vga_ins|sparklez|always0~20 , vga_ins|sparklez|always0~20, graphics, 1
instance = comp, \vga_ins|sparklez|always0~7 , vga_ins|sparklez|always0~7, graphics, 1
instance = comp, \vga_ins|LessThan9~0 , vga_ins|LessThan9~0, graphics, 1
instance = comp, \vga_ins|LessThan5~0 , vga_ins|LessThan5~0, graphics, 1
instance = comp, \vga_ins|sparklez|always0~8 , vga_ins|sparklez|always0~8, graphics, 1
instance = comp, \vga_ins|sparklez|always0~9 , vga_ins|sparklez|always0~9, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[1] , vga_ins|sparklez|ADDR[1], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[2]~16 , vga_ins|sparklez|ADDR[2]~16, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[2] , vga_ins|sparklez|ADDR[2], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[3]~18 , vga_ins|sparklez|ADDR[3]~18, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[3] , vga_ins|sparklez|ADDR[3], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[4]~20 , vga_ins|sparklez|ADDR[4]~20, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[4] , vga_ins|sparklez|ADDR[4], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[5]~22 , vga_ins|sparklez|ADDR[5]~22, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[5] , vga_ins|sparklez|ADDR[5], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[6]~24 , vga_ins|sparklez|ADDR[6]~24, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[6] , vga_ins|sparklez|ADDR[6], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[7]~26 , vga_ins|sparklez|ADDR[7]~26, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[7] , vga_ins|sparklez|ADDR[7], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[8]~28 , vga_ins|sparklez|ADDR[8]~28, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[8] , vga_ins|sparklez|ADDR[8], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[9]~30 , vga_ins|sparklez|ADDR[9]~30, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[9] , vga_ins|sparklez|ADDR[9], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[10]~32 , vga_ins|sparklez|ADDR[10]~32, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[10] , vga_ins|sparklez|ADDR[10], graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[11]~34 , vga_ins|sparklez|ADDR[11]~34, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[11] , vga_ins|sparklez|ADDR[11], graphics, 1
instance = comp, \vga_ins|sparklez|Equal5~2 , vga_ins|sparklez|Equal5~2, graphics, 1
instance = comp, \vga_ins|sparklez|Equal5~1 , vga_ins|sparklez|Equal5~1, graphics, 1
instance = comp, \vga_ins|sparklez|Equal5~0 , vga_ins|sparklez|Equal5~0, graphics, 1
instance = comp, \vga_ins|sparklez|always0~19 , vga_ins|sparklez|always0~19, graphics, 1
instance = comp, \vga_ins|sparklez|ADDR[0] , vga_ins|sparklez|ADDR[0], graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR~9 , vga_ins|sparklez|offset_ADDR~9, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[1]~27 , vga_ins|sparklez|offset_ADDR[1]~27, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[0] , vga_ins|sparklez|offset_ADDR[0], graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR~10 , vga_ins|sparklez|offset_ADDR~10, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[1] , vga_ins|sparklez|offset_ADDR[1], graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR~11 , vga_ins|sparklez|offset_ADDR~11, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[2] , vga_ins|sparklez|offset_ADDR[2], graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR~12 , vga_ins|sparklez|offset_ADDR~12, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[3] , vga_ins|sparklez|offset_ADDR[3], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~1 , vga_ins|sparklez|Add3~1, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[0]~32 , vga_ins|sparklez|update_offset_counter2[0]~32, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[0] , vga_ins|sparklez|update_offset_counter2[0], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[1]~34 , vga_ins|sparklez|update_offset_counter2[1]~34, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[1] , vga_ins|sparklez|update_offset_counter2[1], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[2]~36 , vga_ins|sparklez|update_offset_counter2[2]~36, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[2] , vga_ins|sparklez|update_offset_counter2[2], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[3]~38 , vga_ins|sparklez|update_offset_counter2[3]~38, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[3] , vga_ins|sparklez|update_offset_counter2[3], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[4]~40 , vga_ins|sparklez|update_offset_counter2[4]~40, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[4] , vga_ins|sparklez|update_offset_counter2[4], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[5]~42 , vga_ins|sparklez|update_offset_counter2[5]~42, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[5] , vga_ins|sparklez|update_offset_counter2[5], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[6]~44 , vga_ins|sparklez|update_offset_counter2[6]~44, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[6] , vga_ins|sparklez|update_offset_counter2[6], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[7]~46 , vga_ins|sparklez|update_offset_counter2[7]~46, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[7] , vga_ins|sparklez|update_offset_counter2[7], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[8]~48 , vga_ins|sparklez|update_offset_counter2[8]~48, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[8] , vga_ins|sparklez|update_offset_counter2[8], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[9]~50 , vga_ins|sparklez|update_offset_counter2[9]~50, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[9] , vga_ins|sparklez|update_offset_counter2[9], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[10]~52 , vga_ins|sparklez|update_offset_counter2[10]~52, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[10] , vga_ins|sparklez|update_offset_counter2[10], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[11]~54 , vga_ins|sparklez|update_offset_counter2[11]~54, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[11] , vga_ins|sparklez|update_offset_counter2[11], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[12]~56 , vga_ins|sparklez|update_offset_counter2[12]~56, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[12] , vga_ins|sparklez|update_offset_counter2[12], graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~0 , vga_ins|sparklez|LessThan9~0, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~1 , vga_ins|sparklez|LessThan9~1, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~2 , vga_ins|sparklez|LessThan9~2, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[13]~58 , vga_ins|sparklez|update_offset_counter2[13]~58, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[13] , vga_ins|sparklez|update_offset_counter2[13], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[14]~60 , vga_ins|sparklez|update_offset_counter2[14]~60, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[14] , vga_ins|sparklez|update_offset_counter2[14], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[15]~62 , vga_ins|sparklez|update_offset_counter2[15]~62, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[15] , vga_ins|sparklez|update_offset_counter2[15], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[16]~64 , vga_ins|sparklez|update_offset_counter2[16]~64, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[16] , vga_ins|sparklez|update_offset_counter2[16], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[17]~66 , vga_ins|sparklez|update_offset_counter2[17]~66, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[17] , vga_ins|sparklez|update_offset_counter2[17], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[18]~68 , vga_ins|sparklez|update_offset_counter2[18]~68, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[18] , vga_ins|sparklez|update_offset_counter2[18], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[19]~70 , vga_ins|sparklez|update_offset_counter2[19]~70, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[19] , vga_ins|sparklez|update_offset_counter2[19], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[20]~72 , vga_ins|sparklez|update_offset_counter2[20]~72, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[20] , vga_ins|sparklez|update_offset_counter2[20], graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~5 , vga_ins|sparklez|LessThan9~5, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~4 , vga_ins|sparklez|LessThan9~4, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[21]~74 , vga_ins|sparklez|update_offset_counter2[21]~74, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[21] , vga_ins|sparklez|update_offset_counter2[21], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[22]~76 , vga_ins|sparklez|update_offset_counter2[22]~76, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[22] , vga_ins|sparklez|update_offset_counter2[22], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[23]~78 , vga_ins|sparklez|update_offset_counter2[23]~78, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[23] , vga_ins|sparklez|update_offset_counter2[23], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[24]~80 , vga_ins|sparklez|update_offset_counter2[24]~80, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[24] , vga_ins|sparklez|update_offset_counter2[24], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[25]~82 , vga_ins|sparklez|update_offset_counter2[25]~82, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[25] , vga_ins|sparklez|update_offset_counter2[25], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[26]~84 , vga_ins|sparklez|update_offset_counter2[26]~84, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[26] , vga_ins|sparklez|update_offset_counter2[26], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[27]~86 , vga_ins|sparklez|update_offset_counter2[27]~86, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[27] , vga_ins|sparklez|update_offset_counter2[27], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[28]~88 , vga_ins|sparklez|update_offset_counter2[28]~88, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[28] , vga_ins|sparklez|update_offset_counter2[28], graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~7 , vga_ins|sparklez|LessThan9~7, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~6 , vga_ins|sparklez|LessThan9~6, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~8 , vga_ins|sparklez|LessThan9~8, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[29]~90 , vga_ins|sparklez|update_offset_counter2[29]~90, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[29] , vga_ins|sparklez|update_offset_counter2[29], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[30]~92 , vga_ins|sparklez|update_offset_counter2[30]~92, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[30] , vga_ins|sparklez|update_offset_counter2[30], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[31]~94 , vga_ins|sparklez|update_offset_counter2[31]~94, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter2[31] , vga_ins|sparklez|update_offset_counter2[31], graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~3 , vga_ins|sparklez|LessThan9~3, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan9~9 , vga_ins|sparklez|LessThan9~9, graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter2[0]~0 , vga_ins|sparklez|cycle_counter2[0]~0, graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter2[0] , vga_ins|sparklez|cycle_counter2[0], graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter2[1]~1 , vga_ins|sparklez|cycle_counter2[1]~1, graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter2[1] , vga_ins|sparklez|cycle_counter2[1], graphics, 1
instance = comp, \vga_ins|sparklez|offset2~0 , vga_ins|sparklez|offset2~0, graphics, 1
instance = comp, \vga_ins|sparklez|offset2[4]~1 , vga_ins|sparklez|offset2[4]~1, graphics, 1
instance = comp, \vga_ins|sparklez|offset2[4] , vga_ins|sparklez|offset2[4], graphics, 1
instance = comp, \vga_ins|sparklez|offset~1 , vga_ins|sparklez|offset~1, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[0]~32 , vga_ins|sparklez|update_offset_counter[0]~32, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~0 , vga_ins|sparklez|LessThan4~0, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~1 , vga_ins|sparklez|LessThan4~1, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~2 , vga_ins|sparklez|LessThan4~2, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~7 , vga_ins|sparklez|LessThan4~7, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~6 , vga_ins|sparklez|LessThan4~6, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~4 , vga_ins|sparklez|LessThan4~4, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~5 , vga_ins|sparklez|LessThan4~5, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~8 , vga_ins|sparklez|LessThan4~8, graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~9 , vga_ins|sparklez|LessThan4~9, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[0] , vga_ins|sparklez|update_offset_counter[0], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[1]~34 , vga_ins|sparklez|update_offset_counter[1]~34, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[1] , vga_ins|sparklez|update_offset_counter[1], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[2]~36 , vga_ins|sparklez|update_offset_counter[2]~36, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[2] , vga_ins|sparklez|update_offset_counter[2], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[3]~38 , vga_ins|sparklez|update_offset_counter[3]~38, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[3] , vga_ins|sparklez|update_offset_counter[3], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[4]~40 , vga_ins|sparklez|update_offset_counter[4]~40, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[4] , vga_ins|sparklez|update_offset_counter[4], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[5]~42 , vga_ins|sparklez|update_offset_counter[5]~42, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[5] , vga_ins|sparklez|update_offset_counter[5], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[6]~44 , vga_ins|sparklez|update_offset_counter[6]~44, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[6] , vga_ins|sparklez|update_offset_counter[6], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[7]~46 , vga_ins|sparklez|update_offset_counter[7]~46, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[7] , vga_ins|sparklez|update_offset_counter[7], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[8]~48 , vga_ins|sparklez|update_offset_counter[8]~48, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[8] , vga_ins|sparklez|update_offset_counter[8], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[9]~50 , vga_ins|sparklez|update_offset_counter[9]~50, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[9] , vga_ins|sparklez|update_offset_counter[9], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[10]~52 , vga_ins|sparklez|update_offset_counter[10]~52, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[10] , vga_ins|sparklez|update_offset_counter[10], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[11]~54 , vga_ins|sparklez|update_offset_counter[11]~54, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[11] , vga_ins|sparklez|update_offset_counter[11], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[12]~56 , vga_ins|sparklez|update_offset_counter[12]~56, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[12] , vga_ins|sparklez|update_offset_counter[12], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[13]~58 , vga_ins|sparklez|update_offset_counter[13]~58, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[13] , vga_ins|sparklez|update_offset_counter[13], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[14]~60 , vga_ins|sparklez|update_offset_counter[14]~60, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[14] , vga_ins|sparklez|update_offset_counter[14], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[15]~62 , vga_ins|sparklez|update_offset_counter[15]~62, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[15] , vga_ins|sparklez|update_offset_counter[15], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[16]~64 , vga_ins|sparklez|update_offset_counter[16]~64, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[16] , vga_ins|sparklez|update_offset_counter[16], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[17]~66 , vga_ins|sparklez|update_offset_counter[17]~66, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[17] , vga_ins|sparklez|update_offset_counter[17], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[18]~68 , vga_ins|sparklez|update_offset_counter[18]~68, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[18] , vga_ins|sparklez|update_offset_counter[18], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[19]~70 , vga_ins|sparklez|update_offset_counter[19]~70, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[19] , vga_ins|sparklez|update_offset_counter[19], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[20]~72 , vga_ins|sparklez|update_offset_counter[20]~72, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[20] , vga_ins|sparklez|update_offset_counter[20], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[21]~74 , vga_ins|sparklez|update_offset_counter[21]~74, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[21] , vga_ins|sparklez|update_offset_counter[21], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[22]~76 , vga_ins|sparklez|update_offset_counter[22]~76, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[22] , vga_ins|sparklez|update_offset_counter[22], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[23]~78 , vga_ins|sparklez|update_offset_counter[23]~78, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[23] , vga_ins|sparklez|update_offset_counter[23], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[24]~80 , vga_ins|sparklez|update_offset_counter[24]~80, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[24] , vga_ins|sparklez|update_offset_counter[24], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[25]~82 , vga_ins|sparklez|update_offset_counter[25]~82, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[25] , vga_ins|sparklez|update_offset_counter[25], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[26]~84 , vga_ins|sparklez|update_offset_counter[26]~84, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[26] , vga_ins|sparklez|update_offset_counter[26], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[27]~86 , vga_ins|sparklez|update_offset_counter[27]~86, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[27] , vga_ins|sparklez|update_offset_counter[27], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[28]~88 , vga_ins|sparklez|update_offset_counter[28]~88, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[28] , vga_ins|sparklez|update_offset_counter[28], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[29]~90 , vga_ins|sparklez|update_offset_counter[29]~90, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[29] , vga_ins|sparklez|update_offset_counter[29], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[30]~92 , vga_ins|sparklez|update_offset_counter[30]~92, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[30] , vga_ins|sparklez|update_offset_counter[30], graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[31]~94 , vga_ins|sparklez|update_offset_counter[31]~94, graphics, 1
instance = comp, \vga_ins|sparklez|update_offset_counter[31] , vga_ins|sparklez|update_offset_counter[31], graphics, 1
instance = comp, \vga_ins|sparklez|LessThan4~3 , vga_ins|sparklez|LessThan4~3, graphics, 1
instance = comp, \vga_ins|sparklez|offset[4]~4 , vga_ins|sparklez|offset[4]~4, graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter[1] , vga_ins|sparklez|cycle_counter[1], graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter~1 , vga_ins|sparklez|cycle_counter~1, graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter[2] , vga_ins|sparklez|cycle_counter[2], graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter~0 , vga_ins|sparklez|cycle_counter~0, graphics, 1
instance = comp, \vga_ins|sparklez|cycle_counter[0] , vga_ins|sparklez|cycle_counter[0], graphics, 1
instance = comp, \vga_ins|sparklez|offset[4]~0 , vga_ins|sparklez|offset[4]~0, graphics, 1
instance = comp, \vga_ins|sparklez|offset[4] , vga_ins|sparklez|offset[4], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~0 , vga_ins|sparklez|Add3~0, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[4]~13 , vga_ins|sparklez|offset_ADDR[4]~13, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[4] , vga_ins|sparklez|offset_ADDR[4], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~3 , vga_ins|sparklez|Add3~3, graphics, 1
instance = comp, \vga_ins|sparklez|offset2[5] , vga_ins|sparklez|offset2[5], graphics, 1
instance = comp, \vga_ins|sparklez|offset[5] , vga_ins|sparklez|offset[5], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~2 , vga_ins|sparklez|Add3~2, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[5]~15 , vga_ins|sparklez|offset_ADDR[5]~15, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[5] , vga_ins|sparklez|offset_ADDR[5], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~4 , vga_ins|sparklez|Add3~4, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[6]~17 , vga_ins|sparklez|offset_ADDR[6]~17, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[6] , vga_ins|sparklez|offset_ADDR[6], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~5 , vga_ins|sparklez|Add3~5, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[7]~19 , vga_ins|sparklez|offset_ADDR[7]~19, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[7] , vga_ins|sparklez|offset_ADDR[7], graphics, 1
instance = comp, \vga_ins|sparklez|Equal8~0 , vga_ins|sparklez|Equal8~0, graphics, 1
instance = comp, \vga_ins|sparklez|offset2[8] , vga_ins|sparklez|offset2[8], graphics, 1
instance = comp, \vga_ins|sparklez|offset[8] , vga_ins|sparklez|offset[8], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~6 , vga_ins|sparklez|Add3~6, graphics, 1
instance = comp, \vga_ins|sparklez|Add3~7 , vga_ins|sparklez|Add3~7, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[8]~21 , vga_ins|sparklez|offset_ADDR[8]~21, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[8] , vga_ins|sparklez|offset_ADDR[8], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~9 , vga_ins|sparklez|Add3~9, graphics, 1
instance = comp, \vga_ins|sparklez|offset~2 , vga_ins|sparklez|offset~2, graphics, 1
instance = comp, \vga_ins|sparklez|offset[9] , vga_ins|sparklez|offset[9], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~8 , vga_ins|sparklez|Add3~8, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[9]~23 , vga_ins|sparklez|offset_ADDR[9]~23, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[9] , vga_ins|sparklez|offset_ADDR[9], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~10 , vga_ins|sparklez|Add3~10, graphics, 1
instance = comp, \vga_ins|sparklez|offset~3 , vga_ins|sparklez|offset~3, graphics, 1
instance = comp, \vga_ins|sparklez|offset[10] , vga_ins|sparklez|offset[10], graphics, 1
instance = comp, \vga_ins|sparklez|Add3~11 , vga_ins|sparklez|Add3~11, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[10]~25 , vga_ins|sparklez|offset_ADDR[10]~25, graphics, 1
instance = comp, \vga_ins|sparklez|offset_ADDR[10] , vga_ins|sparklez|offset_ADDR[10], graphics, 1
instance = comp, \vga_ins|sparklez|sparkz|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|sparklez|sparkz|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \vga_ins|broomz|broomstikz|altsyncram_component|auto_generated|address_reg_a[0] , vga_ins|broomz|broomstikz|altsyncram_component|auto_generated|address_reg_a[0], graphics, 1
instance = comp, \vga_ins|broomz|broomstikz|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|broomz|broomstikz|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \vga_ins|file_index~4 , vga_ins|file_index~4, graphics, 1
instance = comp, \vga_ins|Add4~0 , vga_ins|Add4~0, graphics, 1
instance = comp, \vga_ins|Add5~1 , vga_ins|Add5~1, graphics, 1
instance = comp, \vga_ins|Add5~2 , vga_ins|Add5~2, graphics, 1
instance = comp, \vga_ins|Add5~4 , vga_ins|Add5~4, graphics, 1
instance = comp, \vga_ins|Add5~6 , vga_ins|Add5~6, graphics, 1
instance = comp, \vga_ins|Add5~8 , vga_ins|Add5~8, graphics, 1
instance = comp, \vga_ins|Add5~10 , vga_ins|Add5~10, graphics, 1
instance = comp, \vga_ins|Add5~12 , vga_ins|Add5~12, graphics, 1
instance = comp, \vga_ins|num_pixel[5]~24 , vga_ins|num_pixel[5]~24, graphics, 1
instance = comp, \vga_ins|num_pixel[6]~26 , vga_ins|num_pixel[6]~26, graphics, 1
instance = comp, \vga_ins|num_pixel[7]~28 , vga_ins|num_pixel[7]~28, graphics, 1
instance = comp, \vga_ins|LessThan21~0 , vga_ins|LessThan21~0, graphics, 1
instance = comp, \vga_ins|LessThan21~1 , vga_ins|LessThan21~1, graphics, 1
instance = comp, \vga_ins|LessThan0~0 , vga_ins|LessThan0~0, graphics, 1
instance = comp, \vga_ins|LessThan0~1 , vga_ins|LessThan0~1, graphics, 1
instance = comp, \vga_ins|player , vga_ins|player, graphics, 1
instance = comp, \vga_ins|always1~17 , vga_ins|always1~17, graphics, 1
instance = comp, \vga_ins|always1~18 , vga_ins|always1~18, graphics, 1
instance = comp, \vga_ins|LessThan8~0 , vga_ins|LessThan8~0, graphics, 1
instance = comp, \vga_ins|num_pixel~11 , vga_ins|num_pixel~11, graphics, 1
instance = comp, \vga_ins|LessThan26~0 , vga_ins|LessThan26~0, graphics, 1
instance = comp, \vga_ins|num_pixel~10 , vga_ins|num_pixel~10, graphics, 1
instance = comp, \vga_ins|num_pixel~12 , vga_ins|num_pixel~12, graphics, 1
instance = comp, \vga_ins|LessThan22~1 , vga_ins|LessThan22~1, graphics, 1
instance = comp, \vga_ins|LessThan22~2 , vga_ins|LessThan22~2, graphics, 1
instance = comp, \vga_ins|num_pixel~9 , vga_ins|num_pixel~9, graphics, 1
instance = comp, \vga_ins|num_pixel~13 , vga_ins|num_pixel~13, graphics, 1
instance = comp, \vga_ins|always1~21 , vga_ins|always1~21, graphics, 1
instance = comp, \vga_ins|LessThan20~0 , vga_ins|LessThan20~0, graphics, 1
instance = comp, \vga_ins|num_pixel~14 , vga_ins|num_pixel~14, graphics, 1
instance = comp, \vga_ins|tens~0 , vga_ins|tens~0, graphics, 1
instance = comp, \vga_ins|num_pixel~15 , vga_ins|num_pixel~15, graphics, 1
instance = comp, \vga_ins|LessThan18~0 , vga_ins|LessThan18~0, graphics, 1
instance = comp, \vga_ins|LessThan12~4 , vga_ins|LessThan12~4, graphics, 1
instance = comp, \vga_ins|LessThan12~5 , vga_ins|LessThan12~5, graphics, 1
instance = comp, \vga_ins|LessThan23~0 , vga_ins|LessThan23~0, graphics, 1
instance = comp, \vga_ins|LessThan23~1 , vga_ins|LessThan23~1, graphics, 1
instance = comp, \vga_ins|num_pixel~8 , vga_ins|num_pixel~8, graphics, 1
instance = comp, \vga_ins|num_pixel~16 , vga_ins|num_pixel~16, graphics, 1
instance = comp, \vga_ins|always1~16 , vga_ins|always1~16, graphics, 1
instance = comp, \vga_ins|num_pixel~17 , vga_ins|num_pixel~17, graphics, 1
instance = comp, \vga_ins|num_pixel[3]~20 , vga_ins|num_pixel[3]~20, graphics, 1
instance = comp, \vga_ins|num_pixel[7] , vga_ins|num_pixel[7], graphics, 1
instance = comp, \vga_ins|Add4~2 , vga_ins|Add4~2, graphics, 1
instance = comp, \vga_ins|num_pixel~19 , vga_ins|num_pixel~19, graphics, 1
instance = comp, \vga_ins|num_pixel[1] , vga_ins|num_pixel[1], graphics, 1
instance = comp, \vga_ins|Add4~4 , vga_ins|Add4~4, graphics, 1
instance = comp, \vga_ins|num_pixel~21 , vga_ins|num_pixel~21, graphics, 1
instance = comp, \vga_ins|num_pixel[2] , vga_ins|num_pixel[2], graphics, 1
instance = comp, \vga_ins|Add4~6 , vga_ins|Add4~6, graphics, 1
instance = comp, \vga_ins|num_pixel~22 , vga_ins|num_pixel~22, graphics, 1
instance = comp, \vga_ins|num_pixel[3] , vga_ins|num_pixel[3], graphics, 1
instance = comp, \vga_ins|Add4~8 , vga_ins|Add4~8, graphics, 1
instance = comp, \vga_ins|num_pixel~23 , vga_ins|num_pixel~23, graphics, 1
instance = comp, \vga_ins|num_pixel[4] , vga_ins|num_pixel[4], graphics, 1
instance = comp, \vga_ins|Add4~10 , vga_ins|Add4~10, graphics, 1
instance = comp, \vga_ins|num_pixel[5] , vga_ins|num_pixel[5], graphics, 1
instance = comp, \vga_ins|Add4~12 , vga_ins|Add4~12, graphics, 1
instance = comp, \vga_ins|num_pixel[6] , vga_ins|num_pixel[6], graphics, 1
instance = comp, \vga_ins|Add4~14 , vga_ins|Add4~14, graphics, 1
instance = comp, \vga_ins|Add5~14 , vga_ins|Add5~14, graphics, 1
instance = comp, \vga_ins|Add5~16 , vga_ins|Add5~16, graphics, 1
instance = comp, \vga_ins|Add5~18 , vga_ins|Add5~18, graphics, 1
instance = comp, \vga_ins|Add5~20 , vga_ins|Add5~20, graphics, 1
instance = comp, \vga_ins|num_pixel[8]~30 , vga_ins|num_pixel[8]~30, graphics, 1
instance = comp, \vga_ins|num_pixel[9]~32 , vga_ins|num_pixel[9]~32, graphics, 1
instance = comp, \vga_ins|num_pixel[10]~34 , vga_ins|num_pixel[10]~34, graphics, 1
instance = comp, \vga_ins|num_pixel[11]~36 , vga_ins|num_pixel[11]~36, graphics, 1
instance = comp, \vga_ins|num_pixel[12]~38 , vga_ins|num_pixel[12]~38, graphics, 1
instance = comp, \vga_ins|Add4~16 , vga_ins|Add4~16, graphics, 1
instance = comp, \vga_ins|num_pixel[8] , vga_ins|num_pixel[8], graphics, 1
instance = comp, \vga_ins|Add4~18 , vga_ins|Add4~18, graphics, 1
instance = comp, \vga_ins|num_pixel[9] , vga_ins|num_pixel[9], graphics, 1
instance = comp, \vga_ins|Add4~20 , vga_ins|Add4~20, graphics, 1
instance = comp, \vga_ins|num_pixel[10] , vga_ins|num_pixel[10], graphics, 1
instance = comp, \vga_ins|Add4~22 , vga_ins|Add4~22, graphics, 1
instance = comp, \vga_ins|num_pixel[11] , vga_ins|num_pixel[11], graphics, 1
instance = comp, \vga_ins|Add4~24 , vga_ins|Add4~24, graphics, 1
instance = comp, \vga_ins|num_pixel[12] , vga_ins|num_pixel[12], graphics, 1
instance = comp, \vga_ins|Add4~26 , vga_ins|Add4~26, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[27]~111 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[27]~111, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[27]~110 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[27]~110, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[26]~113 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[26]~113, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[26]~112 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[26]~112, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[25]~114 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[25]~114, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[25]~115 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[25]~115, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[24]~116 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[24]~116, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[24]~117 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[24]~117, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[28]~108 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[28]~108, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[28]~109 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[28]~109, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[34]~118 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[34]~118, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[34]~188 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[34]~188, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[33]~189 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[33]~189, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[33]~119 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[33]~119, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[32]~190 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[32]~190, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[32]~120 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[32]~120, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[31]~122 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[31]~122, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[31]~121 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[31]~121, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[30]~123 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[30]~123, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[30]~124 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[30]~124, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[36]~131 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[36]~131, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[36]~130 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[36]~130, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[40]~174 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[40]~174, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[40]~125 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[40]~125, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[39]~126 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[39]~126, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[39]~175 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[39]~175, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[38]~127 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[38]~127, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[38]~191 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[38]~191, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[37]~129 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[37]~129, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[37]~128 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[37]~128, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[43]~136 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[43]~136, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[43]~135 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[43]~135, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[42]~138 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[42]~138, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[42]~137 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[42]~137, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[45]~133 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[45]~133, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[45]~177 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[45]~177, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[44]~192 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[44]~192, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[44]~134 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[44]~134, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[46]~132 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[46]~132, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[46]~176 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[46]~176, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[52]~139 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[52]~139, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[52]~178 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[52]~178, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[51]~140 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[51]~140, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[51]~179 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[51]~179, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[50]~141 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[50]~141, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[50]~193 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[50]~193, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[49]~143 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[49]~143, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[49]~142 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[49]~142, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[48]~145 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[48]~145, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[48]~144 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[48]~144, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[57]~181 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[57]~181, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[57]~147 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[57]~147, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[56]~148 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[56]~148, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[56]~194 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[56]~194, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[55]~149 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[55]~149, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[55]~150 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[55]~150, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[54]~151 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[54]~151, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[54]~152 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[54]~152, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[58]~180 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[58]~180, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[58]~146 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[58]~146, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[64]~153 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[64]~153, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[64]~182 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[64]~182, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[63]~154 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[63]~154, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[63]~183 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[63]~183, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[62]~195 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[62]~195, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[62]~155 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[62]~155, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[61]~156 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[61]~156, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[61]~157 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[61]~157, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[60]~158 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[60]~158, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[60]~159 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[60]~159, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[70]~184 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[70]~184, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[70]~160 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[70]~160, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[69]~185 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[69]~185, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[69]~161 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[69]~161, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[68]~162 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[68]~162, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[68]~196 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[68]~196, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[67]~163 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[67]~163, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[67]~164 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[67]~164, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[66]~165 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[66]~165, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[66]~166 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[66]~166, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[74]~197 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[74]~197, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[76]~167 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[76]~167, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[76]~186 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[76]~186, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[75]~168 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[75]~168, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[75]~187 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[75]~187, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[74]~169 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[74]~169, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[73]~170 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[73]~170, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[73]~171 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[73]~171, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[72]~172 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[72]~172, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|StageOut[72]~173 , vga_ins|Mod2|auto_generated|divider|divider|StageOut[72]~173, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9, graphics, 1
instance = comp, \vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10 , vga_ins|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10, graphics, 1
instance = comp, \vga_ins|Equal4~1 , vga_ins|Equal4~1, graphics, 1
instance = comp, \vga_ins|Equal4~0 , vga_ins|Equal4~0, graphics, 1
instance = comp, \vga_ins|Equal4~2 , vga_ins|Equal4~2, graphics, 1
instance = comp, \vga_ins|Equal4~3 , vga_ins|Equal4~3, graphics, 1
instance = comp, \vga_ins|Equal4~4 , vga_ins|Equal4~4, graphics, 1
instance = comp, \vga_ins|num_pixel~18 , vga_ins|num_pixel~18, graphics, 1
instance = comp, \vga_ins|num_pixel[0] , vga_ins|num_pixel[0], graphics, 1
instance = comp, \vga_ins|thousands , vga_ins|thousands, graphics, 1
instance = comp, \vga_ins|tens~1 , vga_ins|tens~1, graphics, 1
instance = comp, \vga_ins|tens~2 , vga_ins|tens~2, graphics, 1
instance = comp, \vga_ins|tens , vga_ins|tens, graphics, 1
instance = comp, \vga_ins|numz|display_num[0]~6 , vga_ins|numz|display_num[0]~6, graphics, 1
instance = comp, \vga_ins|numz|Add0~0 , vga_ins|numz|Add0~0, graphics, 1
instance = comp, \vga_ins|always1~8 , vga_ins|always1~8, graphics, 1
instance = comp, \vga_ins|ones~0 , vga_ins|ones~0, graphics, 1
instance = comp, \vga_ins|ones , vga_ins|ones, graphics, 1
instance = comp, \vga_ins|numz|display_num[1]~7 , vga_ins|numz|display_num[1]~7, graphics, 1
instance = comp, \vga_ins|numz|Add0~2 , vga_ins|numz|Add0~2, graphics, 1
instance = comp, \vga_ins|hundreds~0 , vga_ins|hundreds~0, graphics, 1
instance = comp, \vga_ins|hundreds~1 , vga_ins|hundreds~1, graphics, 1
instance = comp, \vga_ins|hundreds , vga_ins|hundreds, graphics, 1
instance = comp, \vga_ins|numz|display_num[2]~4 , vga_ins|numz|display_num[2]~4, graphics, 1
instance = comp, \vga_ins|numz|Add0~4 , vga_ins|numz|Add0~4, graphics, 1
instance = comp, \vga_ins|thousands_place[2]~0 , vga_ins|thousands_place[2]~0, graphics, 1
instance = comp, \vga_ins|numz|display_num[0]~5 , vga_ins|numz|display_num[0]~5, graphics, 1
instance = comp, \vga_ins|numz|Add0~6 , vga_ins|numz|Add0~6, graphics, 1
instance = comp, \vga_ins|numz|Add0~8 , vga_ins|numz|Add0~8, graphics, 1
instance = comp, \vga_ins|numz|Add0~10 , vga_ins|numz|Add0~10, graphics, 1
instance = comp, \vga_ins|numz|Mult0|mult_core|romout[0][8]~0 , vga_ins|numz|Mult0|mult_core|romout[0][8]~0, graphics, 1
instance = comp, \vga_ins|numz|Add0~12 , vga_ins|numz|Add0~12, graphics, 1
instance = comp, \vga_ins|numz|Mult0|mult_core|romout[0][9]~1 , vga_ins|numz|Mult0|mult_core|romout[0][9]~1, graphics, 1
instance = comp, \vga_ins|numz|Add0~14 , vga_ins|numz|Add0~14, graphics, 1
instance = comp, \vga_ins|numz|Mult0|mult_core|romout[0][10]~2 , vga_ins|numz|Mult0|mult_core|romout[0][10]~2, graphics, 1
instance = comp, \vga_ins|numz|Add0~16 , vga_ins|numz|Add0~16, graphics, 1
instance = comp, \vga_ins|numz|Mult0|mult_core|romout[0][11]~3 , vga_ins|numz|Mult0|mult_core|romout[0][11]~3, graphics, 1
instance = comp, \vga_ins|numz|Mult0|mult_core|romout[0][11]~4 , vga_ins|numz|Mult0|mult_core|romout[0][11]~4, graphics, 1
instance = comp, \vga_ins|numz|Add0~18 , vga_ins|numz|Add0~18, graphics, 1
instance = comp, \vga_ins|numz|Mult0|mult_core|romout[0][12]~5 , vga_ins|numz|Mult0|mult_core|romout[0][12]~5, graphics, 1
instance = comp, \vga_ins|numz|Add0~20 , vga_ins|numz|Add0~20, graphics, 1
instance = comp, \vga_ins|numz|numberz|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|numz|numberz|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \vga_ins|file_index~5 , vga_ins|file_index~5, graphics, 1
instance = comp, \vga_ins|color_index[0]~2 , vga_ins|color_index[0]~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~0 , vga_ins|snitchd|Add12~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~2 , vga_ins|snitchd|Add12~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~4 , vga_ins|snitchd|Add12~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~6 , vga_ins|snitchd|Add12~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~8 , vga_ins|snitchd|Add12~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~10 , vga_ins|snitchd|Add12~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~12 , vga_ins|snitchd|Add12~12, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~14 , vga_ins|snitchd|Add12~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~16 , vga_ins|snitchd|Add12~16, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~1 , vga_ins|snitchd|LessThan9~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~3 , vga_ins|snitchd|LessThan9~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~5 , vga_ins|snitchd|LessThan9~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~7 , vga_ins|snitchd|LessThan9~7, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~9 , vga_ins|snitchd|LessThan9~9, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~11 , vga_ins|snitchd|LessThan9~11, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~13 , vga_ins|snitchd|LessThan9~13, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~14 , vga_ins|snitchd|LessThan9~14, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~16 , vga_ins|snitchd|LessThan9~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~18 , vga_ins|snitchd|Add12~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~20 , vga_ins|snitchd|Add12~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~22 , vga_ins|snitchd|Add12~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~24 , vga_ins|snitchd|Add12~24, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~17 , vga_ins|snitchd|LessThan9~17, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~26 , vga_ins|snitchd|Add12~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~28 , vga_ins|snitchd|Add12~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~30 , vga_ins|snitchd|Add12~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add12~32 , vga_ins|snitchd|Add12~32, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan9~18 , vga_ins|snitchd|LessThan9~18, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~1 , vga_ins|snitchd|LessThan10~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~3 , vga_ins|snitchd|LessThan10~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~5 , vga_ins|snitchd|LessThan10~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~7 , vga_ins|snitchd|LessThan10~7, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~9 , vga_ins|snitchd|LessThan10~9, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~11 , vga_ins|snitchd|LessThan10~11, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~13 , vga_ins|snitchd|LessThan10~13, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~15 , vga_ins|snitchd|LessThan10~15, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan10~16 , vga_ins|snitchd|LessThan10~16, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~1 , vga_ins|snitchd|LessThan8~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~3 , vga_ins|snitchd|LessThan8~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~5 , vga_ins|snitchd|LessThan8~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~7 , vga_ins|snitchd|LessThan8~7, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~9 , vga_ins|snitchd|LessThan8~9, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~11 , vga_ins|snitchd|LessThan8~11, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~13 , vga_ins|snitchd|LessThan8~13, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan8~14 , vga_ins|snitchd|LessThan8~14, graphics, 1
instance = comp, \vga_ins|snitchd|always0~18 , vga_ins|snitchd|always0~18, graphics, 1
instance = comp, \vga_ins|snitchd|always0~19 , vga_ins|snitchd|always0~19, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~0 , vga_ins|snitchd|Add13~0, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~2 , vga_ins|snitchd|Add13~2, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~4 , vga_ins|snitchd|Add13~4, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~6 , vga_ins|snitchd|Add13~6, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~8 , vga_ins|snitchd|Add13~8, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~10 , vga_ins|snitchd|Add13~10, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~12 , vga_ins|snitchd|Add13~12, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~1 , vga_ins|snitchd|LessThan11~1, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~3 , vga_ins|snitchd|LessThan11~3, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~5 , vga_ins|snitchd|LessThan11~5, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~7 , vga_ins|snitchd|LessThan11~7, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~9 , vga_ins|snitchd|LessThan11~9, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~11 , vga_ins|snitchd|LessThan11~11, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~13 , vga_ins|snitchd|LessThan11~13, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~15 , vga_ins|snitchd|LessThan11~15, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~16 , vga_ins|snitchd|LessThan11~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~14 , vga_ins|snitchd|Add13~14, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~16 , vga_ins|snitchd|Add13~16, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~18 , vga_ins|snitchd|Add13~18, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~18 , vga_ins|snitchd|LessThan11~18, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~20 , vga_ins|snitchd|Add13~20, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~22 , vga_ins|snitchd|Add13~22, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~24 , vga_ins|snitchd|Add13~24, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~26 , vga_ins|snitchd|Add13~26, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~28 , vga_ins|snitchd|Add13~28, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~30 , vga_ins|snitchd|Add13~30, graphics, 1
instance = comp, \vga_ins|snitchd|Add13~32 , vga_ins|snitchd|Add13~32, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~19 , vga_ins|snitchd|LessThan11~19, graphics, 1
instance = comp, \vga_ins|snitchd|LessThan11~20 , vga_ins|snitchd|LessThan11~20, graphics, 1
instance = comp, \vga_ins|snitchd|always0~20 , vga_ins|snitchd|always0~20, graphics, 1
instance = comp, \vga_ins|snitchd|snitched~feeder , vga_ins|snitchd|snitched~feeder, graphics, 1
instance = comp, \vga_ins|snitchd|snitched , vga_ins|snitchd|snitched, graphics, 1
instance = comp, \vga_ins|snitchd|snitch~0 , vga_ins|snitchd|snitch~0, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[0]~19 , vga_ins|snitchd|ADDR[0]~19, graphics, 1
instance = comp, \vga_ins|snitchd|always0~21 , vga_ins|snitchd|always0~21, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[13]~45 , vga_ins|snitchd|ADDR[13]~45, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[14]~47 , vga_ins|snitchd|ADDR[14]~47, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[14] , vga_ins|snitchd|ADDR[14], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[15]~49 , vga_ins|snitchd|ADDR[15]~49, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[15] , vga_ins|snitchd|ADDR[15], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[16]~51 , vga_ins|snitchd|ADDR[16]~51, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[16] , vga_ins|snitchd|ADDR[16], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[17]~53 , vga_ins|snitchd|ADDR[17]~53, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[17] , vga_ins|snitchd|ADDR[17], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[18]~55 , vga_ins|snitchd|ADDR[18]~55, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[18] , vga_ins|snitchd|ADDR[18], graphics, 1
instance = comp, \vga_ins|snitchd|Equal5~0 , vga_ins|snitchd|Equal5~0, graphics, 1
instance = comp, \vga_ins|snitchd|always0~25 , vga_ins|snitchd|always0~25, graphics, 1
instance = comp, \vga_ins|snitchd|always0~23 , vga_ins|snitchd|always0~23, graphics, 1
instance = comp, \vga_ins|snitchd|always0~24 , vga_ins|snitchd|always0~24, graphics, 1
instance = comp, \vga_ins|snitchd|always0~22 , vga_ins|snitchd|always0~22, graphics, 1
instance = comp, \vga_ins|snitchd|always0~26 , vga_ins|snitchd|always0~26, graphics, 1
instance = comp, \vga_ins|snitchd|always0~28 , vga_ins|snitchd|always0~28, graphics, 1
instance = comp, \vga_ins|snitchd|always0~30 , vga_ins|snitchd|always0~30, graphics, 1
instance = comp, \vga_ins|snitchd|always0~29 , vga_ins|snitchd|always0~29, graphics, 1
instance = comp, \vga_ins|snitchd|always0~27 , vga_ins|snitchd|always0~27, graphics, 1
instance = comp, \vga_ins|snitchd|always0~31 , vga_ins|snitchd|always0~31, graphics, 1
instance = comp, \vga_ins|snitchd|always0~32 , vga_ins|snitchd|always0~32, graphics, 1
instance = comp, \vga_ins|snitchd|Equal5~1 , vga_ins|snitchd|Equal5~1, graphics, 1
instance = comp, \vga_ins|snitchd|Equal5~3 , vga_ins|snitchd|Equal5~3, graphics, 1
instance = comp, \vga_ins|snitchd|Equal5~2 , vga_ins|snitchd|Equal5~2, graphics, 1
instance = comp, \vga_ins|snitchd|Equal5~4 , vga_ins|snitchd|Equal5~4, graphics, 1
instance = comp, \vga_ins|snitchd|Equal5~5 , vga_ins|snitchd|Equal5~5, graphics, 1
instance = comp, \vga_ins|snitchd|always0~33 , vga_ins|snitchd|always0~33, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[0] , vga_ins|snitchd|ADDR[0], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[1]~21 , vga_ins|snitchd|ADDR[1]~21, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[1] , vga_ins|snitchd|ADDR[1], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[2]~23 , vga_ins|snitchd|ADDR[2]~23, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[2] , vga_ins|snitchd|ADDR[2], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[3]~25 , vga_ins|snitchd|ADDR[3]~25, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[3] , vga_ins|snitchd|ADDR[3], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[4]~27 , vga_ins|snitchd|ADDR[4]~27, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[4] , vga_ins|snitchd|ADDR[4], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[5]~29 , vga_ins|snitchd|ADDR[5]~29, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[5] , vga_ins|snitchd|ADDR[5], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[6]~31 , vga_ins|snitchd|ADDR[6]~31, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[6] , vga_ins|snitchd|ADDR[6], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[7]~33 , vga_ins|snitchd|ADDR[7]~33, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[7] , vga_ins|snitchd|ADDR[7], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[8]~35 , vga_ins|snitchd|ADDR[8]~35, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[8] , vga_ins|snitchd|ADDR[8], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[9]~37 , vga_ins|snitchd|ADDR[9]~37, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[9] , vga_ins|snitchd|ADDR[9], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[10]~39 , vga_ins|snitchd|ADDR[10]~39, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[10] , vga_ins|snitchd|ADDR[10], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[11]~41 , vga_ins|snitchd|ADDR[11]~41, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[11] , vga_ins|snitchd|ADDR[11], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[12]~43 , vga_ins|snitchd|ADDR[12]~43, graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[12] , vga_ins|snitchd|ADDR[12], graphics, 1
instance = comp, \vga_ins|snitchd|ADDR[13] , vga_ins|snitchd|ADDR[13], graphics, 1
instance = comp, \vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|ram_block1a1 , vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|ram_block1a1, graphics, 1
instance = comp, \vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|ram_block1a2 , vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|ram_block1a2, graphics, 1
instance = comp, \vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|address_reg_a[0] , vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|address_reg_a[0], graphics, 1
instance = comp, \vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|mux2|result_node[1]~0 , vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|mux2|result_node[1]~0, graphics, 1
instance = comp, \vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|mux2|result_node[0]~1 , vga_ins|snitchd|snitchz|altsyncram_component|auto_generated|mux2|result_node[0]~1, graphics, 1
instance = comp, \vga_ins|file_index~12 , vga_ins|file_index~12, graphics, 1
instance = comp, \vga_ins|always1~19 , vga_ins|always1~19, graphics, 1
instance = comp, \vga_ins|crest_pixel~5 , vga_ins|crest_pixel~5, graphics, 1
instance = comp, \vga_ins|always1~14 , vga_ins|always1~14, graphics, 1
instance = comp, \vga_ins|always1~11 , vga_ins|always1~11, graphics, 1
instance = comp, \vga_ins|always1~12 , vga_ins|always1~12, graphics, 1
instance = comp, \vga_ins|always1~20 , vga_ins|always1~20, graphics, 1
instance = comp, \vga_ins|always1~15 , vga_ins|always1~15, graphics, 1
instance = comp, \vga_ins|crest1 , vga_ins|crest1, graphics, 1
instance = comp, \vga_ins|always1~9 , vga_ins|always1~9, graphics, 1
instance = comp, \vga_ins|always1~10 , vga_ins|always1~10, graphics, 1
instance = comp, \vga_ins|always1~13 , vga_ins|always1~13, graphics, 1
instance = comp, \vga_ins|crest2 , vga_ins|crest2, graphics, 1
instance = comp, \vga_ins|crest_pixel[3]~1 , vga_ins|crest_pixel[3]~1, graphics, 1
instance = comp, \vga_ins|crest_pixel[0] , vga_ins|crest_pixel[0], graphics, 1
instance = comp, \vga_ins|Add2~0 , vga_ins|Add2~0, graphics, 1
instance = comp, \vga_ins|Add3~0 , vga_ins|Add3~0, graphics, 1
instance = comp, \vga_ins|Add3~2 , vga_ins|Add3~2, graphics, 1
instance = comp, \vga_ins|Add3~4 , vga_ins|Add3~4, graphics, 1
instance = comp, \vga_ins|Add3~6 , vga_ins|Add3~6, graphics, 1
instance = comp, \vga_ins|Add3~8 , vga_ins|Add3~8, graphics, 1
instance = comp, \vga_ins|Add3~10 , vga_ins|Add3~10, graphics, 1
instance = comp, \vga_ins|Add3~12 , vga_ins|Add3~12, graphics, 1
instance = comp, \vga_ins|Add3~14 , vga_ins|Add3~14, graphics, 1
instance = comp, \vga_ins|Add3~16 , vga_ins|Add3~16, graphics, 1
instance = comp, \vga_ins|Mult0|auto_generated|mac_mult1 , vga_ins|Mult0|auto_generated|mac_mult1, graphics, 1
instance = comp, \vga_ins|Mult0|auto_generated|mac_out2 , vga_ins|Mult0|auto_generated|mac_out2, graphics, 1
instance = comp, \vga_ins|crest_pixel~10 , vga_ins|crest_pixel~10, graphics, 1
instance = comp, \vga_ins|crest_pixel[5] , vga_ins|crest_pixel[5], graphics, 1
instance = comp, \vga_ins|Add2~2 , vga_ins|Add2~2, graphics, 1
instance = comp, \vga_ins|crest_pixel~6 , vga_ins|crest_pixel~6, graphics, 1
instance = comp, \vga_ins|crest_pixel[1] , vga_ins|crest_pixel[1], graphics, 1
instance = comp, \vga_ins|Add2~4 , vga_ins|Add2~4, graphics, 1
instance = comp, \vga_ins|crest_pixel~7 , vga_ins|crest_pixel~7, graphics, 1
instance = comp, \vga_ins|crest_pixel[2] , vga_ins|crest_pixel[2], graphics, 1
instance = comp, \vga_ins|Add2~6 , vga_ins|Add2~6, graphics, 1
instance = comp, \vga_ins|crest_pixel~8 , vga_ins|crest_pixel~8, graphics, 1
instance = comp, \vga_ins|crest_pixel[3] , vga_ins|crest_pixel[3], graphics, 1
instance = comp, \vga_ins|Add2~8 , vga_ins|Add2~8, graphics, 1
instance = comp, \vga_ins|crest_pixel~9 , vga_ins|crest_pixel~9, graphics, 1
instance = comp, \vga_ins|crest_pixel[4] , vga_ins|crest_pixel[4], graphics, 1
instance = comp, \vga_ins|Add2~10 , vga_ins|Add2~10, graphics, 1
instance = comp, \vga_ins|Mult0|auto_generated|mac_mult3 , vga_ins|Mult0|auto_generated|mac_mult3, graphics, 1
instance = comp, \vga_ins|Mult0|auto_generated|mac_out4 , vga_ins|Mult0|auto_generated|mac_out4, graphics, 1
instance = comp, \vga_ins|Mult0|auto_generated|op_1~0 , vga_ins|Mult0|auto_generated|op_1~0, graphics, 1
instance = comp, \vga_ins|Add2~12 , vga_ins|Add2~12, graphics, 1
instance = comp, \vga_ins|crest_pixel~11 , vga_ins|crest_pixel~11, graphics, 1
instance = comp, \vga_ins|crest_pixel[6] , vga_ins|crest_pixel[6], graphics, 1
instance = comp, \vga_ins|Add2~14 , vga_ins|Add2~14, graphics, 1
instance = comp, \vga_ins|crest_pixel~12 , vga_ins|crest_pixel~12, graphics, 1
instance = comp, \vga_ins|crest_pixel[7] , vga_ins|crest_pixel[7], graphics, 1
instance = comp, \vga_ins|Add2~16 , vga_ins|Add2~16, graphics, 1
instance = comp, \vga_ins|crest_pixel~13 , vga_ins|crest_pixel~13, graphics, 1
instance = comp, \vga_ins|crest_pixel[8] , vga_ins|crest_pixel[8], graphics, 1
instance = comp, \vga_ins|Add2~18 , vga_ins|Add2~18, graphics, 1
instance = comp, \vga_ins|crest_pixel~14 , vga_ins|crest_pixel~14, graphics, 1
instance = comp, \vga_ins|crest_pixel[9] , vga_ins|crest_pixel[9], graphics, 1
instance = comp, \vga_ins|Add2~20 , vga_ins|Add2~20, graphics, 1
instance = comp, \vga_ins|crest_pixel~15 , vga_ins|crest_pixel~15, graphics, 1
instance = comp, \vga_ins|crest_pixel[10] , vga_ins|crest_pixel[10], graphics, 1
instance = comp, \vga_ins|Add2~22 , vga_ins|Add2~22, graphics, 1
instance = comp, \vga_ins|crest_pixel~16 , vga_ins|crest_pixel~16, graphics, 1
instance = comp, \vga_ins|crest_pixel[11] , vga_ins|crest_pixel[11], graphics, 1
instance = comp, \vga_ins|Add2~24 , vga_ins|Add2~24, graphics, 1
instance = comp, \vga_ins|crest_pixel~17 , vga_ins|crest_pixel~17, graphics, 1
instance = comp, \vga_ins|crest_pixel[12] , vga_ins|crest_pixel[12], graphics, 1
instance = comp, \vga_ins|Add2~26 , vga_ins|Add2~26, graphics, 1
instance = comp, \vga_ins|crest_pixel~0 , vga_ins|crest_pixel~0, graphics, 1
instance = comp, \vga_ins|crest_pixel[13] , vga_ins|crest_pixel[13], graphics, 1
instance = comp, \vga_ins|Add2~28 , vga_ins|Add2~28, graphics, 1
instance = comp, \vga_ins|crest_pixel~4 , vga_ins|crest_pixel~4, graphics, 1
instance = comp, \vga_ins|crest_pixel[14] , vga_ins|crest_pixel[14], graphics, 1
instance = comp, \vga_ins|Add2~30 , vga_ins|Add2~30, graphics, 1
instance = comp, \vga_ins|crest_pixel~2 , vga_ins|crest_pixel~2, graphics, 1
instance = comp, \vga_ins|crest_pixel[15] , vga_ins|crest_pixel[15], graphics, 1
instance = comp, \vga_ins|Add2~32 , vga_ins|Add2~32, graphics, 1
instance = comp, \vga_ins|Add2~34 , vga_ins|Add2~34, graphics, 1
instance = comp, \vga_ins|crest_pixel~19 , vga_ins|crest_pixel~19, graphics, 1
instance = comp, \vga_ins|crest_pixel[17] , vga_ins|crest_pixel[17], graphics, 1
instance = comp, \vga_ins|Add2~36 , vga_ins|Add2~36, graphics, 1
instance = comp, \vga_ins|crest_pixel~18 , vga_ins|crest_pixel~18, graphics, 1
instance = comp, \vga_ins|crest_pixel[18] , vga_ins|crest_pixel[18], graphics, 1
instance = comp, \vga_ins|Add2~38 , vga_ins|Add2~38, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[54]~215 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[54]~215, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[54]~214 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[54]~214, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[53]~217 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[53]~217, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[53]~216 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[53]~216, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[52]~219 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[52]~219, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[52]~218 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[52]~218, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[51]~221 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[51]~221, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[51]~220 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[51]~220, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[50]~223 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[50]~223, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[50]~222 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[50]~222, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[49]~224 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[49]~224, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[49]~225 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[49]~225, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[60]~228 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[60]~228, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[60]~382 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[60]~382, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[59]~383 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[59]~383, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[59]~229 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[59]~229, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[58]~230 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[58]~230, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[58]~231 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[58]~231, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[48]~234 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[48]~234, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[48]~233 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[48]~233, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[57]~235 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[57]~235, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[57]~232 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[57]~232, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[62]~380 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[62]~380, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[62]~226 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[62]~226, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[61]~227 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[61]~227, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[61]~381 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[61]~381, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[70]~236 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[70]~236, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[70]~337 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[70]~337, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[69]~338 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[69]~338, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[69]~237 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[69]~237, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[68]~339 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[68]~339, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[68]~238 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[68]~238, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[67]~384 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[67]~384, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[67]~239 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[67]~239, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[66]~385 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[66]~385, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[66]~240 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[66]~240, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[65]~241 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[65]~241, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[56]~242 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[56]~242, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[56]~243 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[56]~243, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[65]~244 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[65]~244, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[78]~340 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[78]~340, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[78]~245 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[78]~245, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[77]~341 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[77]~341, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[77]~246 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[77]~246, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[76]~342 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[76]~342, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[76]~247 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[76]~247, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[75]~343 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[75]~343, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[75]~248 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[75]~248, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[74]~386 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[74]~386, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[74]~249 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[74]~249, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[73]~250 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[73]~250, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[64]~252 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[64]~252, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[64]~251 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[64]~251, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[73]~253 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[73]~253, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[86]~254 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[86]~254, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[86]~344 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[86]~344, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[85]~255 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[85]~255, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[85]~345 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[85]~345, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[84]~346 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[84]~346, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[84]~256 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[84]~256, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[83]~347 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[83]~347, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[83]~257 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[83]~257, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[82]~387 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[82]~387, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[82]~258 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[82]~258, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[81]~259 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[81]~259, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[72]~261 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[72]~261, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[72]~260 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[72]~260, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[81]~262 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[81]~262, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[92]~265 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[92]~265, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[92]~350 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[92]~350, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[91]~351 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[91]~351, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[91]~266 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[91]~266, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[90]~388 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[90]~388, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[90]~267 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[90]~267, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[89]~268 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[89]~268, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[80]~269 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[80]~269, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[80]~270 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[80]~270, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[89]~271 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[89]~271, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[94]~348 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[94]~348, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[94]~263 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[94]~263, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[93]~349 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[93]~349, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[93]~264 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[93]~264, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[101]~273 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[101]~273, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[101]~353 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[101]~353, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[100]~354 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[100]~354, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[100]~274 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[100]~274, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[99]~355 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[99]~355, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[99]~275 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[99]~275, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[98]~389 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[98]~389, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[98]~276 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[98]~276, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[97]~277 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[97]~277, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[88]~278 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[88]~278, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[88]~279 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[88]~279, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[97]~280 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[97]~280, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[102]~272 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[102]~272, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[102]~352 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[102]~352, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[110]~281 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[110]~281, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[110]~356 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[110]~356, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[109]~357 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[109]~357, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[109]~282 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[109]~282, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[108]~283 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[108]~283, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[108]~358 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[108]~358, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[107]~359 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[107]~359, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[107]~284 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[107]~284, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[106]~390 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[106]~390, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[106]~285 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[106]~285, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[96]~288 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[96]~288, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[96]~287 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[96]~287, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[105]~289 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[105]~289, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[105]~286 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[105]~286, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[112]~305 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[112]~305, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[112]~306 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[112]~306, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[118]~290 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[118]~290, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[118]~360 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[118]~360, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[117]~291 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[117]~291, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[117]~361 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[117]~361, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[116]~362 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[116]~362, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[116]~292 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[116]~292, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[115]~363 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[115]~363, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[115]~293 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[115]~293, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[114]~294 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[114]~294, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[114]~391 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[114]~391, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[113]~295 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[113]~295, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[104]~296 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[104]~296, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[104]~297 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[104]~297, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[113]~298 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[113]~298, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[121]~307 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[121]~307, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[121]~304 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[121]~304, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[126]~299 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[126]~299, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[126]~364 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[126]~364, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[125]~365 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[125]~365, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[125]~300 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[125]~300, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[124]~366 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[124]~366, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[124]~301 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[124]~301, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[123]~302 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[123]~302, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[123]~367 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[123]~367, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[122]~303 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[122]~303, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[122]~392 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[122]~392, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[130]~393 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[130]~393, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[134]~308 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[134]~308, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[134]~368 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[134]~368, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[133]~309 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[133]~309, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[133]~369 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[133]~369, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[132]~310 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[132]~310, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[132]~370 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[132]~370, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[131]~371 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[131]~371, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[131]~311 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[131]~311, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[130]~312 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[130]~312, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[129]~313 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[129]~313, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[120]~315 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[120]~315, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[120]~314 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[120]~314, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[129]~316 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[129]~316, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[139]~375 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[139]~375, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[139]~320 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[139]~320, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[138]~321 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[138]~321, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[138]~394 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[138]~394, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[137]~322 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[137]~322, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[128]~323 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[128]~323, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[128]~324 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[128]~324, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[137]~325 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[137]~325, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[142]~372 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[142]~372, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[142]~317 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[142]~317, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[141]~373 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[141]~373, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[141]~318 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[141]~318, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[140]~319 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[140]~319, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[140]~374 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[140]~374, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[148]~328 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[148]~328, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[148]~378 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[148]~378, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[147]~379 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[147]~379, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[147]~329 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[147]~329, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[146]~395 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[146]~395, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[146]~330 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[146]~330, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[145]~331 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[145]~331, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[136]~333 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[136]~333, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[136]~332 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[136]~332, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[145]~334 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[145]~334, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~0 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~0, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~2 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~2, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~4 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~6 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~6, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[149]~327 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[149]~327, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[149]~377 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[149]~377, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~8 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~8, graphics, 1
instance = comp, \vga_ins|Equal3~4 , vga_ins|Equal3~4, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[150]~326 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[150]~326, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[150]~376 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[150]~376, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~11 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~11, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~12 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~12, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[144]~336 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[144]~336, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|StageOut[144]~335 , vga_ins|Mod1|auto_generated|divider|divider|StageOut[144]~335, graphics, 1
instance = comp, \vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~14 , vga_ins|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~14, graphics, 1
instance = comp, \vga_ins|Equal3~5 , vga_ins|Equal3~5, graphics, 1
instance = comp, \vga_ins|Equal3~0 , vga_ins|Equal3~0, graphics, 1
instance = comp, \vga_ins|Equal3~1 , vga_ins|Equal3~1, graphics, 1
instance = comp, \vga_ins|Equal3~2 , vga_ins|Equal3~2, graphics, 1
instance = comp, \vga_ins|Equal3~3 , vga_ins|Equal3~3, graphics, 1
instance = comp, \vga_ins|Equal3~6 , vga_ins|Equal3~6, graphics, 1
instance = comp, \vga_ins|crest_pixel~3 , vga_ins|crest_pixel~3, graphics, 1
instance = comp, \vga_ins|crest_pixel[16] , vga_ins|crest_pixel[16], graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[3] , vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[3], graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[1] , vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[1], graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a21 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a21, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[0] , vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[0], graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode258w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode258w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a23 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a23, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~6 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~6, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a17 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a17, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode238w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode238w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a19 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a19, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~7 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~7, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[2] , vga_ins|crestz|crestz|altsyncram_component|auto_generated|address_reg_a[2], graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~8 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~8, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode268w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode268w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a24 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a24, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~5 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~5, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a11 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a11, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a15 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a15, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a13 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a13, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a9 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a9, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~1 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~1, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a7 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a7, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode157w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode157w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a3 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a3, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode140w[3] , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode140w[3], graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a1 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a1, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a5 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a5, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~2 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~2, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~3 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~3, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~4 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~4, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~9 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[1]~9, graphics, 1
instance = comp, \vga_ins|file_index[7]~13 , vga_ins|file_index[7]~13, graphics, 1
instance = comp, \vga_ins|file_index[0]~6 , vga_ins|file_index[0]~6, graphics, 1
instance = comp, \vga_ins|file_index[0]~14 , vga_ins|file_index[0]~14, graphics, 1
instance = comp, \vga_ins|file_index[0]~17 , vga_ins|file_index[0]~17, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a14 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a14, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a12 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a12, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a8 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a8, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~10 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~10, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a10 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a10, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~11 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~11, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a6 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a6, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a2 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a2, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a4 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a4, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~12 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~12, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~13 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~13, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~14 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~14, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a16 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a16, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a18 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a18, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~17 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~17, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a20 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a20, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a22 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|ram_block1a22, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~16 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~16, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~18 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~18, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~15 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~15, graphics, 1
instance = comp, \vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~19 , vga_ins|crestz|crestz|altsyncram_component|auto_generated|mux2|result_node[0]~19, graphics, 1
instance = comp, \vga_ins|crestz|crest_index~0 , vga_ins|crestz|crest_index~0, graphics, 1
instance = comp, \vga_ins|crestz|crest_index~1 , vga_ins|crestz|crest_index~1, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[2]~17 , vga_ins|crestz|crest_index[2]~17, graphics, 1
instance = comp, \vga_ins|crestz|crest_index~3 , vga_ins|crestz|crest_index~3, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[2]~15 , vga_ins|crestz|crest_index[2]~15, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[0]~2 , vga_ins|crestz|crest_index[0]~2, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[1]~16 , vga_ins|crestz|crest_index[1]~16, graphics, 1
instance = comp, \vga_ins|crestz|crest_index~10 , vga_ins|crestz|crest_index~10, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[0]~11 , vga_ins|crestz|crest_index[0]~11, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[7]~8 , vga_ins|crestz|crest_index[7]~8, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[0]~18 , vga_ins|crestz|crest_index[0]~18, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[0]~13 , vga_ins|crestz|crest_index[0]~13, graphics, 1
instance = comp, \vga_ins|file_index~15 , vga_ins|file_index~15, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[4]~4 , vga_ins|crestz|crest_index[4]~4, graphics, 1
instance = comp, \vga_ins|crestz|crest_index~5 , vga_ins|crestz|crest_index~5, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[2]~6 , vga_ins|crestz|crest_index[2]~6, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[2]~7 , vga_ins|crestz|crest_index[2]~7, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[2]~14 , vga_ins|crestz|crest_index[2]~14, graphics, 1
instance = comp, \vga_ins|file_index[7]~16 , vga_ins|file_index[7]~16, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[7]~9 , vga_ins|crestz|crest_index[7]~9, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[0]~12 , vga_ins|crestz|crest_index[0]~12, graphics, 1
instance = comp, \vga_ins|file_index[0]~18 , vga_ins|file_index[0]~18, graphics, 1
instance = comp, \vga_ins|file_index[1]~20 , vga_ins|file_index[1]~20, graphics, 1
instance = comp, \vga_ins|file_index[1]~21 , vga_ins|file_index[1]~21, graphics, 1
instance = comp, \vga_ins|file_index[1]~22 , vga_ins|file_index[1]~22, graphics, 1
instance = comp, \vga_ins|color_index~3 , vga_ins|color_index~3, graphics, 1
instance = comp, \vga_ins|file_index[1]~23 , vga_ins|file_index[1]~23, graphics, 1
instance = comp, \vga_ins|file_index[1]~24 , vga_ins|file_index[1]~24, graphics, 1
instance = comp, \vga_ins|file_index[1]~25 , vga_ins|file_index[1]~25, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[1]~19 , vga_ins|crestz|crest_index[1]~19, graphics, 1
instance = comp, \vga_ins|file_index[1]~19 , vga_ins|file_index[1]~19, graphics, 1
instance = comp, \vga_ins|file_index[1]~26 , vga_ins|file_index[1]~26, graphics, 1
instance = comp, \vga_ins|file_index[2]~28 , vga_ins|file_index[2]~28, graphics, 1
instance = comp, \vga_ins|file_index[2]~29 , vga_ins|file_index[2]~29, graphics, 1
instance = comp, \vga_ins|file_index[2]~30 , vga_ins|file_index[2]~30, graphics, 1
instance = comp, \vga_ins|file_index[2]~31 , vga_ins|file_index[2]~31, graphics, 1
instance = comp, \vga_ins|file_index[2]~32 , vga_ins|file_index[2]~32, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[2]~20 , vga_ins|crestz|crest_index[2]~20, graphics, 1
instance = comp, \vga_ins|file_index[2]~27 , vga_ins|file_index[2]~27, graphics, 1
instance = comp, \vga_ins|file_index[2]~33 , vga_ins|file_index[2]~33, graphics, 1
instance = comp, \vga_ins|file_index[3]~34 , vga_ins|file_index[3]~34, graphics, 1
instance = comp, \vga_ins|color_index~4 , vga_ins|color_index~4, graphics, 1
instance = comp, \vga_ins|file_index[3]~35 , vga_ins|file_index[3]~35, graphics, 1
instance = comp, \vga_ins|file_index[3]~36 , vga_ins|file_index[3]~36, graphics, 1
instance = comp, \vga_ins|crestz|crest_index[3]~21 , vga_ins|crestz|crest_index[3]~21, graphics, 1
instance = comp, \vga_ins|file_index[3]~37 , vga_ins|file_index[3]~37, graphics, 1
instance = comp, \vga_ins|file_index[4]~40 , vga_ins|file_index[4]~40, graphics, 1
instance = comp, \vga_ins|file_index[4]~39 , vga_ins|file_index[4]~39, graphics, 1
instance = comp, \vga_ins|file_index[4]~38 , vga_ins|file_index[4]~38, graphics, 1
instance = comp, \vga_ins|file_index[4]~41 , vga_ins|file_index[4]~41, graphics, 1
instance = comp, \vga_ins|file_index[4]~55 , vga_ins|file_index[4]~55, graphics, 1
instance = comp, \vga_ins|file_index[4]~42 , vga_ins|file_index[4]~42, graphics, 1
instance = comp, \vga_ins|color_index~5 , vga_ins|color_index~5, graphics, 1
instance = comp, \vga_ins|file_index[5]~44 , vga_ins|file_index[5]~44, graphics, 1
instance = comp, \vga_ins|file_index[5]~43 , vga_ins|file_index[5]~43, graphics, 1
instance = comp, \vga_ins|file_index[5]~45 , vga_ins|file_index[5]~45, graphics, 1
instance = comp, \vga_ins|file_index[6]~48 , vga_ins|file_index[6]~48, graphics, 1
instance = comp, \vga_ins|file_index[6]~47 , vga_ins|file_index[6]~47, graphics, 1
instance = comp, \vga_ins|file_index[6]~49 , vga_ins|file_index[6]~49, graphics, 1
instance = comp, \vga_ins|file_index[6]~46 , vga_ins|file_index[6]~46, graphics, 1
instance = comp, \vga_ins|file_index[6]~50 , vga_ins|file_index[6]~50, graphics, 1
instance = comp, \vga_ins|file_index[7]~56 , vga_ins|file_index[7]~56, graphics, 1
instance = comp, \vga_ins|file_index[7]~51 , vga_ins|file_index[7]~51, graphics, 1
instance = comp, \vga_ins|file_index[7]~52 , vga_ins|file_index[7]~52, graphics, 1
instance = comp, \vga_ins|file_index[7]~53 , vga_ins|file_index[7]~53, graphics, 1
instance = comp, \vga_ins|file_index[7]~54 , vga_ins|file_index[7]~54, graphics, 1
instance = comp, \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0, graphics, 1
instance = comp, \resetn~input , resetn~input, graphics, 1
instance = comp, \leaderboard~input , leaderboard~input, graphics, 1
instance = comp, \get_ready~input , get_ready~input, graphics, 1
instance = comp, \times_up~input , times_up~input, graphics, 1
