<stg><name>eclair</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %feedback_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feedback_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %feedback_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feedback_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %zero_grad

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %zero_grad, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:19 %zero_grad_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zero_grad

]]></Node>
<StgValue><ssdm name="zero_grad_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln20"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln22"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:36 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:37 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:38 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_1_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:40 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:41 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:42 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:43 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:46 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:47 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:48 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL1P_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:56 %icmp_ln39 = icmp_eq  i2 %zero_grad_read, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:57 %br_ln39 = br i1 %icmp_ln39, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %input_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_0

]]></Node>
<StgValue><ssdm name="input_0_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
if.else:1 %empty_14 = bitcast i32 %input_0_read

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %input_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_1

]]></Node>
<StgValue><ssdm name="input_1_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
if.else:3 %empty_15 = bitcast i32 %input_1_read

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:4 %input_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_2

]]></Node>
<StgValue><ssdm name="input_2_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
if.else:5 %empty_16 = bitcast i32 %input_2_read

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:6 %input_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_3

]]></Node>
<StgValue><ssdm name="input_3_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
if.else:7 %empty_17 = bitcast i32 %input_3_read

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="3" op_44_bw="3" op_45_bw="3" op_46_bw="3" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="3" op_52_bw="3" op_53_bw="3" op_54_bw="3" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8">
<![CDATA[
if.else:8 %call_ln45 = call void @forward_layer<4, 2>, i32 %empty_14, i32 %empty_15, i32 %empty_16, i32 %empty_17, i32 %output_0, i32 %output_1, i32 %LUT_B0, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="3" op_44_bw="3" op_45_bw="3" op_46_bw="3" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="3" op_52_bw="3" op_53_bw="3" op_54_bw="3" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8">
<![CDATA[
if.else:8 %call_ln45 = call void @forward_layer<4, 2>, i32 %empty_14, i32 %empty_15, i32 %empty_16, i32 %empty_17, i32 %output_0, i32 %output_1, i32 %LUT_B0, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.else:9 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">
</state>

<state id="4" st_id="4">
</state>

<state id="5" st_id="5">
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">
</state>

<state id="9" st_id="9">
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %feedback_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %feedback_0

]]></Node>
<StgValue><ssdm name="feedback_0_read"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
if.then:1 %empty = bitcast i32 %feedback_0_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:2 %feedback_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %feedback_1

]]></Node>
<StgValue><ssdm name="feedback_1_read"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
if.then:3 %empty_13 = bitcast i32 %feedback_1_read

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="111" st_id="20" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="112" st_id="21" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="113" st_id="22" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="115" st_id="24" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="116" st_id="25" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="117" st_id="26" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="118" st_id="27" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32">
<![CDATA[
if.then:4 %call_ln41 = call void @backward_input<4, 2, float>, i32 %empty, i32 %empty_13, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0, i32 %LUT_B0, i32 %p_ZL1P_0_0_0, i32 %p_ZL1P_0_0_1, i32 %p_ZL1P_0_0_2, i32 %p_ZL1P_0_0_3, i32 %LUT_B1, i32 %LUT_B2, i32 %LUT_B3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3, i32 %p_ZL1P_0_1_0, i32 %p_ZL1P_0_1_1, i32 %p_ZL1P_0_1_2, i32 %p_ZL1P_0_1_3, i32 %p_ZL1P_0_2_0, i32 %p_ZL1P_0_2_1, i32 %p_ZL1P_0_2_2, i32 %p_ZL1P_0_2_3, i32 %p_ZL1P_0_3_0, i32 %p_ZL1P_0_3_1, i32 %p_ZL1P_0_3_2, i32 %p_ZL1P_0_3_3, i32 %p_ZL1P_1_0_0, i32 %p_ZL1P_1_0_1, i32 %p_ZL1P_1_0_2, i32 %p_ZL1P_1_0_3, i32 %p_ZL1P_1_1_0, i32 %p_ZL1P_1_1_1, i32 %p_ZL1P_1_1_2, i32 %p_ZL1P_1_1_3, i32 %p_ZL1P_1_2_0, i32 %p_ZL1P_1_2_1, i32 %p_ZL1P_1_2_2, i32 %p_ZL1P_1_2_3, i32 %p_ZL1P_1_3_0, i32 %p_ZL1P_1_3_1, i32 %p_ZL1P_1_3_2, i32 %p_ZL1P_1_3_3

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
if.then:5 %br_ln42 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
if.end:0 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
