[2021-09-09 09:06:37,596]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 09:06:37,596]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:38,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; ".

Peak memory: 14278656 bytes

[2021-09-09 09:06:38,733]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:38,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34951168 bytes

[2021-09-09 09:06:38,880]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 09:06:38,880]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:38,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :355
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :355
score:100
	Report mapping result:
		klut_size()     :392
		klut.num_gates():355
		max delay       :9
		max area        :355
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :312
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 9715712 bytes

[2021-09-09 09:06:38,968]mapper_test.py:220:[INFO]: area: 355 level: 9
[2021-09-09 10:54:12,805]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 10:54:12,806]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:13,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; ".

Peak memory: 14344192 bytes

[2021-09-09 10:54:13,814]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:13,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 10:54:13,963]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 10:54:13,963]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:16,140]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :355
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :526
score:100
	Report mapping result:
		klut_size()     :392
		klut.num_gates():355
		max delay       :9
		max area        :355
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :312
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20471808 bytes

[2021-09-09 10:54:16,140]mapper_test.py:220:[INFO]: area: 355 level: 9
[2021-09-09 12:23:14,408]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 12:23:14,408]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:15,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; ".

Peak memory: 14331904 bytes

[2021-09-09 12:23:15,478]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:15,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 35065856 bytes

[2021-09-09 12:23:15,635]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 12:23:15,635]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:17,941]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :358
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :499
score:100
	Report mapping result:
		klut_size()     :395
		klut.num_gates():358
		max delay       :9
		max area        :358
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :315
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20418560 bytes

[2021-09-09 12:23:17,942]mapper_test.py:220:[INFO]: area: 358 level: 9
[2021-09-09 14:46:53,999]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 14:46:53,999]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:46:54,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; ".

Peak memory: 14741504 bytes

[2021-09-09 14:46:54,991]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:46:55,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34893824 bytes

[2021-09-09 14:46:55,174]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 14:46:55,174]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:46:57,354]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :471
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20525056 bytes

[2021-09-09 14:46:57,354]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-09 14:51:45,357]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 14:51:45,358]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:45,358]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:45,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 35065856 bytes

[2021-09-09 14:51:45,544]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 14:51:45,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:47,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :471
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20459520 bytes

[2021-09-09 14:51:47,789]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-09 15:20:45,785]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 15:20:45,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:45,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:45,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 15:20:45,976]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 15:20:45,977]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:48,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :471
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20549632 bytes

[2021-09-09 15:20:48,303]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-09 15:58:44,727]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 15:58:44,727]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:44,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:44,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34557952 bytes

[2021-09-09 15:58:44,919]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 15:58:44,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:47,359]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :471
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20492288 bytes

[2021-09-09 15:58:47,360]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-09 16:33:21,099]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 16:33:21,100]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:21,100]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:21,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 35221504 bytes

[2021-09-09 16:33:21,294]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 16:33:21,295]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:23,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :471
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20471808 bytes

[2021-09-09 16:33:23,698]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-09 17:10:03,655]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-09 17:10:03,655]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:03,655]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:03,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 17:10:03,852]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-09 17:10:03,853]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:06,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :473
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20418560 bytes

[2021-09-09 17:10:06,323]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-13 23:18:20,547]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-13 23:18:20,548]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:20,548]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:20,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34447360 bytes

[2021-09-13 23:18:20,690]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-13 23:18:20,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:22,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:19
	current map manager:
		current min nodes:633
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :559
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 18128896 bytes

[2021-09-13 23:18:22,796]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-13 23:39:56,628]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-13 23:39:56,629]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:56,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:56,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34275328 bytes

[2021-09-13 23:39:56,818]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-13 23:39:56,818]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:56,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 8839168 bytes

[2021-09-13 23:39:56,935]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-14 08:46:39,407]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-14 08:46:39,407]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:39,407]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:39,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34304000 bytes

[2021-09-14 08:46:39,590]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-14 08:46:39,590]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:41,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :473
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 20713472 bytes

[2021-09-14 08:46:41,747]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-14 09:18:52,573]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-14 09:18:52,573]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:52,573]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:52,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34447360 bytes

[2021-09-14 09:18:52,714]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-14 09:18:52,715]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:52,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 9633792 bytes

[2021-09-14 09:18:52,797]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-15 15:22:38,489]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-15 15:22:38,489]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:38,490]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:38,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34598912 bytes

[2021-09-15 15:22:38,670]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-15 15:22:38,670]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:40,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :483
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 16437248 bytes

[2021-09-15 15:22:40,571]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-15 15:52:32,137]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-15 15:52:32,138]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:32,138]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:32,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34496512 bytes

[2021-09-15 15:52:32,321]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-15 15:52:32,321]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:32,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-09-15 15:52:32,395]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-18 13:53:18,866]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-18 13:53:18,867]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:18,867]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:19,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34320384 bytes

[2021-09-18 13:53:19,060]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-18 13:53:19,060]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:21,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :473
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 15814656 bytes

[2021-09-18 13:53:21,009]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-18 16:18:16,928]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-18 16:18:16,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:16,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:17,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34635776 bytes

[2021-09-18 16:18:17,102]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-18 16:18:17,103]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:19,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :484
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 14483456 bytes

[2021-09-18 16:18:19,018]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-22 08:52:52,382]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-22 08:52:52,382]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:52,382]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:52,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34578432 bytes

[2021-09-22 08:52:52,564]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-22 08:52:52,564]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:53,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :10
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12849152 bytes

[2021-09-22 08:52:53,588]mapper_test.py:220:[INFO]: area: 348 level: 10
[2021-09-22 11:17:07,453]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-22 11:17:07,453]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:07,453]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:07,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34623488 bytes

[2021-09-22 11:17:07,588]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-22 11:17:07,588]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:09,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 14745600 bytes

[2021-09-22 11:17:09,575]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-23 16:35:00,199]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-23 16:35:00,199]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:00,200]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:00,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34353152 bytes

[2021-09-23 16:35:00,330]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-23 16:35:00,330]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:02,285]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 15413248 bytes

[2021-09-23 16:35:02,286]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-23 16:59:05,189]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-23 16:59:05,190]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:05,190]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:05,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34328576 bytes

[2021-09-23 16:59:05,372]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-23 16:59:05,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:07,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 14663680 bytes

[2021-09-23 16:59:07,373]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-23 17:40:12,892]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-23 17:40:12,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:12,892]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:13,064]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34648064 bytes

[2021-09-23 17:40:13,068]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-23 17:40:13,068]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:15,140]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 15216640 bytes

[2021-09-23 17:40:15,141]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-23 17:59:44,453]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-23 17:59:44,453]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:44,453]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:44,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34582528 bytes

[2021-09-23 17:59:44,639]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-23 17:59:44,640]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:46,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 15171584 bytes

[2021-09-23 17:59:46,534]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-27 16:27:10,311]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-27 16:27:10,312]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:10,312]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:10,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34492416 bytes

[2021-09-27 16:27:10,507]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-27 16:27:10,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:12,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 15044608 bytes

[2021-09-27 16:27:12,502]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-27 17:34:02,459]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-27 17:34:02,460]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:02,460]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:02,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34312192 bytes

[2021-09-27 17:34:02,649]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-27 17:34:02,650]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:04,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
balancing!
	current map manager:
		current min nodes:633
		current min depth:20
rewriting!
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 14876672 bytes

[2021-09-27 17:34:04,607]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-28 02:00:13,109]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-28 02:00:13,109]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:13,109]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:13,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34553856 bytes

[2021-09-28 02:00:13,303]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-28 02:00:13,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:15,215]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 14790656 bytes

[2021-09-28 02:00:15,216]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-28 16:40:13,081]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-28 16:40:13,082]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:13,082]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:13,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34574336 bytes

[2021-09-28 16:40:13,265]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-28 16:40:13,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:15,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 14766080 bytes

[2021-09-28 16:40:15,161]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-09-28 17:19:07,936]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-09-28 17:19:07,937]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:07,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:08,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34521088 bytes

[2021-09-28 17:19:08,118]mapper_test.py:156:[INFO]: area: 264 level: 9
[2021-09-28 17:19:08,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:10,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 15962112 bytes

[2021-09-28 17:19:10,048]mapper_test.py:220:[INFO]: area: 348 level: 9
[2021-10-09 10:37:17,117]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-09 10:37:17,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:17,118]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:17,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34725888 bytes

[2021-10-09 10:37:17,301]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-09 10:37:17,301]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:17,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :544
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 9302016 bytes

[2021-10-09 10:37:17,606]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-09 11:19:57,950]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-09 11:19:57,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:57,951]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:58,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34500608 bytes

[2021-10-09 11:19:58,138]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-09 11:19:58,138]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:58,434]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :544
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 9822208 bytes

[2021-10-09 11:19:58,434]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-09 11:29:28,644]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-09 11:29:28,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:29:28,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:29:28,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34832384 bytes

[2021-10-09 11:29:28,830]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-09 11:29:28,830]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:29:29,820]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v -o 1"
[2021-10-09 11:29:29,821]mapper_test.py:52:[CRITICAL]: ifpga: /home/niliwei/tmp/fpga-map-tool/src/iFPGA/include/cut/cut_set.hpp:121: void iFPGA::cut_set<CutType, MaxCuts>::insert(const CutType&) [with CutType = iFPGA::cut<5, iFPGA::cut_data<true, iFPGA::cut_enumeration_rewrite_cut> >; int MaxCuts = 12]: Assertion `cut.size()' failed.
Aborted (core dumped)

[2021-10-09 11:29:29,821]mapper_test.py:219:[ERROR]: Failed to run ifpga
[2021-10-09 16:28:25,826]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-09 16:28:25,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:25,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:25,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34721792 bytes

[2021-10-09 16:28:25,961]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-09 16:28:25,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:26,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 11739136 bytes

[2021-10-09 16:28:26,879]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-09 16:45:36,255]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-09 16:45:36,255]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:36,256]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:36,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34639872 bytes

[2021-10-09 16:45:36,390]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-09 16:45:36,391]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:37,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 11792384 bytes

[2021-10-09 16:45:37,383]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-12 10:49:56,462]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-12 10:49:56,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:49:56,464]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:49:56,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34553856 bytes

[2021-10-12 10:49:56,599]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-12 10:49:56,599]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:49:58,613]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 13516800 bytes

[2021-10-12 10:49:58,613]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-12 11:13:51,708]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-12 11:13:51,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:51,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:51,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34820096 bytes

[2021-10-12 11:13:51,894]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-12 11:13:51,894]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:52,144]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :544
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 9035776 bytes

[2021-10-12 11:13:52,145]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-12 13:25:22,584]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-12 13:25:22,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:22,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:22,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 13:25:22,760]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-12 13:25:22,761]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:24,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 13447168 bytes

[2021-10-12 13:25:24,775]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-12 14:55:58,300]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-12 14:55:58,300]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:55:58,300]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:55:58,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34672640 bytes

[2021-10-12 14:55:58,488]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-12 14:55:58,488]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:00,471]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 13512704 bytes

[2021-10-12 14:56:00,472]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-12 18:40:32,423]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-12 18:40:32,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:32,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:32,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34381824 bytes

[2021-10-12 18:40:32,607]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-12 18:40:32,607]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:34,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12709888 bytes

[2021-10-12 18:40:34,625]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-18 11:34:00,878]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-18 11:34:00,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:00,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:01,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34549760 bytes

[2021-10-18 11:34:01,014]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-18 11:34:01,015]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:02,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12718080 bytes

[2021-10-18 11:34:02,988]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-18 12:02:32,823]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-18 12:02:32,823]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:32,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:33,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34455552 bytes

[2021-10-18 12:02:33,009]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-18 12:02:33,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:33,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 7053312 bytes

[2021-10-18 12:02:33,058]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-19 14:10:30,273]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-19 14:10:30,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:30,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:30,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34443264 bytes

[2021-10-19 14:10:30,408]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-19 14:10:30,408]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:30,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 7204864 bytes

[2021-10-19 14:10:30,458]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-22 13:28:36,088]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-22 13:28:36,088]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:36,088]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:36,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34586624 bytes

[2021-10-22 13:28:36,269]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-22 13:28:36,269]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:36,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 10063872 bytes

[2021-10-22 13:28:36,487]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-22 13:49:28,968]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-22 13:49:28,969]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:28,969]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:29,097]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34430976 bytes

[2021-10-22 13:49:29,101]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-22 13:49:29,101]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:29,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 9863168 bytes

[2021-10-22 13:49:29,273]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-22 14:00:51,498]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-22 14:00:51,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:51,499]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:51,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34496512 bytes

[2021-10-22 14:00:51,633]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-22 14:00:51,633]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:51,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 7081984 bytes

[2021-10-22 14:00:51,684]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-22 14:04:12,172]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-22 14:04:12,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:12,173]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:12,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34381824 bytes

[2021-10-22 14:04:12,303]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-22 14:04:12,303]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:12,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 7286784 bytes

[2021-10-22 14:04:12,351]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-23 13:24:12,569]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-23 13:24:12,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:12,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:12,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34332672 bytes

[2021-10-23 13:24:12,710]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-23 13:24:12,710]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:14,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :461
score:100
	Report mapping result:
		klut_size()     :498
		klut.num_gates():461
		max delay       :10
		max area        :461
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :117
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :205
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12750848 bytes

[2021-10-23 13:24:14,686]mapper_test.py:224:[INFO]: area: 461 level: 10
[2021-10-24 17:35:25,556]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-24 17:35:25,556]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:25,556]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:25,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34570240 bytes

[2021-10-24 17:35:25,695]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-24 17:35:25,695]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:27,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :461
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12623872 bytes

[2021-10-24 17:35:27,701]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-24 17:55:51,775]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-24 17:55:51,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:51,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:51,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34287616 bytes

[2021-10-24 17:55:51,941]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-24 17:55:51,941]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:55:53,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
	current map manager:
		current min nodes:633
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :348
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :478
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12759040 bytes

[2021-10-24 17:55:53,903]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-26 10:24:04,666]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-26 10:24:04,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:04,667]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:04,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34525184 bytes

[2021-10-26 10:24:04,803]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-26 10:24:04,803]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:04,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	current map manager:
		current min nodes:633
		current min depth:23
	Report mapping result:
		klut_size()     :412
		klut.num_gates():375
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :215
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 6942720 bytes

[2021-10-26 10:24:04,866]mapper_test.py:224:[INFO]: area: 375 level: 9
[2021-10-26 10:53:07,539]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-26 10:53:07,539]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:07,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:07,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34619392 bytes

[2021-10-26 10:53:07,726]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-26 10:53:07,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:09,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :412
		klut.num_gates():375
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :215
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12513280 bytes

[2021-10-26 10:53:09,749]mapper_test.py:224:[INFO]: area: 375 level: 9
[2021-10-26 11:14:53,413]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-26 11:14:53,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:14:53,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:14:53,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34439168 bytes

[2021-10-26 11:14:53,590]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-26 11:14:53,591]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:14:55,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :509
		klut.num_gates():472
		max delay       :10
		max area        :461
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :169
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-10-26 11:14:55,538]mapper_test.py:224:[INFO]: area: 472 level: 10
[2021-10-26 12:12:58,262]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-26 12:12:58,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:12:58,263]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:12:58,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34385920 bytes

[2021-10-26 12:12:58,449]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-26 12:12:58,449]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:00,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 12435456 bytes

[2021-10-26 12:13:00,478]mapper_test.py:224:[INFO]: area: 348 level: 9
[2021-10-26 14:11:43,828]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-26 14:11:43,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:43,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:44,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34414592 bytes

[2021-10-26 14:11:44,009]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-26 14:11:44,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:44,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :412
		klut.num_gates():375
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :215
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 6991872 bytes

[2021-10-26 14:11:44,094]mapper_test.py:224:[INFO]: area: 375 level: 9
[2021-10-29 16:08:46,052]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-10-29 16:08:46,053]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:46,053]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:46,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34340864 bytes

[2021-10-29 16:08:46,190]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-10-29 16:08:46,191]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:46,253]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :508
		klut.num_gates():471
		max delay       :10
		max area        :471
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :168
		LUT fanins:4	 numbers :273
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
Peak memory: 7172096 bytes

[2021-10-29 16:08:46,254]mapper_test.py:224:[INFO]: area: 471 level: 10
[2021-11-03 09:49:45,516]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-03 09:49:45,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:45,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:45,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34418688 bytes

[2021-11-03 09:49:45,697]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-03 09:49:45,697]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:45,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :508
		klut.num_gates():471
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :168
		LUT fanins:4	 numbers :273
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig_output.v
	Peak memory: 8294400 bytes

[2021-11-03 09:49:45,836]mapper_test.py:226:[INFO]: area: 471 level: 9
[2021-11-03 10:01:44,748]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-03 10:01:44,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:44,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:44,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34480128 bytes

[2021-11-03 10:01:44,935]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-03 10:01:44,936]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:45,075]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :514
		klut.num_gates():477
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :125
		LUT fanins:4	 numbers :321
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig_output.v
	Peak memory: 8220672 bytes

[2021-11-03 10:01:45,076]mapper_test.py:226:[INFO]: area: 477 level: 9
[2021-11-03 13:41:45,366]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-03 13:41:45,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:45,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:45,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34402304 bytes

[2021-11-03 13:41:45,552]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-03 13:41:45,553]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:45,659]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :514
		klut.num_gates():477
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :125
		LUT fanins:4	 numbers :321
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig_output.v
	Peak memory: 8167424 bytes

[2021-11-03 13:41:45,660]mapper_test.py:226:[INFO]: area: 477 level: 9
[2021-11-03 13:48:00,648]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-03 13:48:00,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:00,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:00,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34631680 bytes

[2021-11-03 13:48:00,829]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-03 13:48:00,830]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:00,971]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :514
		klut.num_gates():477
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :125
		LUT fanins:4	 numbers :321
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig_output.v
	Peak memory: 8167424 bytes

[2021-11-03 13:48:00,972]mapper_test.py:226:[INFO]: area: 477 level: 9
[2021-11-04 15:54:51,346]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-04 15:54:51,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:51,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:51,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34439168 bytes

[2021-11-04 15:54:51,533]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-04 15:54:51,533]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:51,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :406
		klut.num_gates():369
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :244
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig_output.v
	Peak memory: 8450048 bytes

[2021-11-04 15:54:51,640]mapper_test.py:226:[INFO]: area: 369 level: 9
[2021-11-04 17:06:48,475]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-04 17:06:48,475]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:48,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:48,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34541568 bytes

[2021-11-04 17:06:48,615]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-04 17:06:48,616]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:48,714]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.013169 secs
Mapping time: 0.012997 secs
	Report mapping result:
		klut_size()     :406
		klut.num_gates():369
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :244
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig_output.v
	Peak memory: 8437760 bytes

[2021-11-04 17:06:48,715]mapper_test.py:230:[INFO]: area: 369 level: 9
[2021-11-16 12:26:46,635]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-16 12:26:46,636]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:46,636]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:46,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34549760 bytes

[2021-11-16 12:26:46,830]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-16 12:26:46,830]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:46,894]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.013692 secs
	Report mapping result:
		klut_size()     :406
		klut.num_gates():369
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7081984 bytes

[2021-11-16 12:26:46,895]mapper_test.py:228:[INFO]: area: 369 level: 9
[2021-11-16 14:15:41,517]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-16 14:15:41,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:41,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:41,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34594816 bytes

[2021-11-16 14:15:41,660]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-16 14:15:41,660]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:41,751]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.020445 secs
	Report mapping result:
		klut_size()     :406
		klut.num_gates():369
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 6823936 bytes

[2021-11-16 14:15:41,752]mapper_test.py:228:[INFO]: area: 369 level: 9
[2021-11-16 14:22:00,750]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-16 14:22:00,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:00,750]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:00,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34246656 bytes

[2021-11-16 14:22:00,887]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-16 14:22:00,888]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:00,977]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.020448 secs
	Report mapping result:
		klut_size()     :406
		klut.num_gates():369
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 6955008 bytes

[2021-11-16 14:22:00,978]mapper_test.py:228:[INFO]: area: 369 level: 9
[2021-11-16 14:28:14,912]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-16 14:28:14,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:14,912]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:15,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34332672 bytes

[2021-11-16 14:28:15,189]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-16 14:28:15,190]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:15,321]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
best size: 348
curr size: 348
Mapping time: 0.01361 secs
	Report mapping result:
		klut_size()     :406
		klut.num_gates():369
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :99
		LUT fanins:4	 numbers :244
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 6967296 bytes

[2021-11-16 14:28:15,322]mapper_test.py:228:[INFO]: area: 369 level: 9
[2021-11-17 16:34:39,227]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-17 16:34:39,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:39,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:39,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34594816 bytes

[2021-11-17 16:34:39,367]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-17 16:34:39,368]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:39,428]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.013865 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7356416 bytes

[2021-11-17 16:34:39,429]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-18 10:17:04,422]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-18 10:17:04,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:04,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:04,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34525184 bytes

[2021-11-18 10:17:04,557]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-18 10:17:04,557]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:04,665]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.038873 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7307264 bytes

[2021-11-18 10:17:04,665]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-23 16:09:55,022]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-23 16:09:55,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:55,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:55,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34484224 bytes

[2021-11-23 16:09:55,200]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-23 16:09:55,200]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:55,306]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.039217 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7421952 bytes

[2021-11-23 16:09:55,307]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-23 16:40:52,518]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-23 16:40:52,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:52,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:52,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34541568 bytes

[2021-11-23 16:40:52,724]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-23 16:40:52,724]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:52,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.025292 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7700480 bytes

[2021-11-23 16:40:52,800]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-24 11:37:42,932]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 11:37:42,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:42,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:43,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34512896 bytes

[2021-11-24 11:37:43,120]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 11:37:43,120]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:43,168]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.000742 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7036928 bytes

[2021-11-24 11:37:43,168]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-24 12:00:57,808]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 12:00:57,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:57,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:57,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34623488 bytes

[2021-11-24 12:00:57,991]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 12:00:57,991]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:58,041]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.000728 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 6995968 bytes

[2021-11-24 12:00:58,041]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-24 12:04:24,574]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 12:04:24,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:24,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:24,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34525184 bytes

[2021-11-24 12:04:24,708]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 12:04:24,708]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:24,766]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.013123 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7151616 bytes

[2021-11-24 12:04:24,767]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-24 12:10:16,836]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 12:10:16,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:16,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:17,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34611200 bytes

[2021-11-24 12:10:17,040]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 12:10:17,040]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:17,110]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00408 secs
	Report mapping result:
		klut_size()     :281
		klut.num_gates():244
		max delay       :13
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :162
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7393280 bytes

[2021-11-24 12:10:17,110]mapper_test.py:228:[INFO]: area: 244 level: 13
[2021-11-24 12:56:23,195]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 12:56:23,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:23,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:23,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34504704 bytes

[2021-11-24 12:56:23,330]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 12:56:23,330]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:23,389]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.013317 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 7225344 bytes

[2021-11-24 12:56:23,389]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-24 13:00:37,378]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 13:00:37,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:37,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:37,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34607104 bytes

[2021-11-24 13:00:37,515]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 13:00:37,515]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:39,502]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.013114 secs
Mapping time: 0.019499 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 12820480 bytes

[2021-11-24 13:00:39,503]mapper_test.py:228:[INFO]: area: 348 level: 9
[2021-11-24 13:24:16,538]mapper_test.py:79:[INFO]: run case "b05_comb"
[2021-11-24 13:24:16,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:16,538]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:16,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     597.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     346.0.  Edge =     1123.  Cut =     4099.  T =     0.00 sec
P:  Del =    9.00.  Ar =     303.0.  Edge =     1105.  Cut =     3903.  T =     0.00 sec
P:  Del =    9.00.  Ar =     281.0.  Edge =      980.  Cut =     4021.  T =     0.00 sec
E:  Del =    9.00.  Ar =     278.0.  Edge =      976.  Cut =     4021.  T =     0.00 sec
F:  Del =    9.00.  Ar =     269.0.  Edge =      950.  Cut =     3350.  T =     0.00 sec
E:  Del =    9.00.  Ar =     268.0.  Edge =      948.  Cut =     3350.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3050.  T =     0.00 sec
A:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
E:  Del =    9.00.  Ar =     264.0.  Edge =      897.  Cut =     3005.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %
Peak memory: 34365440 bytes

[2021-11-24 13:24:16,673]mapper_test.py:160:[INFO]: area: 264 level: 9
[2021-11-24 13:24:16,673]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:18,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
Mapping time: 0.000686 secs
Mapping time: 0.000978 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():348
		max delay       :9
		max area        :348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v
	Peak memory: 12828672 bytes

[2021-11-24 13:24:18,630]mapper_test.py:228:[INFO]: area: 348 level: 9
