// Seed: 2331955093
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output uwire id_3,
    input wand id_4,
    output wand id_5
);
  assign id_3 = id_1 - 1'h0;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input logic id_2,
    input wand  id_3
);
  logic id_5 = id_2;
  reg   id_6;
  assign id_6 = 1 * 1;
  always @(1)
    if (1) id_6 <= 1;
    else id_5 <= 1;
  supply0 id_7 = 1;
  assign id_6 = 1;
  supply0 id_8 = id_3;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_8,
      id_8,
      id_3,
      id_8
  );
  assign modCall_1.type_0 = 0;
  specify
    (id_9 => id_10) = 1;
    (id_11 => id_12) = 1;
  endspecify
endmodule
