<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p177" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_177{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_177{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_177{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_177{left:618px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.57px;}
#t5_177{left:467px;bottom:1027px;letter-spacing:0.25px;word-spacing:0.57px;}
#t6_177{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t7_177{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_177{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t9_177{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_177{left:69px;bottom:904px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tb_177{left:69px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_177{left:69px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_177{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_177{left:69px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tf_177{left:69px;bottom:805px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_177{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_177{left:558px;bottom:795px;}
#ti_177{left:574px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_177{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_177{left:69px;bottom:703px;letter-spacing:0.13px;}
#tl_177{left:150px;bottom:703px;letter-spacing:0.21px;word-spacing:-0.01px;}
#tm_177{left:69px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_177{left:69px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_177{left:69px;bottom:635px;}
#tp_177{left:95px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_177{left:319px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tr_177{left:95px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_177{left:95px;bottom:605px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#tt_177{left:69px;bottom:579px;}
#tu_177{left:95px;bottom:582px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#tv_177{left:256px;bottom:582px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#tw_177{left:95px;bottom:565px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#tx_177{left:95px;bottom:548px;letter-spacing:-0.24px;}
#ty_177{left:69px;bottom:522px;}
#tz_177{left:95px;bottom:525px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t10_177{left:241px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_177{left:95px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t12_177{left:69px;bottom:482px;}
#t13_177{left:95px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_177{left:209px;bottom:486px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t15_177{left:95px;bottom:469px;letter-spacing:-0.16px;}
#t16_177{left:69px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_177{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t18_177{left:69px;bottom:401px;}
#t19_177{left:95px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1a_177{left:69px;bottom:378px;}
#t1b_177{left:95px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_177{left:69px;bottom:355px;}
#t1d_177{left:95px;bottom:359px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1e_177{left:69px;bottom:333px;}
#t1f_177{left:95px;bottom:336px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1g_177{left:69px;bottom:310px;}
#t1h_177{left:95px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1i_177{left:69px;bottom:245px;letter-spacing:0.13px;}
#t1j_177{left:150px;bottom:245px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t1k_177{left:69px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_177{left:69px;bottom:203px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1m_177{left:69px;bottom:177px;}
#t1n_177{left:95px;bottom:180px;letter-spacing:-0.17px;word-spacing:-1.1px;}
#t1o_177{left:317px;bottom:180px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t1p_177{left:95px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1q_177{left:95px;bottom:147px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t1r_177{left:95px;bottom:130px;letter-spacing:-0.19px;word-spacing:-0.76px;}
#t1s_177{left:95px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_177{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_177{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_177{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_177{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_177{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_177{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_177{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts177" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg177Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg177" style="-webkit-user-select: none;"><object width="935" height="1210" data="177/177.svg" type="image/svg+xml" id="pdf177" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_177" class="t s1_177">Vol. 1 </span><span id="t2_177" class="t s1_177">7-1 </span>
<span id="t3_177" class="t s2_177">CHAPTER 7 </span>
<span id="t4_177" class="t s2_177">PROGRAMMING WITH </span>
<span id="t5_177" class="t s2_177">GENERAL-PURPOSE INSTRUCTIONS </span>
<span id="t6_177" class="t s3_177">General-purpose (GP) instructions are a subset of the IA-32 instructions that represent the fundamental instruction </span>
<span id="t7_177" class="t s3_177">set for the Intel IA-32 processors. These instructions were introduced into the IA-32 architecture with the first IA- </span>
<span id="t8_177" class="t s3_177">32 processors (the Intel 8086 and 8088). Additional instructions were added to the general-purpose instruction set </span>
<span id="t9_177" class="t s3_177">in subsequent families of IA-32 processors (the Intel 286, Intel386, Intel486, Pentium, Pentium Pro, and Pentium </span>
<span id="ta_177" class="t s3_177">II processors). </span>
<span id="tb_177" class="t s3_177">Intel 64 architecture further extends the capability of most general-purpose instructions so that they are able to </span>
<span id="tc_177" class="t s3_177">handle 64-bit data in 64-bit mode. A small number of general-purpose instructions (still supported in non-64-bit </span>
<span id="td_177" class="t s3_177">modes) are not supported in 64-bit mode. </span>
<span id="te_177" class="t s3_177">General-purpose instructions perform basic data movement, memory addressing, arithmetic and logical, program </span>
<span id="tf_177" class="t s3_177">flow control, input/output, and string operations on a set of integer, pointer, and BCD data types. This chapter </span>
<span id="tg_177" class="t s3_177">provides an overview of the general-purpose instructions. See the Intel </span>
<span id="th_177" class="t s4_177">® </span>
<span id="ti_177" class="t s3_177">64 and IA-32 Architectures Software </span>
<span id="tj_177" class="t s3_177">Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, for detailed descriptions of individual instructions. </span>
<span id="tk_177" class="t s5_177">7.1 </span><span id="tl_177" class="t s5_177">PROGRAMMING ENVIRONMENT FOR GP INSTRUCTIONS </span>
<span id="tm_177" class="t s3_177">The programming environment for the general-purpose instructions consists of the set of registers and address </span>
<span id="tn_177" class="t s3_177">space. The environment includes the following items: </span>
<span id="to_177" class="t s6_177">• </span><span id="tp_177" class="t s7_177">General-purpose registers — </span><span id="tq_177" class="t s3_177">Eight 32-bit general-purpose registers (see Section 3.4.1, “General-Purpose </span>
<span id="tr_177" class="t s3_177">Registers”) are used in non-64-bit modes to address operands in memory. These registers are referenced by </span>
<span id="ts_177" class="t s3_177">the names EAX, EBX, ECX, EDX, EBP, ESI EDI, and ESP. </span>
<span id="tt_177" class="t s6_177">• </span><span id="tu_177" class="t s7_177">Segment registers — </span><span id="tv_177" class="t s3_177">The six 16-bit segment registers contain segment pointers for use in accessing memory </span>
<span id="tw_177" class="t s3_177">(see Section 3.4.2, “Segment Registers”). These registers are referenced by the names CS, DS, SS, ES, FS, and </span>
<span id="tx_177" class="t s3_177">GS. </span>
<span id="ty_177" class="t s6_177">• </span><span id="tz_177" class="t s7_177">EFLAGS register — </span><span id="t10_177" class="t s3_177">This 32-bit register (see Section 3.4.3, “EFLAGS Register”) is used to provide status and </span>
<span id="t11_177" class="t s3_177">control for basic arithmetic, compare, and system operations. </span>
<span id="t12_177" class="t s6_177">• </span><span id="t13_177" class="t s7_177">EIP register — </span><span id="t14_177" class="t s3_177">This 32-bit register contains the current instruction pointer (see Section 3.5, “Instruction </span>
<span id="t15_177" class="t s3_177">Pointer”). </span>
<span id="t16_177" class="t s3_177">General-purpose instructions operate on the following data types. The width of valid data types is dependent on </span>
<span id="t17_177" class="t s3_177">processor mode (see Chapter 4): </span>
<span id="t18_177" class="t s6_177">• </span><span id="t19_177" class="t s3_177">Bytes, words, doublewords. </span>
<span id="t1a_177" class="t s6_177">• </span><span id="t1b_177" class="t s3_177">Signed and unsigned byte, word, doubleword integers. </span>
<span id="t1c_177" class="t s6_177">• </span><span id="t1d_177" class="t s3_177">Near and far pointers. </span>
<span id="t1e_177" class="t s6_177">• </span><span id="t1f_177" class="t s3_177">Bit fields. </span>
<span id="t1g_177" class="t s6_177">• </span><span id="t1h_177" class="t s3_177">BCD integers. </span>
<span id="t1i_177" class="t s5_177">7.2 </span><span id="t1j_177" class="t s5_177">PROGRAMMING ENVIRONMENT FOR GP INSTRUCTIONS IN 64-BIT MODE </span>
<span id="t1k_177" class="t s3_177">The programming environment for the general-purpose instructions in 64-bit mode is similar to that described in </span>
<span id="t1l_177" class="t s3_177">Section 7.1. </span>
<span id="t1m_177" class="t s6_177">• </span><span id="t1n_177" class="t s7_177">General-purpose registers — </span><span id="t1o_177" class="t s3_177">In 64-bit mode, sixteen general-purpose registers available. These include the </span>
<span id="t1p_177" class="t s3_177">eight GPRs described in Section 7.1 and eight new GPRs (R8D-R15D). R8D-R15D are available by using a REX </span>
<span id="t1q_177" class="t s3_177">prefix. All sixteen GPRs can be promoted to 64 bits. The 64-bit registers are referenced as RAX, RBX, RCX, RDX, </span>
<span id="t1r_177" class="t s3_177">RBP, RSI, RDI, RSP, and R8-R15 (see Section 3.4.1.1, “General-Purpose Registers in 64-Bit Mode”). Promotion </span>
<span id="t1s_177" class="t s3_177">to 64-bit operand requires REX prefix encodings. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
