UART in VHDL made as an exercise to practise the language

-- Work in progress! --
