
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119834                       # Number of seconds simulated
sim_ticks                                119833714833                       # Number of ticks simulated
final_tick                               1177692536146                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189011                       # Simulator instruction rate (inst/s)
host_op_rate                                   243325                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5247954                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939708                       # Number of bytes of host memory used
host_seconds                                 22834.37                       # Real time elapsed on the host
sim_insts                                  4315940828                       # Number of instructions simulated
sim_ops                                    5556167730                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1619584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1459456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       363904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       818816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4268672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1615232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1615232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12653                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11402                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6397                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33349                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12619                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12619                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13515262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12179010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3036741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6832935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35621628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13478945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13478945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13478945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13515262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12179010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3036741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6832935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49100572                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143858002                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178305                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19087772                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932188                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9457214                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670611                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437606                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87828                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104485055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128077538                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178305                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108217                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264181                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5173359                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103996                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141153899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113958305     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783285      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361768      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380417      1.69%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270753      1.61%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124780      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780172      0.55%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979208      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515211      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141153899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161119                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890305                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103313620                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6590715                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846758                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109349                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293448                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731049                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6444                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154474498                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51011                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293448                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103829943                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4036492                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1394081                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429900                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1170027                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153023883                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2349                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401436                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18138                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214085396                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713270412                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713270412                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45826171                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33667                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17645                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3809352                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310586                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149154959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139219643                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107856                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25188657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57133184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1622                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141153899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83763681     59.34%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23722212     16.81%     76.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11961175      8.47%     84.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7818611      5.54%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909448      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700562      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064319      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118396      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95495      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141153899                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976576     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156268     11.97%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172417     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114981323     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013653      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362473     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846172      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139219643                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967757                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305261                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009376                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421006302                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174377960                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135109529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140524904                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202645                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976555                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1297                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161482                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293448                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3353755                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252968                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149188625                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188684                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903152                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17644                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13078                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234159                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136848245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113721                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371398                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21958249                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844528                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.951273                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135115939                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135109529                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81545590                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221197375                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.939187                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368655                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26775238                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957313                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136860451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710738                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87756685     64.12%     64.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509706     16.45%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10807384      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815465      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768082      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540107      1.13%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1565924      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094144      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3002954      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136860451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3002954                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283054651                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302688053                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2704103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.438580                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.438580                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.695130                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.695130                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618420798                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186429985                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145856388                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143858002                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21125548                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18511916                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1647053                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10470206                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10193337                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1469615                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51615                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111386538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117433128                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21125548                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11662952                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23881946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5385134                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1929954                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12696140                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1038983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140926901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117044955     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1201223      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2194872      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1845219      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3380103      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3657447      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          796643      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          625694      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10180745      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140926901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146850                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.816313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110530487                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2968004                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23681482                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23372                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3723555                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2267428                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4914                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132500685                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3723555                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110973623                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1440134                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       747437                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23250363                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       791788                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131551901                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83723                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       475186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174705779                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    596874218                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    596874218                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140916479                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33789300                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18765                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9388                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2521395                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21907363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4249153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76236                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       945201                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130003174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122137000                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98914                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21556521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46270707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140926901                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90095565     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20700534     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10385594      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6823501      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7111004      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3677099      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1647505      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       408558      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77541      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140926901                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305377     60.06%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126835     24.94%     85.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76271     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96404191     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1022326      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9377      0.01%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20482595     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4218511      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122137000                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.849011                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             508483                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004163                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385808298                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151578753                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119373571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122645483                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       225989                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3959299                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130970                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3723555                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         985838                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48462                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130021938                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45443                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21907363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4249153                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9388                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       796490                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       979205                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1775695                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120822682                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20165980                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1314318                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24384278                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18611010                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4218298                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.839875                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119481465                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119373571                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68947414                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163665448                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.829801                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421270                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94686209                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107549572                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22473271                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1651536                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137203346                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783870                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97259028     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15500178     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11204173      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2506738      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2851651      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1010954      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4226874      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       851784      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1791966      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137203346                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94686209                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107549572                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22066247                       # Number of memory references committed
system.switch_cpus1.commit.loads             17948064                       # Number of loads committed
system.switch_cpus1.commit.membars               9376                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16842682                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93882029                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1453038                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1791966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265434223                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263769327                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2931101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94686209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107549572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94686209                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.519313                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.519313                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.658192                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.658192                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       559000692                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156810787                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139016379                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18752                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143858002                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24238870                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19857185                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2055315                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9925871                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9581677                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2479555                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94522                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107605961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130112806                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24238870                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12061232                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28183244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6142820                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3483237                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12588895                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1606263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143342247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115159003     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2276548      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3861644      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2247994      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1759542      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1544864      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          950241      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2385494      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13156917      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143342247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168492                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904453                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106922469                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4689041                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27588451                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72754                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4069526                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3974137                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156789242                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4069526                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107464071                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         613374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3150466                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27101975                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       942830                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155726404                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95895                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219904686                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    724480643                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    724480643                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176132705                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43771981                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35042                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17546                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2736839                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14438403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7397017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71611                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674162                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150616170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141442594                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88653                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22349896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49462133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143342247                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986747                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85619959     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22165031     15.46%     75.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11925536      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8862557      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8636693      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3193093      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2432059      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       324323      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182996      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143342247                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125836     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167564     37.33%     65.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155501     34.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119385997     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1914246      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17496      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12753349      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7371506      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141442594                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983210                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             448901                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426764989                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    173001349                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138420991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141891495                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       287877                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2993576                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119252                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4069526                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         410189                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54945                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150651212                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       782464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14438403                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7397017                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17546                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1183581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1090394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2273975                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139233944                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12434301                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2208650                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19805613                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19704984                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7371312                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967857                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138421050                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138420991                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81831832                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226670778                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962206                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361016                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102408196                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126232479                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24419012                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2072582                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139272721                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906369                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88220410     63.34%     63.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24602176     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9622350      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5063451      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4309090      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2077594      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       969769      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1510742      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2897139      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139272721                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102408196                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126232479                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18722592                       # Number of memory references committed
system.switch_cpus2.commit.loads             11444827                       # Number of loads committed
system.switch_cpus2.commit.membars              17496                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18314965                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113641707                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2610824                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2897139                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287027073                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305374173                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 515755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102408196                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126232479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102408196                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404751                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404751                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711870                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711870                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626145885                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193276952                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146424231                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34992                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143858002                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22263475                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18352045                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1987017                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9155720                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8541866                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2337395                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88095                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108495984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122281068                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22263475                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10879261                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25564880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5876628                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3275195                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12587182                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1645161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141192430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.063497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.483617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115627550     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1332628      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1885483      1.34%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2469617      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2768749      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2059651      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1187520      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742971      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12118261      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141192430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154760                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.850012                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107301115                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4869037                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25108057                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58085                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3856135                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3557074                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147566448                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3856135                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108043347                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1060493                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2479241                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24426844                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1326364                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146585751                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          526                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266979                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          361                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204412927                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684821244                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684821244                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167085799                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37327113                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38833                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22522                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4005119                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13932787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7240303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119885                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1577955                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142469429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38790                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133357744                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26955                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20455066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48232815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141192430                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944511                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505062                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84755785     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22732661     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12597135      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8117219      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7451671      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2969328      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1804145      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514926      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249560      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141192430                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64096     22.72%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94209     33.40%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123750     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111960219     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2033313      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16311      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12163549      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7184352      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133357744                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.927010                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282055                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408216925                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162963609                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130808150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133639799                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325592                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2906849                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173040                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3856135                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         798094                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108523                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142508219                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1344918                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13932787                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7240303                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22480                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1121055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2289890                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131552744                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11997876                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1804997                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19180708                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18435312                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7182832                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.914462                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130808403                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130808150                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76624234                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208141896                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.909287                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97853826                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120266598                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22250215                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2019606                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137336295                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.875709                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88584526     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23438554     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9208270      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4737516      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4132910      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1986423      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1719872      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809823      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2718401      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137336295                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97853826                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120266598                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18093198                       # Number of memory references committed
system.switch_cpus3.commit.loads             11025935                       # Number of loads committed
system.switch_cpus3.commit.membars              16310                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17249011                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108404072                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2453957                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2718401                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277134707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288889816                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2665572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97853826                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120266598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97853826                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.470132                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.470132                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.680211                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.680211                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592779456                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181487550                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138226051                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32620                       # number of misc regfile writes
system.l20.replacements                         12663                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790265                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29047                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.206424                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          357.008848                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.978436                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6077.628789                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346773                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9940.037154                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021790                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000548                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370949                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606692                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84690                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84690                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22174                       # number of Writeback hits
system.l20.Writeback_hits::total                22174                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84690                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84690                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84690                       # number of overall hits
system.l20.overall_hits::total                  84690                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12653                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12663                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12653                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12663                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12653                       # number of overall misses
system.l20.overall_misses::total                12663                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2689626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3781484915                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3784174541                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2689626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3781484915                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3784174541                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2689626                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3781484915                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3784174541                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97343                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97353                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22174                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22174                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97343                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97353                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97343                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97353                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129984                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130073                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129984                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130073                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129984                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130073                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 268962.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298860.737770                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298837.127142                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 268962.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298860.737770                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298837.127142                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 268962.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298860.737770                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298837.127142                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4123                       # number of writebacks
system.l20.writebacks::total                     4123                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12653                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12663                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12653                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12663                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12653                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12663                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2051005                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2973256493                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2975307498                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2051005                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2973256493                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2975307498                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2051005                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2973256493                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2975307498                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129984                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130073                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129984                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130073                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129984                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130073                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 205100.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234984.311468                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234960.712154                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 205100.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234984.311468                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234960.712154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 205100.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234984.311468                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234960.712154                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11416                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          218539                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27800                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.861115                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          978.477855                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.446404                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5704.123976                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          9687.951765                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059722                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000821                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348152                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.591306                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35395                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35395                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10900                       # number of Writeback hits
system.l21.Writeback_hits::total                10900                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35395                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35395                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35395                       # number of overall hits
system.l21.overall_hits::total                  35395                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11402                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11416                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11402                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11416                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11402                       # number of overall misses
system.l21.overall_misses::total                11416                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4612630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3743420770                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3748033400                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4612630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3743420770                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3748033400                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4612630                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3743420770                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3748033400                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46797                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46811                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10900                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10900                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46797                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46811                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46797                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46811                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243648                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243874                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243648                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243874                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243648                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243874                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328312.644273                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328314.067975                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328312.644273                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328314.067975                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328312.644273                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328314.067975                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1949                       # number of writebacks
system.l21.writebacks::total                     1949                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11402                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11416                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11402                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11416                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11402                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11416                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3014100034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3017817694                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3014100034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3017817694                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3014100034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3017817694                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243648                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243874                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243648                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243874                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243648                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243874                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264348.362919                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264349.833041                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264348.362919                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264349.833041                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264348.362919                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264349.833041                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2859                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          360285                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19243                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.722912                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1316.066957                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.018714                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1408.812666                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.163877                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13628.937786                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080326                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000917                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.085987                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000926                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.831844                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30876                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30876                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10091                       # number of Writeback hits
system.l22.Writeback_hits::total                10091                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30876                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30876                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30876                       # number of overall hits
system.l22.overall_hits::total                  30876                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2843                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2859                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2843                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2859                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2843                       # number of overall misses
system.l22.overall_misses::total                 2859                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3780449                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    833577349                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      837357798                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3780449                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    833577349                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       837357798                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3780449                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    833577349                       # number of overall miss cycles
system.l22.overall_miss_latency::total      837357798                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33719                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33735                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10091                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10091                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33719                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33735                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33719                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33735                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.084314                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.084749                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.084314                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.084749                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.084314                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.084749                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 236278.062500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 293203.429124                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 292884.854145                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 236278.062500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 293203.429124                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 292884.854145                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 236278.062500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 293203.429124                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 292884.854145                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2057                       # number of writebacks
system.l22.writebacks::total                     2057                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2843                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2859                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2843                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2859                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2843                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2859                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2758374                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    651939482                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    654697856                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2758374                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    651939482                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    654697856                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2758374                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    651939482                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    654697856                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.084314                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.084749                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.084314                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.084749                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.084314                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.084749                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 172398.375000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 229313.922617                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 228995.402588                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 172398.375000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 229313.922617                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 228995.402588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 172398.375000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 229313.922617                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 228995.402588                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6411                       # number of replacements
system.l23.tagsinuse                     16383.984943                       # Cycle average of tags in use
system.l23.total_refs                          647788                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22795                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.417986                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2176.486511                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995899                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3179.720641                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11013.781893                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132842                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.194075                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.672228                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        44793                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  44793                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25938                       # number of Writeback hits
system.l23.Writeback_hits::total                25938                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        44793                       # number of demand (read+write) hits
system.l23.demand_hits::total                   44793                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        44793                       # number of overall hits
system.l23.overall_hits::total                  44793                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6394                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6408                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6397                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6411                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6397                       # number of overall misses
system.l23.overall_misses::total                 6411                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4524265                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2069031271                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2073555536                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       950760                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       950760                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4524265                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2069982031                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2074506296                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4524265                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2069982031                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2074506296                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51187                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51201                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25938                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25938                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51190                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51204                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51190                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51204                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124915                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.125154                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124966                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.125205                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124966                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.125205                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 323161.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 323589.501251                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 323588.566792                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       316920                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       316920                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 323161.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 323586.373456                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 323585.446264                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 323161.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 323586.373456                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 323585.446264                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4490                       # number of writebacks
system.l23.writebacks::total                     4490                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6394                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6408                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6397                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6411                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6397                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6411                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3629618                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1660346890                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1663976508                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       759360                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       759360                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3629618                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1661106250                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1664735868                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3629618                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1661106250                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1664735868                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124915                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.125154                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124966                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.125205                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124966                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.125205                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 259258.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 259672.644667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 259671.739700                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       253120                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       253120                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 259258.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 259669.571674                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 259668.673842                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 259258.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 259669.571674                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 259668.673842                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645341                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111647                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840202.994545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645341                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103986                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103986                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103986                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103986                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103986                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2877626                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2877626                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2877626                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2877626                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2877626                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2877626                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103996                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103996                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103996                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103996                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 287762.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 287762.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 287762.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 287762.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 287762.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 287762.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2772626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2772626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2772626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2772626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2772626                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2772626                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 277262.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 277262.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 277262.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 277262.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 277262.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 277262.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227307                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1959.316253                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502595                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497405                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10962843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10962843                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17190                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672273                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672273                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672273                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672273                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403769                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403769                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403864                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403864                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403864                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403864                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41880746124                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41880746124                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13636256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13636256                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41894382380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41894382380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41894382380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41894382380                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076137                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076137                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076137                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076137                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035522                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021171                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103724.521011                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103724.521011                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 143539.536842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 143539.536842                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103733.886605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103733.886605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103733.886605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103733.886605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22174                       # number of writebacks
system.cpu0.dcache.writebacks::total            22174                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306426                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306521                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306521                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97343                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97343                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9522175261                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9522175261                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9522175261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9522175261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9522175261                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9522175261                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97820.852665                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97820.852665                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97820.852665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97820.852665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97820.852665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97820.852665                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992634                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924162114                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708247.900185                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992634                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12696124                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12696124                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12696124                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12696124                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12696124                       # number of overall hits
system.cpu1.icache.overall_hits::total       12696124                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5397881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5397881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12696140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12696140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12696140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12696140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12696140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12696140                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46797                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227340017                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47053                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4831.573268                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.854383                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.145617                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827556                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172444                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18252634                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18252634                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4099416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4099416                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9387                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9387                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9376                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22352050                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22352050                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22352050                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22352050                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171303                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171303                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171303                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171303                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28216971569                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28216971569                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28216971569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28216971569                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28216971569                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28216971569                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18423937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18423937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4099416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4099416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22523353                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22523353                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22523353                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22523353                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009298                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 164719.657969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164719.657969                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 164719.657969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 164719.657969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 164719.657969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 164719.657969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10900                       # number of writebacks
system.cpu1.dcache.writebacks::total            10900                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124506                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124506                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124506                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124506                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46797                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46797                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46797                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46797                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46797                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46797                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6143469647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6143469647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6143469647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6143469647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6143469647                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6143469647                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131279.134282                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131279.134282                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131279.134282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131279.134282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131279.134282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131279.134282                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.018705                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018939443                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205496.629870                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.018705                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024068                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738812                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12588878                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12588878                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12588878                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12588878                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12588878                       # number of overall hits
system.cpu2.icache.overall_hits::total       12588878                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4187077                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4187077                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4187077                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4187077                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4187077                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4187077                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12588895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12588895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12588895                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12588895                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12588895                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12588895                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 246298.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 246298.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 246298.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 246298.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 246298.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 246298.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3913252                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3913252                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3913252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3913252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3913252                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3913252                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 244578.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 244578.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 244578.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 244578.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 244578.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 244578.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33719                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163692289                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33975                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4818.021751                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.028473                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.971527                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902455                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097545                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9273799                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9273799                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7242773                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7242773                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17519                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17519                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17496                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17496                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16516572                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16516572                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16516572                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16516572                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86320                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86320                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86320                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86320                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86320                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86320                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8130847713                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8130847713                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8130847713                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8130847713                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8130847713                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8130847713                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9360119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9360119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7242773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7242773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17496                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17496                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16602892                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16602892                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16602892                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16602892                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009222                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005199                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005199                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005199                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005199                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94194.250614                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94194.250614                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94194.250614                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94194.250614                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94194.250614                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94194.250614                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10091                       # number of writebacks
system.cpu2.dcache.writebacks::total            10091                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52601                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52601                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52601                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52601                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52601                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52601                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33719                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33719                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33719                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33719                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33719                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33719                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2872563895                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2872563895                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2872563895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2872563895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2872563895                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2872563895                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85191.254041                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85191.254041                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85191.254041                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85191.254041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85191.254041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85191.254041                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995892                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015810586                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043884.478873                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995892                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12587165                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12587165                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12587165                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12587165                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12587165                       # number of overall hits
system.cpu3.icache.overall_hits::total       12587165                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5386538                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5386538                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5386538                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5386538                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5386538                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5386538                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12587182                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12587182                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12587182                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12587182                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12587182                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12587182                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 316855.176471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 316855.176471                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 316855.176471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 316855.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 316855.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 316855.176471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4640465                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4640465                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4640465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4640465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4640465                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4640465                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 331461.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 331461.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51190                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172466224                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51446                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3352.373829                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.215952                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.784048                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8933415                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8933415                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7030125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7030125                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17213                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17213                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16310                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16310                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15963540                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15963540                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15963540                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15963540                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149082                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149082                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3531                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3531                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152613                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152613                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152613                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152613                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17543573178                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17543573178                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    888538186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    888538186                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18432111364                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18432111364                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18432111364                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18432111364                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9082497                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9082497                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7033656                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7033656                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16310                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16310                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16116153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16116153                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16116153                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16116153                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016414                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016414                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000502                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000502                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009470                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009470                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009470                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009470                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117677.339840                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117677.339840                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 251639.248372                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 251639.248372                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120776.810390                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120776.810390                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120776.810390                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120776.810390                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2328752                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 194062.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25938                       # number of writebacks
system.cpu3.dcache.writebacks::total            25938                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97895                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97895                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3528                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3528                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101423                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101423                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101423                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101423                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51187                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51187                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51190                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51190                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51190                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51190                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5052819992                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5052819992                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       975660                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       975660                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5053795652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5053795652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5053795652                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5053795652                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98712.954305                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98712.954305                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       325220                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       325220                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98726.228795                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98726.228795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98726.228795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98726.228795                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
