// Seed: 3250549346
module module_0 ();
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.type_1 = 0;
  always {id_1} = 1;
endmodule
module module_1;
  tri1 id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2;
  reg id_1 = 1;
  always id_1 <= (id_1);
  assign id_1 = 1;
endmodule
module module_3 (
    input uwire id_0,
    input wand  id_1,
    input logic id_2,
    input wire  id_3
);
  assign id_5 = id_5;
  logic id_6 = id_2, id_7;
  generate
    begin : LABEL_0
      wire id_8;
      wire id_9;
      assign id_6 = 1;
    end
  endgenerate
  module_2 modCall_1 ();
  assign modCall_1.type_1 = 0;
  always
    assert (1)
      if (1'b0);
      else if (1) id_6 <= 1 ^ 1'h0;
endmodule
