<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element Altera_UP_SD_Card_Avalon_Interface_0
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_A
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_A.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295032832";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_A.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4294967296";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_A.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166365184";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_A.buffers_interrupt_sender
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_B
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_B.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295041024";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_B.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4294975488";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_B.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166364160";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_C
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_C.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295049216";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_C.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4294983680";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_C.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166363136";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_D
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_D.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295057408";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_D.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4294991872";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_D.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166362112";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_E
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_E.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295065600";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_E.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295000064";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_E.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166365184";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_F
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_F.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295073792";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_F.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295008256";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_F.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166364160";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_G
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_G.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295081984";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_G.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295016448";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_G.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166363136";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_H
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element COMM_Pedreiro_v1_01_H.avalon_slave_L_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295090176";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_H.avalon_slave_R_buffer
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4295024640";
         type = "String";
      }
   }
   element COMM_Pedreiro_v1_01_H.avalon_slave_windowing
   {
      datum baseAddress
      {
         value = "2166362112";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element SEVEN_SEGMENT_CONTROLLER_0
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element SEVEN_SEGMENT_CONTROLLER_0.SSDP_avalon_slave
   {
      datum baseAddress
      {
         value = "1488";
         type = "String";
      }
   }
   element USB_3_FTDI_0
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element USB_3_FTDI_0.avalon_slave_config
   {
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
   element USB_3_FTDI_0.avalon_slave_data
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "137438953472";
         type = "String";
      }
   }
   element altpll_clk400
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element clk_100
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element clk_200
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element clk_50.clk_reset
   {
      datum color
      {
         value = "-3368704";
         type = "int";
      }
   }
   element clock_bridge_afi_50
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element clock_bridge_afi_50.m0
   {
      datum color
      {
         value = "-3394561";
         type = "int";
      }
   }
   element clock_bridge_afi_50.s0
   {
      datum baseAddress
      {
         value = "2164260864";
         type = "String";
      }
   }
   element csense_adc_fo
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element csense_adc_fo.s1
   {
      datum baseAddress
      {
         value = "1232";
         type = "String";
      }
   }
   element csense_cs_n
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element csense_cs_n.s1
   {
      datum baseAddress
      {
         value = "1248";
         type = "String";
      }
   }
   element csense_sck
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element csense_sck.s1
   {
      datum baseAddress
      {
         value = "1264";
         type = "String";
      }
   }
   element csense_sdi
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element csense_sdi.s1
   {
      datum baseAddress
      {
         value = "1280";
         type = "String";
      }
   }
   element csense_sdo
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element csense_sdo.s1
   {
      datum baseAddress
      {
         value = "1296";
         type = "String";
      }
   }
   element ddr2_address_span_extender
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element ddr2_address_span_extender.cntl
   {
      datum baseAddress
      {
         value = "2147484808";
         type = "String";
      }
   }
   element ddr2_address_span_extender.windowed_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element dma_DDR_M1
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element dma_DDR_M1.csr
   {
      datum baseAddress
      {
         value = "2147484768";
         type = "String";
      }
   }
   element dma_DDR_M1.descriptor_slave
   {
      datum baseAddress
      {
         value = "2147484704";
         type = "String";
      }
   }
   element dma_DDR_M2
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element dma_DDR_M2.csr
   {
      datum baseAddress
      {
         value = "2147484736";
         type = "String";
      }
   }
   element dma_DDR_M2.descriptor_slave
   {
      datum baseAddress
      {
         value = "2147484672";
         type = "String";
      }
   }
   element ext_flash
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element ext_flash.uas
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2214592512";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "2147484816";
         type = "String";
      }
   }
   element m1_clock_bridge
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m1_clock_bridge.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element m1_ddr2_i2c_scl
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m1_ddr2_i2c_scl.s1
   {
      datum baseAddress
      {
         value = "1456";
         type = "String";
      }
   }
   element m1_ddr2_i2c_sda
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m1_ddr2_i2c_sda.s1
   {
      datum baseAddress
      {
         value = "1472";
         type = "String";
      }
   }
   element m1_ddr2_memory
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m1_ddr2_memory.avl
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element m2_ddr2_i2c_scl
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m2_ddr2_i2c_scl.s1
   {
      datum baseAddress
      {
         value = "1312";
         type = "String";
      }
   }
   element m2_ddr2_i2c_sda
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m2_ddr2_i2c_sda.s1
   {
      datum baseAddress
      {
         value = "1328";
         type = "String";
      }
   }
   element m2_ddr2_memory
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element m2_ddr2_memory.afi_clk
   {
      datum color
      {
         value = "-16777063";
         type = "int";
      }
   }
   element m2_ddr2_memory.afi_half_clk
   {
      datum color
      {
         value = "-10053121";
         type = "int";
      }
   }
   element m2_ddr2_memory.avl
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
   element mebNios
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element mebNios
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios2_gen2_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element nios2_gen2_0.data_master
   {
      datum color
      {
         value = "-16737895";
         type = "int";
      }
   }
   element nios2_gen2_0.debug_mem_slave
   {
      datum baseAddress
      {
         value = "2147491840";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element onchip_memory
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element onchip_memory.s1
   {
      datum baseAddress
      {
         value = "2149580800";
         type = "String";
      }
   }
   element pio_BUTTON
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_BUTTON.s1
   {
      datum baseAddress
      {
         value = "1440";
         type = "String";
      }
   }
   element pio_DIP
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_DIP.s1
   {
      datum baseAddress
      {
         value = "1408";
         type = "String";
      }
   }
   element pio_EXT
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_EXT.s1
   {
      datum baseAddress
      {
         value = "1392";
         type = "String";
      }
   }
   element pio_LED
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_LED.s1
   {
      datum baseAddress
      {
         value = "1424";
         type = "String";
      }
   }
   element pio_LED_painel
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_LED_painel.s1
   {
      datum baseAddress
      {
         value = "1216";
         type = "String";
      }
   }
   element pio_ctrl_io_lvds
   {
      datum _sortIndex
      {
         value = "53";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pio_ctrl_io_lvds.s1
   {
      datum baseAddress
      {
         value = "1120";
         type = "String";
      }
   }
   element rs232_uart
   {
      datum _sortIndex
      {
         value = "52";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rs232_uart.s1
   {
      datum baseAddress
      {
         value = "1024";
         type = "String";
      }
   }
   element rst_controller
   {
      datum _sortIndex
      {
         value = "55";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rst_controller.avalon_rst_controller_slave
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element rtcc_alarm
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rtcc_alarm.s1
   {
      datum baseAddress
      {
         value = "1200";
         type = "String";
      }
   }
   element rtcc_cs_n
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rtcc_cs_n.s1
   {
      datum baseAddress
      {
         value = "1136";
         type = "String";
      }
   }
   element rtcc_sck
   {
      datum _sortIndex
      {
         value = "49";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rtcc_sck.s1
   {
      datum baseAddress
      {
         value = "1152";
         type = "String";
      }
   }
   element rtcc_sdi
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rtcc_sdi.s1
   {
      datum baseAddress
      {
         value = "1168";
         type = "String";
      }
   }
   element rtcc_sdo
   {
      datum _sortIndex
      {
         value = "51";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element rtcc_sdo.s1
   {
      datum baseAddress
      {
         value = "1184";
         type = "String";
      }
   }
   element sd_card_wp_n
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sd_card_wp_n.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "1376";
         type = "String";
      }
   }
   element subsystemA_0
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
   }
   element sync
   {
      datum _sortIndex
      {
         value = "54";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sync.avalon_mm_slave
   {
      datum baseAddress
      {
         value = "1024";
         type = "String";
      }
   }
   element sysid_qsys
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sysid_qsys.control_slave
   {
      datum baseAddress
      {
         value = "2147484800";
         type = "String";
      }
   }
   element temp_scl
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element temp_scl.s1
   {
      datum baseAddress
      {
         value = "1360";
         type = "String";
      }
   }
   element temp_sda
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element temp_sda.s1
   {
      datum baseAddress
      {
         value = "1344";
         type = "String";
      }
   }
   element timer_1ms
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_1ms.s1
   {
      datum baseAddress
      {
         value = "1088";
         type = "String";
      }
   }
   element timer_1us
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element timer_1us.s1
   {
      datum baseAddress
      {
         value = "1056";
         type = "String";
      }
   }
   element tristate_conduit_bridge_0
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX230KF40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="altpll_clk400_areset_conduit"
   internal="altpll_clk400.areset_conduit" />
 <interface name="altpll_clk400_c0" internal="altpll_clk400.c0" />
 <interface
   name="altpll_clk400_locked_conduit"
   internal="altpll_clk400.locked_conduit" />
 <interface name="altpll_clk400_pll_slave" internal="altpll_clk400.pll_slave" />
 <interface
   name="button"
   internal="pio_BUTTON.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk50" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface
   name="comm_a_conduit_end"
   internal="COMM_Pedreiro_v1_01_A.spw_conduit_end" />
 <interface
   name="comm_a_sync_end"
   internal="COMM_Pedreiro_v1_01_A.sync_conduit_end" />
 <interface
   name="comm_b_conduit_end"
   internal="COMM_Pedreiro_v1_01_B.spw_conduit_end" />
 <interface
   name="comm_b_sync_end"
   internal="COMM_Pedreiro_v1_01_B.sync_conduit_end" />
 <interface
   name="comm_c_conduit_end"
   internal="COMM_Pedreiro_v1_01_C.spw_conduit_end" />
 <interface
   name="comm_c_sync_end"
   internal="COMM_Pedreiro_v1_01_C.sync_conduit_end" />
 <interface
   name="comm_d_conduit_end"
   internal="COMM_Pedreiro_v1_01_D.spw_conduit_end" />
 <interface
   name="comm_d_sync_end"
   internal="COMM_Pedreiro_v1_01_D.sync_conduit_end" />
 <interface
   name="comm_e_conduit_end"
   internal="COMM_Pedreiro_v1_01_E.spw_conduit_end" />
 <interface
   name="comm_e_sync_end"
   internal="COMM_Pedreiro_v1_01_E.sync_conduit_end" />
 <interface
   name="comm_f_conduit_end"
   internal="COMM_Pedreiro_v1_01_F.spw_conduit_end" />
 <interface
   name="comm_f_sync_end"
   internal="COMM_Pedreiro_v1_01_F.sync_conduit_end" />
 <interface
   name="comm_g_conduit_end"
   internal="COMM_Pedreiro_v1_01_G.spw_conduit_end" />
 <interface
   name="comm_g_sync_end"
   internal="COMM_Pedreiro_v1_01_G.sync_conduit_end" />
 <interface
   name="comm_h_conduit_end"
   internal="COMM_Pedreiro_v1_01_H.spw_conduit_end" />
 <interface
   name="comm_h_sync_end"
   internal="COMM_Pedreiro_v1_01_H.sync_conduit_end" />
 <interface
   name="csense_adc_fo"
   internal="csense_adc_fo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_cs_n"
   internal="csense_cs_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sck"
   internal="csense_sck.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sdi"
   internal="csense_sdi.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sdo"
   internal="csense_sdo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ctrl_io_lvds"
   internal="pio_ctrl_io_lvds.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dip"
   internal="pio_DIP.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ext"
   internal="pio_EXT.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ftdi_0_conduit_umft_pins"
   internal="USB_3_FTDI_0.conduit_umft_pins"
   type="conduit"
   dir="end" />
 <interface
   name="led_de4"
   internal="pio_LED.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led_painel"
   internal="pio_LED_painel.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_i2c_scl"
   internal="m1_ddr2_i2c_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_i2c_sda"
   internal="m1_ddr2_i2c_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_memory"
   internal="m1_ddr2_memory.memory"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_memory_pll_ref_clk"
   internal="m1_ddr2_memory.pll_ref_clk"
   type="clock"
   dir="end" />
 <interface
   name="m1_ddr2_memory_status"
   internal="m1_ddr2_memory.status"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_oct"
   internal="m1_ddr2_memory.oct"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_i2c_scl"
   internal="m2_ddr2_i2c_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_i2c_sda"
   internal="m2_ddr2_i2c_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory"
   internal="m2_ddr2_memory.memory"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory_dll_sharing"
   internal="m2_ddr2_memory.dll_sharing"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory_pll_sharing"
   internal="m2_ddr2_memory.pll_sharing"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory_status"
   internal="m2_ddr2_memory.status"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_oct"
   internal="m2_ddr2_memory.oct"
   type="conduit"
   dir="end" />
 <interface
   name="rs232_uart"
   internal="rs232_uart.external_connection"
   type="conduit"
   dir="end" />
 <interface name="rst" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface
   name="rtcc_alarm"
   internal="rtcc_alarm.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rtcc_cs_n"
   internal="rtcc_cs_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rtcc_sck"
   internal="rtcc_sck.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rtcc_sdi"
   internal="rtcc_sdi.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rtcc_sdo"
   internal="rtcc_sdo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sd_card_ip"
   internal="Altera_UP_SD_Card_Avalon_Interface_0.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="sd_card_wp_n_io"
   internal="sd_card_wp_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ssdp"
   internal="SEVEN_SEGMENT_CONTROLLER_0.SSDP_conduit"
   type="conduit"
   dir="end" />
 <interface name="sync_in" internal="sync.sync_in" />
 <interface name="sync_out" internal="sync.sync_out" />
 <interface name="sync_spwa" internal="sync.sync_spwa" />
 <interface name="sync_spwb" internal="sync.sync_spwb" />
 <interface name="sync_spwc" internal="sync.sync_spwc" />
 <interface name="sync_spwd" internal="sync.sync_spwd" />
 <interface name="sync_spwe" internal="sync.sync_spwe" />
 <interface name="sync_spwf" internal="sync.sync_spwf" />
 <interface name="sync_spwg" internal="sync.sync_spwg" />
 <interface name="sync_spwh" internal="sync.sync_spwh" />
 <interface
   name="temp_scl"
   internal="temp_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="temp_sda"
   internal="temp_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="timer_1ms_external_port"
   internal="timer_1ms.external_port"
   type="conduit"
   dir="end" />
 <interface
   name="timer_1us_external_port"
   internal="timer_1us.external_port"
   type="conduit"
   dir="end" />
 <interface
   name="tristate_conduit"
   internal="tristate_conduit_bridge_0.out"
   type="conduit"
   dir="end" />
 <module
   name="Altera_UP_SD_Card_Avalon_Interface_0"
   kind="Altera_UP_SD_Card_Avalon_Interface"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   name="COMM_Pedreiro_v1_01_A"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_B"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_C"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_D"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_E"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_F"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_G"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="COMM_Pedreiro_v1_01_H"
   kind="COMM_Pedreiro_v1_01"
   version="1.8"
   enabled="0" />
 <module
   name="SEVEN_SEGMENT_CONTROLLER_0"
   kind="SEVEN_SEGMENT_CONTROLLER"
   version="1.0"
   enabled="1" />
 <module name="USB_3_FTDI_0" kind="USB_3_FTDI" version="1.4" enabled="1" />
 <module name="altpll_clk400" kind="altpll" version="18.1" enabled="0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="CLK0_MULTIPLY_BY" value="8" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="HIDDEN_CONSTANTS">CT#PORT_clk9 PORT_UNUSED CT#PORT_clk8 PORT_UNUSED CT#PORT_clk7 PORT_UNUSED CT#PORT_clk6 PORT_UNUSED CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 8 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 10 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_FBOUT PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Stratix IV} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#USING_FBMIMICBIDIR_PORT OFF CT#PORT_LOCKED PORT_USED</parameter>
  <parameter name="HIDDEN_CUSTOM_ELABORATION">altpll_avalon_elaboration</parameter>
  <parameter name="HIDDEN_CUSTOM_POST_EDIT">altpll_avalon_post_edit</parameter>
  <parameter name="HIDDEN_IF_PORTS">IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}</parameter>
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="HIDDEN_IS_NUMERIC">IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1</parameter>
  <parameter name="HIDDEN_MF_PORTS">MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1</parameter>
  <parameter name="HIDDEN_PRIVATES">PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 400.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 400.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Stratix IV} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1560356947303070.mif PT#ACTIVECLK_CHECK 0</parameter>
  <parameter name="HIDDEN_USED_PORTS">UP#locked used UP#c0 used UP#areset used UP#inclk0 used</parameter>
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk6" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="PORT_UNUSED" />
  <parameter name="PORT_clk8" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="PORT_UNUSED" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_extclk0" value="" />
  <parameter name="PORT_extclk1" value="" />
  <parameter name="PORT_extclk2" value="" />
  <parameter name="PORT_extclk3" value="" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="OFF" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="WIDTH_CLOCK" value="10" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
 </module>
 <module name="clk_100" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="100000000" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_200" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="200000000" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_50" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="clock_bridge_afi_50"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="11" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="csense_adc_fo"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="csense_cs_n"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module name="csense_sck" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="csense_sdi" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="csense_sdo" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="ddr2_address_span_extender"
   kind="altera_address_span_extender"
   version="18.1"
   enabled="1">
  <parameter name="BURSTCOUNT_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="ENABLE_SLAVE_PORT" value="true" />
  <parameter name="MASTER_ADDRESS_DEF" value="0" />
  <parameter name="MASTER_ADDRESS_WIDTH" value="32" />
  <parameter name="MAX_PENDING_READS" value="8" />
  <parameter name="SLAVE_ADDRESS_WIDTH" value="29" />
  <parameter name="SUB_WINDOW_COUNT" value="1" />
 </module>
 <module name="dma_DDR_M1" kind="altera_msgdma" version="18.1" enabled="1">
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP"><![CDATA[<address-map><slave name='m1_ddr2_memory.avl' start='0x0' end='0x80000000' /><slave name='USB_3_FTDI_0.avalon_slave_data' start='0x2000000000' end='0x2000002000' /></address-map>]]></parameter>
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 38" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP"><![CDATA[<address-map><slave name='m1_ddr2_memory.avl' start='0x0' end='0x80000000' /><slave name='USB_3_FTDI_0.avalon_slave_data' start='0x2000000000' end='0x2000002000' /></address-map>]]></parameter>
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 38" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="32" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="MAX_BURST_COUNT" value="128" />
  <parameter name="MAX_BYTE" value="67108864" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="MODE" value="0" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="TRANSFER_TYPE">Full Word Accesses Only</parameter>
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
 </module>
 <module name="dma_DDR_M2" kind="altera_msgdma" version="18.1" enabled="1">
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP"><![CDATA[<address-map><slave name='m2_ddr2_memory.avl' start='0x80000000' end='0x100000000' /><slave name='USB_3_FTDI_0.avalon_slave_data' start='0x2000000000' end='0x2000002000' /></address-map>]]></parameter>
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 38" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP"><![CDATA[<address-map><slave name='m2_ddr2_memory.avl' start='0x80000000' end='0x100000000' /><slave name='USB_3_FTDI_0.avalon_slave_data' start='0x2000000000' end='0x2000002000' /></address-map>]]></parameter>
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 38" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="32" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="MAX_BURST_COUNT" value="128" />
  <parameter name="MAX_BYTE" value="67108864" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="MODE" value="0" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="TRANSFER_TYPE">Full Word Accesses Only</parameter>
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
 </module>
 <module
   name="ext_flash"
   kind="altera_generic_tristate_controller"
   version="18.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isNonVolatileStorage,embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111\,altera_avalon_cfi_flash,altera_avalon_cfi_flash,25,100,20,"ns",33554432u,16,1,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="TCM_ADDRESS_W" value="26" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_DATA_HOLD" value="20" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_READ_WAIT" value="100" />
  <parameter name="TCM_SETUP_WAIT" value="25" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_WRITE_WAIT" value="100" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="m1_clock_bridge"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_ddr2_i2c_scl"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m1_ddr2_i2c_sda"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m1_ddr2_memory"
   kind="altera_mem_if_ddr2_emif"
   version="18.1"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="128" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="2" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_TCL" value="5" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRAS_NS" value="45.0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="0,0,0,0,0,0" />
  <parameter name="RATE" value="Half" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="375" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_TQHS" value="340" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <module
   name="m2_ddr2_i2c_scl"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m2_ddr2_i2c_sda"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m2_ddr2_memory"
   kind="altera_mem_if_ddr2_emif"
   version="18.1"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="128" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="Master" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="2" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_TCL" value="5" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRAS_NS" value="45.0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="Master" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="0,0,0,0,0,0" />
  <parameter name="RATE" value="Half" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="375" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_TQHS" value="340" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <module
   name="nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="32" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='ddr2_address_span_extender.windowed_slave' start='0x0' end='0x80000000' type='altera_address_span_extender.windowed_slave' /><slave name='USB_3_FTDI_0.avalon_slave_config' start='0x80000000' end='0x80000400' type='USB_3_FTDI.avalon_slave_config' /><slave name='dma_DDR_M2.descriptor_slave' start='0x80000400' end='0x80000420' type='altera_msgdma.descriptor_slave' /><slave name='dma_DDR_M1.descriptor_slave' start='0x80000420' end='0x80000440' type='altera_msgdma.descriptor_slave' /><slave name='dma_DDR_M2.csr' start='0x80000440' end='0x80000460' type='altera_msgdma.csr' /><slave name='dma_DDR_M1.csr' start='0x80000460' end='0x80000480' type='altera_msgdma.csr' /><slave name='sysid_qsys.control_slave' start='0x80000480' end='0x80000488' type='altera_avalon_sysid_qsys.control_slave' /><slave name='ddr2_address_span_extender.cntl' start='0x80000488' end='0x80000490' type='altera_address_span_extender.cntl' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x80000490' end='0x80000498' type='altera_avalon_jtag_uart.avalon_jtag_slave' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x80002000' end='0x80002800' type='altera_nios2_gen2.debug_mem_slave' /><slave name='onchip_memory.s1' start='0x80200000' end='0x80240000' type='altera_avalon_onchip_memory2.s1' /><slave name='Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave' start='0x81000000' end='0x81000400' type='Altera_UP_SD_Card_Avalon_Interface.avalon_sdcard_slave' /><slave name='rs232_uart.s1' start='0x81000400' end='0x81000420' type='altera_avalon_uart.s1' /><slave name='timer_1us.s1' start='0x81000420' end='0x81000440' type='altera_avalon_timer.s1' /><slave name='timer_1ms.s1' start='0x81000440' end='0x81000460' type='altera_avalon_timer.s1' /><slave name='pio_ctrl_io_lvds.s1' start='0x81000460' end='0x81000470' type='altera_avalon_pio.s1' /><slave name='rtcc_cs_n.s1' start='0x81000470' end='0x81000480' type='altera_avalon_pio.s1' /><slave name='rtcc_sck.s1' start='0x81000480' end='0x81000490' type='altera_avalon_pio.s1' /><slave name='rtcc_sdi.s1' start='0x81000490' end='0x810004A0' type='altera_avalon_pio.s1' /><slave name='rtcc_sdo.s1' start='0x810004A0' end='0x810004B0' type='altera_avalon_pio.s1' /><slave name='rtcc_alarm.s1' start='0x810004B0' end='0x810004C0' type='altera_avalon_pio.s1' /><slave name='pio_LED_painel.s1' start='0x810004C0' end='0x810004D0' type='altera_avalon_pio.s1' /><slave name='csense_adc_fo.s1' start='0x810004D0' end='0x810004E0' type='altera_avalon_pio.s1' /><slave name='csense_cs_n.s1' start='0x810004E0' end='0x810004F0' type='altera_avalon_pio.s1' /><slave name='csense_sck.s1' start='0x810004F0' end='0x81000500' type='altera_avalon_pio.s1' /><slave name='csense_sdi.s1' start='0x81000500' end='0x81000510' type='altera_avalon_pio.s1' /><slave name='csense_sdo.s1' start='0x81000510' end='0x81000520' type='altera_avalon_pio.s1' /><slave name='m2_ddr2_i2c_scl.s1' start='0x81000520' end='0x81000530' type='altera_avalon_pio.s1' /><slave name='m2_ddr2_i2c_sda.s1' start='0x81000530' end='0x81000540' type='altera_avalon_pio.s1' /><slave name='temp_sda.s1' start='0x81000540' end='0x81000550' type='altera_avalon_pio.s1' /><slave name='temp_scl.s1' start='0x81000550' end='0x81000560' type='altera_avalon_pio.s1' /><slave name='sd_card_wp_n.s1' start='0x81000560' end='0x81000570' type='altera_avalon_pio.s1' /><slave name='pio_EXT.s1' start='0x81000570' end='0x81000580' type='altera_avalon_pio.s1' /><slave name='pio_DIP.s1' start='0x81000580' end='0x81000590' type='altera_avalon_pio.s1' /><slave name='pio_LED.s1' start='0x81000590' end='0x810005A0' type='altera_avalon_pio.s1' /><slave name='pio_BUTTON.s1' start='0x810005A0' end='0x810005B0' type='altera_avalon_pio.s1' /><slave name='m1_ddr2_i2c_scl.s1' start='0x810005B0' end='0x810005C0' type='altera_avalon_pio.s1' /><slave name='m1_ddr2_i2c_sda.s1' start='0x810005C0' end='0x810005D0' type='altera_avalon_pio.s1' /><slave name='SEVEN_SEGMENT_CONTROLLER_0.SSDP_avalon_slave' start='0x810005D0' end='0x810005D8' type='SEVEN_SEGMENT_CONTROLLER.SSDP_avalon_slave' /><slave name='ext_flash.uas' start='0x84000000' end='0x88000000' type='altera_generic_tristate_controller.uas' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dividerType" value="srt2" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave" value="onchip_memory.s1" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Fast" />
  <parameter name="instAddrWidth" value="32" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='nios2_gen2_0.debug_mem_slave' start='0x80002000' end='0x80002800' type='altera_nios2_gen2.debug_mem_slave' /><slave name='onchip_memory.s1' start='0x80200000' end='0x80240000' type='altera_avalon_onchip_memory2.s1' /><slave name='ext_flash.uas' start='0x84000000' end='0x88000000' type='altera_generic_tristate_controller.uas' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="255" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="1" />
  <parameter name="mul_shift_choice" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="register_file_por" value="false" />
  <parameter name="resetOffset" value="33685504" />
  <parameter name="resetSlave" value="ext_flash.uas" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory</parameter>
  <parameter name="blockType" value="M9K" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="262144" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module name="pio_BUTTON" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module name="pio_DIP" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="pio_EXT" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="pio_LED" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module
   name="pio_LED_painel"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="65536" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="21" />
 </module>
 <module
   name="pio_ctrl_io_lvds"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="4" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module
   name="rs232_uart"
   kind="altera_avalon_uart"
   version="18.1"
   enabled="1">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="false" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <module name="rst_controller" kind="rst_controller" version="1.4" enabled="0" />
 <module name="rtcc_alarm" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_cs_n" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_sck" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_sdi" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_sdo" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="sd_card_wp_n"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="sync" kind="Sync" version="1.1" enabled="0" />
 <module
   name="sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   enabled="1">
  <parameter name="id" value="113" />
 </module>
 <module name="temp_scl" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="temp_sda" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="timer_1ms"
   kind="altera_avalon_timer"
   version="18.1"
   enabled="1">
  <parameter name="alwaysRun" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="true" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="timer_1us"
   kind="altera_avalon_timer"
   version="18.1"
   enabled="1">
  <parameter name="alwaysRun" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="true" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="18.1"
   enabled="1">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="ext_flash.tcm"><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="26" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /></master></slave></info>]]></parameter>
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000490" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="USB_3_FTDI_0.avalon_slave_config">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_E.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201c00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_F.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_G.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_H.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_A.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201c00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_B.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_C.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="COMM_Pedreiro_v1_01_D.avalon_slave_windowing">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81201000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="ddr2_address_span_extender.cntl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000488" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="sysid_qsys.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000480" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="dma_DDR_M1.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000460" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="dma_DDR_M2.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000440" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80002000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="dma_DDR_M1.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000420" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="dma_DDR_M2.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="clock_bridge_afi_50.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="onchip_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80200000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="ext_flash.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x84000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="ddr2_address_span_extender.windowed_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ddr2_address_span_extender.expanded_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ddr2_address_span_extender.expanded_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80002000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="onchip_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80200000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="ext_flash.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x84000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="SEVEN_SEGMENT_CONTROLLER_0.SSDP_avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x05d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="sync.avalon_mm_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rst_controller.avalon_rst_controller_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m1_ddr2_i2c_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x05c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m1_ddr2_i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x05b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_BUTTON.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x05a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_LED.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0590" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="timer_1ms.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0440" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_DIP.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0580" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="timer_1us.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0420" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_EXT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0570" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="sd_card_wp_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0560" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="temp_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0550" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="temp_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0540" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m2_ddr2_i2c_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0530" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m2_ddr2_i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0520" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_sdo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0510" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_sdi.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0500" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_sck.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_cs_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_adc_fo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_LED_painel.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_alarm.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_sdo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_sdi.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0490" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_sck.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0480" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_cs_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0470" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rs232_uart.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_ctrl_io_lvds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0460" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_read"
   end="USB_3_FTDI_0.avalon_slave_data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000002000000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_read"
   end="USB_3_FTDI_0.avalon_slave_data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000002000000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_read"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_read"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_A.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_B.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100012000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_E.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100018000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_F.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010001a000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_G.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010001c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_H.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010001e000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_A.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_B.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100012000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_E.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100018000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_F.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010001a000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_G.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010001c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_H.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010001e000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_C.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100014000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_C.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100014000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_D.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100016000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_D.avalon_slave_L_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100016000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_A.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_B.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100002000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_E.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100008000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_F.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010000a000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_G.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010000c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_H.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010000e000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_A.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_B.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100002000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_E.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100008000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_F.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010000a000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_G.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010000c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_C.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100004000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_C.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100004000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="COMM_Pedreiro_v1_01_D.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100006000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_D.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000000100006000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="COMM_Pedreiro_v1_01_H.avalon_slave_R_buffer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000000010000e000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="USB_3_FTDI_0.avalon_slave_data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000002000000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="USB_3_FTDI_0.avalon_slave_data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000002000000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M2.mm_write"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="dma_DDR_M1.mm_write"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_clk"
   end="clk_200.clk_in" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="clk_100.clk_in" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="SEVEN_SEGMENT_CONTROLLER_0.SSDP_CLK" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m1_ddr2_i2c_scl.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m1_ddr2_i2c_sda.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_BUTTON.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_LED.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="timer_1ms.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="sd_card_wp_n.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="timer_1us.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_EXT.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_DIP.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="temp_scl.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="temp_sda.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m2_ddr2_i2c_scl.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m2_ddr2_i2c_sda.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_sdo.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_sdi.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_sck.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_cs_n.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="csense_adc_fo.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="pio_LED_painel.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_alarm.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_cs_n.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_sck.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_sdi.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_sdo.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="Altera_UP_SD_Card_Avalon_Interface_0.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rs232_uart.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="pio_ctrl_io_lvds.clk" />
 <connection kind="clock" version="18.1" start="clk_100.clk" end="ext_flash.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="tristate_conduit_bridge_0.clk" />
 <connection kind="clock" version="18.1" start="clk_100.clk" end="sysid_qsys.clk" />
 <connection kind="clock" version="18.1" start="clk_100.clk" end="jtag_uart_0.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="nios2_gen2_0.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="onchip_memory.clk1" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="sync.clock" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="ddr2_address_span_extender.clock" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="dma_DDR_M1.clock" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="dma_DDR_M2.clock" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="rst_controller.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="USB_3_FTDI_0.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_E.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_F.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_G.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_H.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_A.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_B.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_C.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="COMM_Pedreiro_v1_01_D.clock_sink_100" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_E.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_F.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_G.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_H.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_B.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_A.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_C.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="COMM_Pedreiro_v1_01_D.clock_sink_200" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="altpll_clk400.inclk_interface" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="clock_bridge_afi_50.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m2_ddr2_memory.pll_ref_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="clock_bridge_afi_50.s0_clk" />
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_G.buffers_interrupt_sender">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_F.buffers_interrupt_sender">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_E.buffers_interrupt_sender">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_H.buffers_interrupt_sender">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_B.buffers_interrupt_sender">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_A.buffers_interrupt_sender">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_C.buffers_interrupt_sender">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_D.buffers_interrupt_sender">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="dma_DDR_M1.csr_irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="dma_DDR_M2.csr_irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="USB_3_FTDI_0.ftdi_interrupt_sender">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="sync.interrupt_sender">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="rs232_uart.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="timer_1ms.irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="timer_1us.irq">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="pio_EXT.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_H.rmap_interrupt_sender">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_G.rmap_interrupt_sender">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_F.rmap_interrupt_sender">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_E.rmap_interrupt_sender">
  <parameter name="irqNumber" value="9" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_B.rmap_interrupt_sender">
  <parameter name="irqNumber" value="12" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_A.rmap_interrupt_sender">
  <parameter name="irqNumber" value="13" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_C.rmap_interrupt_sender">
  <parameter name="irqNumber" value="14" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="COMM_Pedreiro_v1_01_D.rmap_interrupt_sender">
  <parameter name="irqNumber" value="15" />
 </connection>
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SEVEN_SEGMENT_CONTROLLER_0.SSDP_RST" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clk_200.clk_in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clk_100.clk_in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_memory.global_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_memory.global_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="altpll_clk400.inclk_interface_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clock_bridge_afi_50.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_200.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_200.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_i2c_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_i2c_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_BUTTON.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_LED.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="timer_1ms.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="sysid_qsys.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_DIP.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="sd_card_wp_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="timer_1us.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_EXT.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="temp_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="temp_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_i2c_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_i2c_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_sdo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_sdi.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_sck.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_cs_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_adc_fo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_LED_painel.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_sdo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_sdi.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_sck.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_cs_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_alarm.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="ddr2_address_span_extender.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_ctrl_io_lvds.reset" />
 <connection kind="reset" version="18.1" start="clk_50.clk_reset" end="sync.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rs232_uart.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Altera_UP_SD_Card_Avalon_Interface_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_200.clk_reset"
   end="nios2_gen2_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="nios2_gen2_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="onchip_memory.reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="dma_DDR_M1.reset_n" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="dma_DDR_M2.reset_n" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_B.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_C.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_D.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_E.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_F.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_G.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_H.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="COMM_Pedreiro_v1_01_A.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rst_controller.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="USB_3_FTDI_0.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clock_bridge_afi_50.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_memory.soft_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_memory.soft_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch1"
   end="COMM_Pedreiro_v1_01_A.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch2"
   end="COMM_Pedreiro_v1_01_B.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch3"
   end="COMM_Pedreiro_v1_01_C.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch4"
   end="COMM_Pedreiro_v1_01_D.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch5"
   end="COMM_Pedreiro_v1_01_E.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch6"
   end="COMM_Pedreiro_v1_01_F.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_comm_ch7"
   end="COMM_Pedreiro_v1_01_G.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_rs232"
   end="rs232_uart.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_sd_card"
   end="Altera_UP_SD_Card_Avalon_Interface_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="SEVEN_SEGMENT_CONTROLLER_0.SSDP_RST" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m2_ddr2_memory.global_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m1_ddr2_memory.global_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="clock_bridge_afi_50.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="sync.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="pio_ctrl_io_lvds.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="rs232_uart.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="rtcc_sdo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="rtcc_sdi.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="rtcc_sck.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="rtcc_cs_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="rtcc_alarm.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="csense_sdo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="csense_sdi.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="csense_sck.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="csense_cs_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="csense_adc_fo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="temp_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="temp_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="Altera_UP_SD_Card_Avalon_Interface_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="sd_card_wp_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m2_ddr2_i2c_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m2_ddr2_i2c_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m1_ddr2_i2c_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m1_ddr2_i2c_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="pio_LED_painel.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="pio_LED.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="pio_EXT.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="pio_DIP.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="pio_BUTTON.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="timer_1us.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="timer_1ms.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="sysid_qsys.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="ddr2_address_span_extender.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="nios2_gen2_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="onchip_memory.reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="dma_DDR_M2.reset_n" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="dma_DDR_M1.reset_n" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_H.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_G.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_E.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_F.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_B.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_A.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_C.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="COMM_Pedreiro_v1_01_D.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="clock_bridge_afi_50.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m2_ddr2_memory.soft_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_simucam"
   end="m1_ddr2_memory.soft_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_sync"
   end="sync.reset" />
 <connection
   kind="tristate_conduit"
   version="18.1"
   start="ext_flash.tcm"
   end="tristate_conduit_bridge_0.tcs" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
