Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Nov  4 11:54:46 2021
| Host         : UTCLAB-L00 running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTN[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[9]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: p1/clkout_a_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: p1/clkout_b_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: p1/clkout_c_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pgen1/out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pgen1/slowclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 497 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.281        0.000                      0                  196        0.107        0.000                      0                  196        3.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.281        0.000                      0                  196        0.107        0.000                      0                  196        3.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 p1/counter_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.952ns (22.503%)  route 3.279ns (77.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.753     5.421    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  p1/counter_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  p1/counter_b_reg[16]/Q
                         net (fo=2, routed)           0.998     6.876    p1/counter_b_reg[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.000 r  p1/counter_b[0]_i_13/O
                         net (fo=1, routed)           0.420     7.419    p1/counter_b[0]_i_13_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.543 r  p1/counter_b[0]_i_12/O
                         net (fo=1, routed)           0.585     8.128    p1/counter_b[0]_i_12_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.252 r  p1/counter_b[0]_i_3/O
                         net (fo=2, routed)           0.453     8.705    p1/counter_b[0]_i_3_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.829 r  p1/counter_b[0]_i_1/O
                         net (fo=32, routed)          0.823     9.652    p1/counter_b[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.577    12.969    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[20]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    12.933    p1/counter_b_reg[20]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 p1/counter_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.952ns (22.503%)  route 3.279ns (77.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.753     5.421    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  p1/counter_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  p1/counter_b_reg[16]/Q
                         net (fo=2, routed)           0.998     6.876    p1/counter_b_reg[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.000 r  p1/counter_b[0]_i_13/O
                         net (fo=1, routed)           0.420     7.419    p1/counter_b[0]_i_13_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.543 r  p1/counter_b[0]_i_12/O
                         net (fo=1, routed)           0.585     8.128    p1/counter_b[0]_i_12_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.252 r  p1/counter_b[0]_i_3/O
                         net (fo=2, routed)           0.453     8.705    p1/counter_b[0]_i_3_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.829 r  p1/counter_b[0]_i_1/O
                         net (fo=32, routed)          0.823     9.652    p1/counter_b[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.577    12.969    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[21]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    12.933    p1/counter_b_reg[21]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 p1/counter_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.952ns (22.503%)  route 3.279ns (77.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.753     5.421    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  p1/counter_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  p1/counter_b_reg[16]/Q
                         net (fo=2, routed)           0.998     6.876    p1/counter_b_reg[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.000 r  p1/counter_b[0]_i_13/O
                         net (fo=1, routed)           0.420     7.419    p1/counter_b[0]_i_13_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.543 r  p1/counter_b[0]_i_12/O
                         net (fo=1, routed)           0.585     8.128    p1/counter_b[0]_i_12_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.252 r  p1/counter_b[0]_i_3/O
                         net (fo=2, routed)           0.453     8.705    p1/counter_b[0]_i_3_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.829 r  p1/counter_b[0]_i_1/O
                         net (fo=32, routed)          0.823     9.652    p1/counter_b[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.577    12.969    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[22]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    12.933    p1/counter_b_reg[22]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 p1/counter_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.952ns (22.503%)  route 3.279ns (77.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.753     5.421    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  p1/counter_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  p1/counter_b_reg[16]/Q
                         net (fo=2, routed)           0.998     6.876    p1/counter_b_reg[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.000 r  p1/counter_b[0]_i_13/O
                         net (fo=1, routed)           0.420     7.419    p1/counter_b[0]_i_13_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.543 r  p1/counter_b[0]_i_12/O
                         net (fo=1, routed)           0.585     8.128    p1/counter_b[0]_i_12_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.252 r  p1/counter_b[0]_i_3/O
                         net (fo=2, routed)           0.453     8.705    p1/counter_b[0]_i_3_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.829 r  p1/counter_b[0]_i_1/O
                         net (fo=32, routed)          0.823     9.652    p1/counter_b[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.577    12.969    p1/CLK_IN_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  p1/counter_b_reg[23]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    12.933    p1/counter_b_reg[23]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 p1/counter_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.429%)  route 3.111ns (76.571%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.673     5.341    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  p1/counter_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  p1/counter_a_reg[13]/Q
                         net (fo=2, routed)           0.813     6.611    p1/counter_a_reg[13]
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.735 r  p1/counter_a[0]_i_12/O
                         net (fo=1, routed)           0.416     7.151    p1/counter_a[0]_i_12_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  p1/counter_a[0]_i_10/O
                         net (fo=1, routed)           0.449     7.724    p1/counter_a[0]_i_10_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.848 f  p1/counter_a[0]_i_4/O
                         net (fo=2, routed)           0.173     8.021    p1/counter_a[0]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.145 r  p1/counter_a[0]_i_1/O
                         net (fo=32, routed)          1.260     9.405    p1/clear
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.483    12.874    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[20]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    p1/counter_a_reg[20]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 p1/counter_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.429%)  route 3.111ns (76.571%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.673     5.341    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  p1/counter_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  p1/counter_a_reg[13]/Q
                         net (fo=2, routed)           0.813     6.611    p1/counter_a_reg[13]
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.735 r  p1/counter_a[0]_i_12/O
                         net (fo=1, routed)           0.416     7.151    p1/counter_a[0]_i_12_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  p1/counter_a[0]_i_10/O
                         net (fo=1, routed)           0.449     7.724    p1/counter_a[0]_i_10_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.848 f  p1/counter_a[0]_i_4/O
                         net (fo=2, routed)           0.173     8.021    p1/counter_a[0]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.145 r  p1/counter_a[0]_i_1/O
                         net (fo=32, routed)          1.260     9.405    p1/clear
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.483    12.874    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[21]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    p1/counter_a_reg[21]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 p1/counter_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.429%)  route 3.111ns (76.571%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.673     5.341    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  p1/counter_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  p1/counter_a_reg[13]/Q
                         net (fo=2, routed)           0.813     6.611    p1/counter_a_reg[13]
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.735 r  p1/counter_a[0]_i_12/O
                         net (fo=1, routed)           0.416     7.151    p1/counter_a[0]_i_12_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  p1/counter_a[0]_i_10/O
                         net (fo=1, routed)           0.449     7.724    p1/counter_a[0]_i_10_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.848 f  p1/counter_a[0]_i_4/O
                         net (fo=2, routed)           0.173     8.021    p1/counter_a[0]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.145 r  p1/counter_a[0]_i_1/O
                         net (fo=32, routed)          1.260     9.405    p1/clear
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.483    12.874    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[22]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    p1/counter_a_reg[22]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 p1/counter_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.952ns (23.429%)  route 3.111ns (76.571%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.673     5.341    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  p1/counter_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  p1/counter_a_reg[13]/Q
                         net (fo=2, routed)           0.813     6.611    p1/counter_a_reg[13]
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.735 r  p1/counter_a[0]_i_12/O
                         net (fo=1, routed)           0.416     7.151    p1/counter_a[0]_i_12_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  p1/counter_a[0]_i_10/O
                         net (fo=1, routed)           0.449     7.724    p1/counter_a[0]_i_10_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.848 f  p1/counter_a[0]_i_4/O
                         net (fo=2, routed)           0.173     8.021    p1/counter_a[0]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.145 r  p1/counter_a[0]_i_1/O
                         net (fo=32, routed)          1.260     9.405    p1/clear
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.483    12.874    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[23]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y50         FDRE (Setup_fdre_C_R)       -0.429    12.687    p1/counter_a_reg[23]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 p1/counter_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.952ns (23.481%)  route 3.102ns (76.519%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.673     5.341    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  p1/counter_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  p1/counter_a_reg[13]/Q
                         net (fo=2, routed)           0.813     6.611    p1/counter_a_reg[13]
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.735 r  p1/counter_a[0]_i_12/O
                         net (fo=1, routed)           0.416     7.151    p1/counter_a[0]_i_12_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  p1/counter_a[0]_i_10/O
                         net (fo=1, routed)           0.449     7.724    p1/counter_a[0]_i_10_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.848 f  p1/counter_a[0]_i_4/O
                         net (fo=2, routed)           0.173     8.021    p1/counter_a[0]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.145 r  p1/counter_a[0]_i_1/O
                         net (fo=32, routed)          1.251     9.396    p1/clear
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.483    12.874    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[28]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y52         FDRE (Setup_fdre_C_R)       -0.429    12.687    p1/counter_a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 p1/counter_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.952ns (23.481%)  route 3.102ns (76.519%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.673     5.341    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  p1/counter_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  p1/counter_a_reg[13]/Q
                         net (fo=2, routed)           0.813     6.611    p1/counter_a_reg[13]
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.735 r  p1/counter_a[0]_i_12/O
                         net (fo=1, routed)           0.416     7.151    p1/counter_a[0]_i_12_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  p1/counter_a[0]_i_10/O
                         net (fo=1, routed)           0.449     7.724    p1/counter_a[0]_i_10_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.848 f  p1/counter_a[0]_i_4/O
                         net (fo=2, routed)           0.173     8.021    p1/counter_a[0]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.145 r  p1/counter_a[0]_i_1/O
                         net (fo=32, routed)          1.251     9.396    p1/clear
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.483    12.874    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[29]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y52         FDRE (Setup_fdre_C_R)       -0.429    12.687    p1/counter_a_reg[29]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  p1/counter_a_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    p1/counter_a_reg[20]_i_1_n_7
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[20]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  p1/counter_a_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    p1/counter_a_reg[20]_i_1_n_5
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[22]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.986 r  p1/counter_a_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    p1/counter_a_reg[20]_i_1_n_6
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[21]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.986 r  p1/counter_a_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    p1/counter_a_reg[20]_i_1_n_4
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  p1/counter_a_reg[23]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  p1/counter_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    p1/counter_a_reg[20]_i_1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  p1/counter_a_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    p1/counter_a_reg[24]_i_1_n_7
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[24]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  p1/counter_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    p1/counter_a_reg[20]_i_1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  p1/counter_a_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    p1/counter_a_reg[24]_i_1_n_5
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[26]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  p1/counter_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    p1/counter_a_reg[20]_i_1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  p1/counter_a_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    p1/counter_a_reg[24]_i_1_n_6
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[25]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  p1/counter_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    p1/counter_a_reg[20]_i_1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.025 r  p1/counter_a_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    p1/counter_a_reg[24]_i_1_n_4
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  p1/counter_a_reg[27]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  p1/counter_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    p1/counter_a_reg[20]_i_1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  p1/counter_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    p1/counter_a_reg[24]_i_1_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  p1/counter_a_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    p1/counter_a_reg[28]_i_1_n_7
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[28]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.475    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  p1/counter_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  p1/counter_a_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    p1/counter_a_reg[19]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  p1/counter_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    p1/counter_a_reg[16]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  p1/counter_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    p1/counter_a_reg[20]_i_1_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  p1/counter_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    p1/counter_a_reg[24]_i_1_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  p1/counter_a_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    p1/counter_a_reg[28]_i_1_n_5
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.826     1.985    p1/CLK_IN_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  p1/counter_a_reg[30]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.105     1.843    p1/counter_a_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y49    p1/counter_a_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y49    p1/counter_a_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y49    p1/counter_a_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y45    p1/counter_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y50    p1/counter_a_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y50    p1/counter_a_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y50    p1/counter_a_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y50    p1/counter_a_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y51    p1/counter_a_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y49    p1/counter_a_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y49    p1/counter_a_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y49    p1/counter_a_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y45    p1/counter_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y50    p1/counter_a_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y50    p1/counter_a_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y50    p1/counter_a_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y50    p1/counter_a_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y50    p1/counter_a_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y50    p1/counter_a_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y36    p1/counter_b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y38    p1/counter_b_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y38    p1/counter_b_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    p1/counter_b_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    p1/counter_b_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    p1/counter_b_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y43    p1/counter_b_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y36    p1/counter_b_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y43    p1/counter_b_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y43    p1/counter_b_reg[31]/C



