{
  "module_name": "dcn321_resource.c",
  "hash_id": "21a4766e407f41ae270eec6844030bb51400e9faf0f81302c39549048c2a24ea",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn321/dcn321_resource.c",
  "human_readable_source": "\n \n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn32/dcn32_init.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn32/dcn32_resource.h\"\n#include \"dcn321_resource.h\"\n\n#include \"dcn20/dcn20_resource.h\"\n#include \"dcn30/dcn30_resource.h\"\n\n#include \"dml/dcn321/dcn321_fpu.h\"\n\n#include \"dcn10/dcn10_ipp.h\"\n#include \"dcn30/dcn30_hubbub.h\"\n#include \"dcn31/dcn31_hubbub.h\"\n#include \"dcn32/dcn32_hubbub.h\"\n#include \"dcn32/dcn32_mpc.h\"\n#include \"dcn32/dcn32_hubp.h\"\n#include \"irq/dcn32/irq_service_dcn32.h\"\n#include \"dcn32/dcn32_dpp.h\"\n#include \"dcn32/dcn32_optc.h\"\n#include \"dcn20/dcn20_hwseq.h\"\n#include \"dcn30/dcn30_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn30/dcn30_opp.h\"\n#include \"dcn20/dcn20_dsc.h\"\n#include \"dcn30/dcn30_vpg.h\"\n#include \"dcn30/dcn30_afmt.h\"\n#include \"dcn30/dcn30_dio_stream_encoder.h\"\n#include \"dcn32/dcn32_dio_stream_encoder.h\"\n#include \"dcn31/dcn31_hpo_dp_stream_encoder.h\"\n#include \"dcn31/dcn31_hpo_dp_link_encoder.h\"\n#include \"dcn32/dcn32_hpo_dp_link_encoder.h\"\n#include \"dcn31/dcn31_apg.h\"\n#include \"dcn31/dcn31_dio_link_encoder.h\"\n#include \"dcn32/dcn32_dio_link_encoder.h\"\n#include \"dcn321_dio_link_encoder.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"clk_mgr.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dml/display_mode_vba.h\"\n#include \"dcn32/dcn32_dccg.h\"\n#include \"dcn10/dcn10_resource.h\"\n#include \"link.h\"\n#include \"dcn31/dcn31_panel_cntl.h\"\n\n#include \"dcn30/dcn30_dwb.h\"\n#include \"dcn32/dcn32_mmhubbub.h\"\n\n#include \"dcn/dcn_3_2_1_offset.h\"\n#include \"dcn/dcn_3_2_1_sh_mask.h\"\n#include \"nbio/nbio_4_3_0_offset.h\"\n\n#include \"reg_helper.h\"\n#include \"dce/dmub_abm.h\"\n#include \"dce/dmub_psr.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n\n#include \"dml/dcn30/display_mode_vba_30.h\"\n#include \"vm_helper.h\"\n#include \"dcn20/dcn20_vmid.h\"\n\n#define DC_LOGGER_INIT(logger)\n\nenum dcn321_clk_src_array_id {\n\tDCN321_CLK_SRC_PLL0,\n\tDCN321_CLK_SRC_PLL1,\n\tDCN321_CLK_SRC_PLL2,\n\tDCN321_CLK_SRC_PLL3,\n\tDCN321_CLK_SRC_PLL4,\n\tDCN321_CLK_SRC_TOTAL\n};\n\n \n\n \n#define BASE_INNER(seg) ctx->dcn_reg_offsets[seg]\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\tREG_STRUCT.reg_name = BASE(reg ## reg_name ## _BASE_IDX) +  \\\n\t\treg ## reg_name\n#define SR_ARR(reg_name, id)\\\n\tREG_STRUCT[id].reg_name = BASE(reg ## reg_name ## _BASE_IDX) +  \\\n\t\treg ## reg_name\n#define SR_ARR_INIT(reg_name, id, value)\\\n\tREG_STRUCT[id].reg_name =  value\n\n#define SRI(reg_name, block, id)\\\n\tREG_STRUCT.reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRI_ARR(reg_name, block, id)\\\n\tREG_STRUCT[id].reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SR_ARR_I2C(reg_name, id) \\\n\tREG_STRUCT[id-1].reg_name = BASE(reg##reg_name##_BASE_IDX) + reg##reg_name\n\n#define SRI_ARR_I2C(reg_name, block, id)\\\n\tREG_STRUCT[id-1].reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRI_ARR_ALPHABET(reg_name, block, index, id)\\\n\tREG_STRUCT[index].reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRI2(reg_name, block, id)\\\n\t.reg_name = BASE(reg ## reg_name ## _BASE_IDX) + \\\n\t\treg ## reg_name\n#define SRI2_ARR(reg_name, block, id)\\\n\tREG_STRUCT[id].reg_name = BASE(reg ## reg_name ## _BASE_IDX) + \\\n\t\treg ## reg_name\n\n#define SRIR(var_name, reg_name, block, id)\\\n\t.var_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\tREG_STRUCT.reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII_ARR_2(reg_name, block, id, inst)\\\n\tREG_STRUCT[inst].reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII_MPC_RMU(reg_name, block, id)\\\n\t.RMU##_##reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SRII_DWB(reg_name, temp_name, block, id)\\\n\tREG_STRUCT.reg_name[id] = BASE(reg ## block ## id ## _ ## temp_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## temp_name\n\n#define DCCG_SRII(reg_name, block, id)\\\n\tREG_STRUCT.block ## _ ## reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\treg ## block ## id ## _ ## reg_name\n\n#define SF_DWB2(reg_name, block, id, field_name, post_fix) \\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\tREG_STRUCT.reg_name[id] = BASE(reg ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\treg ## reg_name ## _ ## block ## id\n\n \n#define NBIO_BASE_INNER(seg) ctx->nbio_reg_offsets[seg]\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\tREG_STRUCT.reg_name = NBIO_BASE(regBIF_BX0_ ## reg_name ## _BASE_IDX) + \\\n\t\tregBIF_BX0_ ## reg_name\n#define NBIO_SR_ARR(reg_name, id)\\\n\tREG_STRUCT[id].reg_name = NBIO_BASE(regBIF_BX0_ ## reg_name ## _BASE_IDX) + \\\n\t\tregBIF_BX0_ ## reg_name\n\n#define CTX ctx\n#define REG(reg_name) \\\n\t(ctx->dcn_reg_offsets[reg ## reg_name ## _BASE_IDX] + reg ## reg_name)\n\nstatic struct bios_registers bios_regs;\n\n#define bios_regs_init() \\\n\t\t( \\\n\t\tNBIO_SR(BIOS_SCRATCH_3),\\\n\t\tNBIO_SR(BIOS_SCRATCH_6)\\\n\t\t)\n\n#define clk_src_regs_init(index, pllid)\\\n\tCS_COMMON_REG_LIST_DCN3_0_RI(index, pllid)\n\nstatic struct dce110_clk_src_regs clk_src_regs[5];\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN3_2(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN3_2(_MASK)\n};\n\n#define abm_regs_init(id)\\\n\t\tABM_DCN32_REG_LIST_RI(id)\n\nstatic struct dce_abm_registers abm_regs[4];\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN32(_MASK)\n};\n\n#define audio_regs_init(id)\\\n\t\tAUD_COMMON_REG_LIST_RI(id)\n\nstatic struct dce_audio_registers audio_regs[5];\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n#define vpg_regs_init(id)\\\n\tVPG_DCN3_REG_LIST_RI(id)\n\nstatic struct dcn30_vpg_registers vpg_regs[10];\n\nstatic const struct dcn30_vpg_shift vpg_shift = {\n\tDCN3_VPG_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn30_vpg_mask vpg_mask = {\n\tDCN3_VPG_MASK_SH_LIST(_MASK)\n};\n\n#define afmt_regs_init(id)\\\n\tAFMT_DCN3_REG_LIST_RI(id)\n\nstatic struct dcn30_afmt_registers afmt_regs[6];\n\nstatic const struct dcn30_afmt_shift afmt_shift = {\n\tDCN3_AFMT_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn30_afmt_mask afmt_mask = {\n\tDCN3_AFMT_MASK_SH_LIST(_MASK)\n};\n\n#define apg_regs_init(id)\\\n\tAPG_DCN31_REG_LIST_RI(id)\n\nstatic struct dcn31_apg_registers apg_regs[4];\n\nstatic const struct dcn31_apg_shift apg_shift = {\n\tDCN31_APG_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_apg_mask apg_mask = {\n\t\tDCN31_APG_MASK_SH_LIST(_MASK)\n};\n\n#define stream_enc_regs_init(id)\\\n\tSE_DCN32_REG_LIST_RI(id)\n\nstatic struct dcn10_stream_enc_registers stream_enc_regs[5];\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN32(_MASK)\n};\n\n\n#define aux_regs_init(id)\\\n\tDCN2_AUX_REG_LIST_RI(id)\n\nstatic struct dcn10_link_enc_aux_registers link_enc_aux_regs[5];\n\n#define hpd_regs_init(id)\\\n\tHPD_REG_LIST_RI(id)\n\nstatic struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[5];\n\n#define link_regs_init(id, phyid)\\\n\t( \\\n\tLE_DCN31_REG_LIST_RI(id), \\\n\tUNIPHY_DCN2_REG_LIST_RI(id, phyid)\\\n\t)\n\t  \\\n\nstatic struct dcn10_link_enc_registers link_enc_regs[5];\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN31(__SHIFT), \\\n\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN31(_MASK), \\\n\n};\n\n#define hpo_dp_stream_encoder_reg_init(id)\\\n\tDCN3_1_HPO_DP_STREAM_ENC_REG_LIST_RI(id)\n\nstatic struct dcn31_hpo_dp_stream_encoder_registers hpo_dp_stream_enc_regs[4];\n\nstatic const struct dcn31_hpo_dp_stream_encoder_shift hpo_dp_se_shift = {\n\tDCN3_1_HPO_DP_STREAM_ENC_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_hpo_dp_stream_encoder_mask hpo_dp_se_mask = {\n\tDCN3_1_HPO_DP_STREAM_ENC_MASK_SH_LIST(_MASK)\n};\n\n\n#define hpo_dp_link_encoder_reg_init(id)\\\n\tDCN3_1_HPO_DP_LINK_ENC_REG_LIST_RI(id)\n\t \n\t \n\t \n\t \n\nstatic struct dcn31_hpo_dp_link_encoder_registers hpo_dp_link_enc_regs[2];\n\nstatic const struct dcn31_hpo_dp_link_encoder_shift hpo_dp_le_shift = {\n\tDCN3_2_HPO_DP_LINK_ENC_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn31_hpo_dp_link_encoder_mask hpo_dp_le_mask = {\n\tDCN3_2_HPO_DP_LINK_ENC_MASK_SH_LIST(_MASK)\n};\n\n#define dpp_regs_init(id)\\\n\tDPP_REG_LIST_DCN30_COMMON_RI(id)\n\nstatic struct dcn3_dpp_registers dpp_regs[4];\n\nstatic const struct dcn3_dpp_shift tf_shift = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30_COMMON(__SHIFT)\n};\n\nstatic const struct dcn3_dpp_mask tf_mask = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30_COMMON(_MASK)\n};\n\n\n#define opp_regs_init(id)\\\n\tOPP_REG_LIST_DCN30_RI(id)\n\nstatic struct dcn20_opp_registers opp_regs[4];\n\nstatic const struct dcn20_opp_shift opp_shift = {\n\tOPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_opp_mask opp_mask = {\n\tOPP_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define aux_engine_regs_init(id) \\\n\t( \\\n\tAUX_COMMON_REG_LIST0_RI(id), SR_ARR_INIT(AUXN_IMPCAL, id, 0), \\\n\tSR_ARR_INIT(AUXP_IMPCAL, id, 0), \\\n\tSR_ARR_INIT(AUX_RESET_MASK, id, DP_AUX0_AUX_CONTROL__AUX_RESET_MASK), \\\n\tSR_ARR_INIT(AUX_RESET_MASK, id, DP_AUX0_AUX_CONTROL__AUX_RESET_MASK)\\\n\t)\n\nstatic struct dce110_aux_registers aux_engine_regs[5];\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\n#define dwbc_regs_dcn3_init(id)\\\n\tDWBC_COMMON_REG_LIST_DCN30_RI(id)\n\nstatic struct dcn30_dwbc_registers dwbc30_regs[1];\n\nstatic const struct dcn30_dwbc_shift dwbc30_shift = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_dwbc_mask dwbc30_mask = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define mcif_wb_regs_dcn3_init(id)\\\n\tMCIF_WB_COMMON_REG_LIST_DCN32_RI(id)\n\nstatic struct dcn30_mmhubbub_registers mcif_wb30_regs[1];\n\nstatic const struct dcn30_mmhubbub_shift mcif_wb30_shift = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dcn30_mmhubbub_mask mcif_wb30_mask = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN32(_MASK)\n};\n\n#define dsc_regsDCN20_init(id)\\\n\tDSC_REG_LIST_DCN20_RI(id)\n\nstatic struct dcn20_dsc_registers dsc_regs[4];\n\nstatic const struct dcn20_dsc_shift dsc_shift = {\n\tDSC_REG_LIST_SH_MASK_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_dsc_mask dsc_mask = {\n\tDSC_REG_LIST_SH_MASK_DCN20(_MASK)\n};\n\nstatic struct dcn30_mpc_registers mpc_regs;\n#define dcn_mpc_regs_init()\\\n\tMPC_REG_LIST_DCN3_2_RI(0),\\\n\tMPC_REG_LIST_DCN3_2_RI(1),\\\n\tMPC_REG_LIST_DCN3_2_RI(2),\\\n\tMPC_REG_LIST_DCN3_2_RI(3),\\\n\tMPC_OUT_MUX_REG_LIST_DCN3_0_RI(0),\\\n\tMPC_OUT_MUX_REG_LIST_DCN3_0_RI(1),\\\n\tMPC_OUT_MUX_REG_LIST_DCN3_0_RI(2),\\\n\tMPC_OUT_MUX_REG_LIST_DCN3_0_RI(3),\\\n\tMPC_DWB_MUX_REG_LIST_DCN3_0_RI(0)\n\nstatic const struct dcn30_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dcn30_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN32(_MASK)\n};\n\n#define optc_regs_init(id)\\\n\tOPTC_COMMON_REG_LIST_DCN3_2_RI(id)\n\nstatic struct dcn_optc_registers optc_regs[4];\n\nstatic const struct dcn_optc_shift optc_shift = {\n\tOPTC_COMMON_MASK_SH_LIST_DCN3_2(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask optc_mask = {\n\tOPTC_COMMON_MASK_SH_LIST_DCN3_2(_MASK)\n};\n\n#define hubp_regs_init(id) \\\n\tHUBP_REG_LIST_DCN32_RI(id)\n\nstatic struct dcn_hubp2_registers hubp_regs[4];\n\nstatic const struct dcn_hubp2_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dcn_hubp2_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN32(_MASK)\n};\n\nstatic struct dcn_hubbub_registers hubbub_reg;\n#define hubbub_reg_init()\\\n\t\tHUBBUB_REG_LIST_DCN32_RI(0)\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN32(_MASK)\n};\n\nstatic struct dccg_registers dccg_regs;\n\n#define dccg_regs_init()\\\n\tDCCG_REG_LIST_DCN32_RI()\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_MASK_SH_LIST_DCN32(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_MASK_SH_LIST_DCN32(_MASK)\n};\n\n\n#define SRII2(reg_name_pre, reg_name_post, id)\\\n\t.reg_name_pre ## _ ##  reg_name_post[id] = BASE(reg ## reg_name_pre \\\n\t\t\t## id ## _ ## reg_name_post ## _BASE_IDX) + \\\n\t\t\treg ## reg_name_pre ## id ## _ ## reg_name_post\n\n\n#define HWSEQ_DCN32_REG_LIST()\\\n\tSR(DCHUBBUB_GLOBAL_TIMER_CNTL), \\\n\tSR(DIO_MEM_PWR_CTRL), \\\n\tSR(ODM_MEM_PWR_CTRL3), \\\n\tSR(MMHUBBUB_MEM_PWR_CNTL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL), \\\n\tSR(DCCG_GATE_DISABLE_CNTL2), \\\n\tSR(DCFCLK_CNTL),\\\n\tSR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \\\n\tSRII(PIXEL_RATE_CNTL, OTG, 0), \\\n\tSRII(PIXEL_RATE_CNTL, OTG, 1),\\\n\tSRII(PIXEL_RATE_CNTL, OTG, 2),\\\n\tSRII(PIXEL_RATE_CNTL, OTG, 3),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 0),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 1),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 2),\\\n\tSRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 3),\\\n\tSR(MICROSECOND_TIME_BASE_DIV), \\\n\tSR(MILLISECOND_TIME_BASE_DIV), \\\n\tSR(DISPCLK_FREQ_CHANGE_CNTL), \\\n\tSR(RBBMIF_TIMEOUT_DIS), \\\n\tSR(RBBMIF_TIMEOUT_DIS_2), \\\n\tSR(DCHUBBUB_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_CTRL), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_B_A), \\\n\tSR(DPP_TOP0_DPP_CRC_VAL_R_G), \\\n\tSR(MPC_CRC_CTRL), \\\n\tSR(MPC_CRC_RESULT_GB), \\\n\tSR(MPC_CRC_RESULT_C), \\\n\tSR(MPC_CRC_RESULT_AR), \\\n\tSR(DOMAIN0_PG_CONFIG), \\\n\tSR(DOMAIN1_PG_CONFIG), \\\n\tSR(DOMAIN2_PG_CONFIG), \\\n\tSR(DOMAIN3_PG_CONFIG), \\\n\tSR(DOMAIN16_PG_CONFIG), \\\n\tSR(DOMAIN17_PG_CONFIG), \\\n\tSR(DOMAIN18_PG_CONFIG), \\\n\tSR(DOMAIN19_PG_CONFIG), \\\n\tSR(DOMAIN0_PG_STATUS), \\\n\tSR(DOMAIN1_PG_STATUS), \\\n\tSR(DOMAIN2_PG_STATUS), \\\n\tSR(DOMAIN3_PG_STATUS), \\\n\tSR(DOMAIN16_PG_STATUS), \\\n\tSR(DOMAIN17_PG_STATUS), \\\n\tSR(DOMAIN18_PG_STATUS), \\\n\tSR(DOMAIN19_PG_STATUS), \\\n\tSR(D1VGA_CONTROL), \\\n\tSR(D2VGA_CONTROL), \\\n\tSR(D3VGA_CONTROL), \\\n\tSR(D4VGA_CONTROL), \\\n\tSR(D5VGA_CONTROL), \\\n\tSR(D6VGA_CONTROL), \\\n\tSR(DC_IP_REQUEST_CNTL), \\\n\tSR(AZALIA_AUDIO_DTO), \\\n\tSR(AZALIA_CONTROLLER_CLOCK_GATING)\n\nstatic struct dce_hwseq_registers hwseq_reg;\n\n#define hwseq_reg_init()\\\n\tHWSEQ_DCN32_REG_LIST()\n\n#define HWSEQ_DCN32_MASK_SH_LIST(mask_sh)\\\n\tHWSEQ_DCN_MASK_SH_LIST(mask_sh), \\\n\tHWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \\\n\tHWS_SF(, DOMAIN0_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN1_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN2_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN3_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN17_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN18_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DOMAIN19_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \\\n\tHWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \\\n\tHWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \\\n\tHWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_G_GATE_DIS, mask_sh), \\\n\tHWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_UNASSIGNED_PWR_MODE, mask_sh), \\\n\tHWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_VBLANK_PWR_MODE, mask_sh), \\\n\tHWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh)\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN32_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN32_MASK_SH_LIST(_MASK)\n};\n#define vmid_regs_init(id)\\\n\t\tDCN20_VMID_REG_LIST_RI(id)\n\nstatic struct dcn_vmid_registers vmid_regs[16];\n\nstatic const struct dcn20_vmid_shift vmid_shifts = {\n\t\tDCN20_VMID_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn20_vmid_mask vmid_masks = {\n\t\tDCN20_VMID_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct resource_caps res_cap_dcn321 = {\n\t.num_timing_generator = 4,\n\t.num_opp = 4,\n\t.num_video_plane = 4,\n\t.num_audio = 5,\n\t.num_stream_encoder = 5,\n\t.num_hpo_dp_stream_encoder = 4,\n\t.num_hpo_dp_link_encoder = 2,\n\t.num_pll = 5,\n\t.num_dwb = 1,\n\t.num_ddc = 5,\n\t.num_vmid = 16,\n\t.num_mpc_3dlut = 4,\n\t.num_dsc = 4,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = true,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = true,\n\t\t\t.ayuv = false,\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 16000\n\t},\n\n\t\n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 167,\n\t\t\t.nv12 = 167,\n\t\t\t.fp16 = 167\n\t},\n\t64,\n\t64\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t.disable_dmcu = true,\n\t.force_abm_enable = false,\n\t.timing_trace = false,\n\t.clock_trace = true,\n\t.disable_pplib_clock_request = false,\n\t.pipe_split_policy = MPC_SPLIT_AVOID,\n\t.force_single_disp_pipe_split = false,\n\t.disable_dcc = DCC_ENABLE,\n\t.vsr_support = true,\n\t.performance_trace = false,\n\t.max_downscale_src_width = 7680, \n\t.disable_pplib_wm_range = false,\n\t.scl_reset_length10 = true,\n\t.sanity_checks = false,\n\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t.dwb_fi_phase = -1, \n\t.dmub_command_table = true,\n\t.enable_mem_low_power = {\n\t\t.bits = {\n\t\t\t.vga = false,\n\t\t\t.i2c = false,\n\t\t\t.dmcu = false, \n\t\t\t.dscl = false,\n\t\t\t.cm = false,\n\t\t\t.mpc = false,\n\t\t\t.optc = true,\n\t\t}\n\t},\n\t.use_max_lb = true,\n\t.force_disable_subvp = false,\n\t.exit_idle_opt_for_cursor_updates = true,\n\t.enable_single_display_2to1_odm_policy = true,\n\n\t \n\t.enable_double_buffered_dsc_pg_support = true,\n\t.enable_dp_dig_pixel_rate_div_policy = 1,\n\t.allow_sw_cursor_fallback = false, \n\t.alloc_extra_way_for_cursor = true,\n\t.min_prefetch_in_strobe_ns = 60000, \n\t.disable_unbounded_requesting = false,\n\t.override_dispclk_programming = true,\n\t.disable_fpo_optimizations = false,\n\t.fpo_vactive_margin_us = 2000, \n\t.disable_fpo_vactive = false,\n\t.disable_boot_optimizations = false,\n\t.disable_subvp_high_refresh = false,\n\t.fpo_vactive_min_active_margin_us = 200,\n\t.fpo_vactive_max_blank_us = 1000,\n\t.enable_legacy_fast_update = false,\n\t.disable_dc_mode_overwrite = true,\n};\n\nstatic struct dce_aux *dcn321_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT aux_engine_regs\n\taux_engine_regs_init(0),\n\taux_engine_regs_init(1),\n\taux_engine_regs_init(2),\n\taux_engine_regs_init(3),\n\taux_engine_regs_init(4);\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n#define i2c_inst_regs_init(id)\\\n\tI2C_HW_ENGINE_COMMON_REG_LIST_DCN30_RI(id)\n\nstatic struct dce_i2c_registers i2c_hw_regs[5];\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic struct dce_i2c_hw *dcn321_i2c_hw_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT i2c_hw_regs\n\ti2c_inst_regs_init(1),\n\ti2c_inst_regs_init(2),\n\ti2c_inst_regs_init(3),\n\ti2c_inst_regs_init(4),\n\ti2c_inst_regs_init(5);\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\n\nstatic struct clock_source *dcn321_clock_source_create(\n\t\tstruct dc_context *ctx,\n\t\tstruct dc_bios *bios,\n\t\tenum clock_source_id id,\n\t\tconst struct dce110_clk_src_regs *regs,\n\t\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn31_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nstatic struct hubbub *dcn321_hubbub_create(struct dc_context *ctx)\n{\n\tint i;\n\n\tstruct dcn20_hubbub *hubbub2 = kzalloc(sizeof(struct dcn20_hubbub),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!hubbub2)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT hubbub_reg\n\thubbub_reg_init();\n\n#undef REG_STRUCT\n#define REG_STRUCT vmid_regs\n\tvmid_regs_init(0),\n\tvmid_regs_init(1),\n\tvmid_regs_init(2),\n\tvmid_regs_init(3),\n\tvmid_regs_init(4),\n\tvmid_regs_init(5),\n\tvmid_regs_init(6),\n\tvmid_regs_init(7),\n\tvmid_regs_init(8),\n\tvmid_regs_init(9),\n\tvmid_regs_init(10),\n\tvmid_regs_init(11),\n\tvmid_regs_init(12),\n\tvmid_regs_init(13),\n\tvmid_regs_init(14),\n\tvmid_regs_init(15);\n\n\thubbub32_construct(hubbub2, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask,\n\t\t\tctx->dc->dml.ip.det_buffer_size_kbytes,\n\t\t\tctx->dc->dml.ip.pixel_chunk_size_kbytes,\n\t\t\tctx->dc->dml.ip.config_return_buffer_size_in_kbytes);\n\n\n\tfor (i = 0; i < res_cap_dcn321.num_vmid; i++) {\n\t\tstruct dcn20_vmid *vmid = &hubbub2->vmid[i];\n\n\t\tvmid->ctx = ctx;\n\n\t\tvmid->regs = &vmid_regs[i];\n\t\tvmid->shifts = &vmid_shifts;\n\t\tvmid->masks = &vmid_masks;\n\t}\n\n\treturn &hubbub2->base;\n}\n\nstatic struct hubp *dcn321_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn20_hubp *hubp2 =\n\t\tkzalloc(sizeof(struct dcn20_hubp), GFP_KERNEL);\n\n\tif (!hubp2)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT hubp_regs\n\thubp_regs_init(0),\n\thubp_regs_init(1),\n\thubp_regs_init(2),\n\thubp_regs_init(3);\n\n\tif (hubp32_construct(hubp2, ctx, inst,\n\t\t\t&hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp2->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(hubp2);\n\treturn NULL;\n}\n\nstatic void dcn321_dpp_destroy(struct dpp **dpp)\n{\n\tkfree(TO_DCN30_DPP(*dpp));\n\t*dpp = NULL;\n}\n\nstatic struct dpp *dcn321_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn3_dpp *dpp3 =\n\t\tkzalloc(sizeof(struct dcn3_dpp), GFP_KERNEL);\n\n\tif (!dpp3)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT dpp_regs\n\tdpp_regs_init(0),\n\tdpp_regs_init(1),\n\tdpp_regs_init(2),\n\tdpp_regs_init(3);\n\n\tif (dpp32_construct(dpp3, ctx, inst,\n\t\t\t&dpp_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp3->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(dpp3);\n\treturn NULL;\n}\n\nstatic struct mpc *dcn321_mpc_create(\n\t\tstruct dc_context *ctx,\n\t\tint num_mpcc,\n\t\tint num_rmu)\n{\n\tstruct dcn30_mpc *mpc30 = kzalloc(sizeof(struct dcn30_mpc),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!mpc30)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT mpc_regs\n\tdcn_mpc_regs_init();\n\n\tdcn32_mpc_construct(mpc30, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\tnum_mpcc,\n\t\t\tnum_rmu);\n\n\treturn &mpc30->base;\n}\n\nstatic struct output_pixel_processor *dcn321_opp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_opp *opp2 =\n\t\tkzalloc(sizeof(struct dcn20_opp), GFP_KERNEL);\n\n\tif (!opp2) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n#undef REG_STRUCT\n#define REG_STRUCT opp_regs\n\topp_regs_init(0),\n\topp_regs_init(1),\n\topp_regs_init(2),\n\topp_regs_init(3);\n\n\tdcn20_opp_construct(opp2, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp2->base;\n}\n\n\nstatic struct timing_generator *dcn321_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_KERNEL);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT optc_regs\n\toptc_regs_init(0),\n\toptc_regs_init(1),\n\toptc_regs_init(2),\n\toptc_regs_init(3);\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &optc_regs[instance];\n\ttgn10->tg_shift = &optc_shift;\n\ttgn10->tg_mask = &optc_mask;\n\n\tdcn32_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\nstatic struct link_encoder *dcn321_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn20_link_encoder *enc20 =\n\t\tkzalloc(sizeof(struct dcn20_link_encoder), GFP_KERNEL);\n\n\tif (!enc20)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT link_enc_aux_regs\n\taux_regs_init(0),\n\taux_regs_init(1),\n\taux_regs_init(2),\n\taux_regs_init(3),\n\taux_regs_init(4);\n\n#undef REG_STRUCT\n#define REG_STRUCT link_enc_hpd_regs\n\thpd_regs_init(0),\n\thpd_regs_init(1),\n\thpd_regs_init(2),\n\thpd_regs_init(3),\n\thpd_regs_init(4);\n\n#undef REG_STRUCT\n#define REG_STRUCT link_enc_regs\n\tlink_regs_init(0, A),\n\tlink_regs_init(1, B),\n\tlink_regs_init(2, C),\n\tlink_regs_init(3, D),\n\tlink_regs_init(4, E);\n\n\tdcn321_link_encoder_construct(enc20,\n\t\t\tenc_init_data,\n\t\t\t&link_enc_feature,\n\t\t\t&link_enc_regs[enc_init_data->transmitter],\n\t\t\t&link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t&link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t&le_shift,\n\t\t\t&le_mask);\n\n\treturn &enc20->enc10.base;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, ctx->dcn_reg_offsets[regDC_PINSTRAPS_BASE_IDX] + regDC_PINSTRAPS,\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n\n}\n\nstatic struct audio *dcn321_create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\n#undef REG_STRUCT\n#define REG_STRUCT audio_regs\n\taudio_regs_init(0),\n\taudio_regs_init(1),\n\taudio_regs_init(2),\n\taudio_regs_init(3),\n\taudio_regs_init(4);\n\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct vpg *dcn321_vpg_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn30_vpg *vpg3 = kzalloc(sizeof(struct dcn30_vpg), GFP_KERNEL);\n\n\tif (!vpg3)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT vpg_regs\n\tvpg_regs_init(0),\n\tvpg_regs_init(1),\n\tvpg_regs_init(2),\n\tvpg_regs_init(3),\n\tvpg_regs_init(4),\n\tvpg_regs_init(5),\n\tvpg_regs_init(6),\n\tvpg_regs_init(7),\n\tvpg_regs_init(8),\n\tvpg_regs_init(9);\n\n\tvpg3_construct(vpg3, ctx, inst,\n\t\t\t&vpg_regs[inst],\n\t\t\t&vpg_shift,\n\t\t\t&vpg_mask);\n\n\treturn &vpg3->base;\n}\n\nstatic struct afmt *dcn321_afmt_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn30_afmt *afmt3 = kzalloc(sizeof(struct dcn30_afmt), GFP_KERNEL);\n\n\tif (!afmt3)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT afmt_regs\n\tafmt_regs_init(0),\n\tafmt_regs_init(1),\n\tafmt_regs_init(2),\n\tafmt_regs_init(3),\n\tafmt_regs_init(4),\n\tafmt_regs_init(5);\n\n\tafmt3_construct(afmt3, ctx, inst,\n\t\t\t&afmt_regs[inst],\n\t\t\t&afmt_shift,\n\t\t\t&afmt_mask);\n\n\treturn &afmt3->base;\n}\n\nstatic struct apg *dcn321_apg_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn31_apg *apg31 = kzalloc(sizeof(struct dcn31_apg), GFP_KERNEL);\n\n\tif (!apg31)\n\t\treturn NULL;\n\n#undef REG_STRUCT\n#define REG_STRUCT apg_regs\n\tapg_regs_init(0),\n\tapg_regs_init(1),\n\tapg_regs_init(2),\n\tapg_regs_init(3);\n\n\tapg31_construct(apg31, ctx, inst,\n\t\t\t&apg_regs[inst],\n\t\t\t&apg_shift,\n\t\t\t&apg_mask);\n\n\treturn &apg31->base;\n}\n\nstatic struct stream_encoder *dcn321_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1;\n\tstruct vpg *vpg;\n\tstruct afmt *afmt;\n\tint vpg_inst;\n\tint afmt_inst;\n\n\t \n\tif (eng_id <= ENGINE_ID_DIGF) {\n\t\tvpg_inst = eng_id;\n\t\tafmt_inst = eng_id;\n\t} else\n\t\treturn NULL;\n\n\tenc1 = kzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\tvpg = dcn321_vpg_create(ctx, vpg_inst);\n\tafmt = dcn321_afmt_create(ctx, afmt_inst);\n\n\tif (!enc1 || !vpg || !afmt) {\n\t\tkfree(enc1);\n\t\tkfree(vpg);\n\t\tkfree(afmt);\n\t\treturn NULL;\n\t}\n\n#undef REG_STRUCT\n#define REG_STRUCT stream_enc_regs\n\tstream_enc_regs_init(0),\n\tstream_enc_regs_init(1),\n\tstream_enc_regs_init(2),\n\tstream_enc_regs_init(3),\n\tstream_enc_regs_init(4);\n\n\tdcn32_dio_stream_encoder_construct(enc1, ctx, ctx->dc_bios,\n\t\t\t\t\teng_id, vpg, afmt,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\nstatic struct hpo_dp_stream_encoder *dcn321_hpo_dp_stream_encoder_create(\n\tenum engine_id eng_id,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn31_hpo_dp_stream_encoder *hpo_dp_enc31;\n\tstruct vpg *vpg;\n\tstruct apg *apg;\n\tuint32_t hpo_dp_inst;\n\tuint32_t vpg_inst;\n\tuint32_t apg_inst;\n\n\tASSERT((eng_id >= ENGINE_ID_HPO_DP_0) && (eng_id <= ENGINE_ID_HPO_DP_3));\n\thpo_dp_inst = eng_id - ENGINE_ID_HPO_DP_0;\n\n\t \n\tvpg_inst = hpo_dp_inst + 6;\n\n\t \n\tapg_inst = hpo_dp_inst;\n\n\t \n\thpo_dp_enc31 = kzalloc(sizeof(struct dcn31_hpo_dp_stream_encoder), GFP_KERNEL);\n\tvpg = dcn321_vpg_create(ctx, vpg_inst);\n\tapg = dcn321_apg_create(ctx, apg_inst);\n\n\tif (!hpo_dp_enc31 || !vpg || !apg) {\n\t\tkfree(hpo_dp_enc31);\n\t\tkfree(vpg);\n\t\tkfree(apg);\n\t\treturn NULL;\n\t}\n\n#undef REG_STRUCT\n#define REG_STRUCT hpo_dp_stream_enc_regs\n\thpo_dp_stream_encoder_reg_init(0),\n\thpo_dp_stream_encoder_reg_init(1),\n\thpo_dp_stream_encoder_reg_init(2),\n\thpo_dp_stream_encoder_reg_init(3);\n\n\tdcn31_hpo_dp_stream_encoder_construct(hpo_dp_enc31, ctx, ctx->dc_bios,\n\t\t\t\t\thpo_dp_inst, eng_id, vpg, apg,\n\t\t\t\t\t&hpo_dp_stream_enc_regs[hpo_dp_inst],\n\t\t\t\t\t&hpo_dp_se_shift, &hpo_dp_se_mask);\n\n\treturn &hpo_dp_enc31->base;\n}\n\nstatic struct hpo_dp_link_encoder *dcn321_hpo_dp_link_encoder_create(\n\tuint8_t inst,\n\tstruct dc_context *ctx)\n{\n\tstruct dcn31_hpo_dp_link_encoder *hpo_dp_enc31;\n\n\t \n\thpo_dp_enc31 = kzalloc(sizeof(struct dcn31_hpo_dp_link_encoder), GFP_KERNEL);\n\n#undef REG_STRUCT\n#define REG_STRUCT hpo_dp_link_enc_regs\n\thpo_dp_link_encoder_reg_init(0),\n\thpo_dp_link_encoder_reg_init(1);\n\n\thpo_dp_link_encoder32_construct(hpo_dp_enc31, ctx, inst,\n\t\t\t\t\t&hpo_dp_link_enc_regs[inst],\n\t\t\t\t\t&hpo_dp_le_shift, &hpo_dp_le_mask);\n\n\treturn &hpo_dp_enc31->base;\n}\n\nstatic struct dce_hwseq *dcn321_hwseq_create(\n\tstruct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n#undef REG_STRUCT\n#define REG_STRUCT hwseq_reg\n\thwseq_reg_init();\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = dcn321_create_audio,\n\t.create_stream_encoder = dcn321_stream_encoder_create,\n\t.create_hpo_dp_stream_encoder = dcn321_hpo_dp_stream_encoder_create,\n\t.create_hpo_dp_link_encoder = dcn321_hpo_dp_link_encoder_create,\n\t.create_hwseq = dcn321_hwseq_create,\n};\n\nstatic void dcn321_resource_destruct(struct dcn321_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tif (pool->base.stream_enc[i]->vpg != NULL) {\n\t\t\t\tkfree(DCN30_VPG_FROM_VPG(pool->base.stream_enc[i]->vpg));\n\t\t\t\tpool->base.stream_enc[i]->vpg = NULL;\n\t\t\t}\n\t\t\tif (pool->base.stream_enc[i]->afmt != NULL) {\n\t\t\t\tkfree(DCN30_AFMT_FROM_AFMT(pool->base.stream_enc[i]->afmt));\n\t\t\t\tpool->base.stream_enc[i]->afmt = NULL;\n\t\t\t}\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.hpo_dp_stream_enc_count; i++) {\n\t\tif (pool->base.hpo_dp_stream_enc[i] != NULL) {\n\t\t\tif (pool->base.hpo_dp_stream_enc[i]->vpg != NULL) {\n\t\t\t\tkfree(DCN30_VPG_FROM_VPG(pool->base.hpo_dp_stream_enc[i]->vpg));\n\t\t\t\tpool->base.hpo_dp_stream_enc[i]->vpg = NULL;\n\t\t\t}\n\t\t\tif (pool->base.hpo_dp_stream_enc[i]->apg != NULL) {\n\t\t\t\tkfree(DCN31_APG_FROM_APG(pool->base.hpo_dp_stream_enc[i]->apg));\n\t\t\t\tpool->base.hpo_dp_stream_enc[i]->apg = NULL;\n\t\t\t}\n\t\t\tkfree(DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(pool->base.hpo_dp_stream_enc[i]));\n\t\t\tpool->base.hpo_dp_stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.hpo_dp_link_enc_count; i++) {\n\t\tif (pool->base.hpo_dp_link_enc[i] != NULL) {\n\t\t\tkfree(DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(pool->base.hpo_dp_link_enc[i]));\n\t\t\tpool->base.hpo_dp_link_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tif (pool->base.dscs[i] != NULL)\n\t\t\tdcn20_dsc_destroy(&pool->base.dscs[i]);\n\t}\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN20_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\tif (pool->base.hubbub != NULL) {\n\t\tkfree(TO_DCN20_HUBBUB(pool->base.hubbub));\n\t\tpool->base.hubbub = NULL;\n\t}\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn321_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL)\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dwb; i++) {\n\t\tif (pool->base.dwbc[i] != NULL) {\n\t\t\tkfree(TO_DCN30_DWBC(pool->base.dwbc[i]));\n\t\t\tpool->base.dwbc[i] = NULL;\n\t\t}\n\t\tif (pool->base.mcif_wb[i] != NULL) {\n\t\t\tkfree(TO_DCN30_MMHUBBUB(pool->base.mcif_wb[i]));\n\t\t\tpool->base.mcif_wb[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn20_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_mpc_3dlut; i++) {\n\t\tif (pool->base.mpc_lut[i] != NULL) {\n\t\t\tdc_3dlut_func_release(pool->base.mpc_lut[i]);\n\t\t\tpool->base.mpc_lut[i] = NULL;\n\t\t}\n\t\tif (pool->base.mpc_shaper[i] != NULL) {\n\t\t\tdc_transfer_func_release(pool->base.mpc_shaper[i]);\n\t\t\tpool->base.mpc_shaper[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn20_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.multiple_abms[i] != NULL)\n\t\t\tdce_abm_destroy(&pool->base.multiple_abms[i]);\n\t}\n\n\tif (pool->base.psr != NULL)\n\t\tdmub_psr_destroy(&pool->base.psr);\n\n\tif (pool->base.dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->base.dccg);\n\n\tif (pool->base.oem_device != NULL) {\n\t\tstruct dc *dc = pool->base.oem_device->ctx->dc;\n\n\t\tdc->link_srv->destroy_ddc_service(&pool->base.oem_device);\n\t}\n}\n\n\nstatic bool dcn321_dwbc_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t dwb_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < dwb_count; i++) {\n\t\tstruct dcn30_dwbc *dwbc30 = kzalloc(sizeof(struct dcn30_dwbc),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!dwbc30) {\n\t\t\tdm_error(\"DC: failed to create dwbc30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n#undef REG_STRUCT\n#define REG_STRUCT dwbc30_regs\n\t\tdwbc_regs_dcn3_init(0);\n\n\t\tdcn30_dwbc_construct(dwbc30, ctx,\n\t\t\t\t&dwbc30_regs[i],\n\t\t\t\t&dwbc30_shift,\n\t\t\t\t&dwbc30_mask,\n\t\t\t\ti);\n\n\t\tpool->dwbc[i] = &dwbc30->base;\n\t}\n\treturn true;\n}\n\nstatic bool dcn321_mmhubbub_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t dwb_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < dwb_count; i++) {\n\t\tstruct dcn30_mmhubbub *mcif_wb30 = kzalloc(sizeof(struct dcn30_mmhubbub),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!mcif_wb30) {\n\t\t\tdm_error(\"DC: failed to create mcif_wb30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n#undef REG_STRUCT\n#define REG_STRUCT mcif_wb30_regs\n\t\tmcif_wb_regs_dcn3_init(0);\n\n\t\tdcn32_mmhubbub_construct(mcif_wb30, ctx,\n\t\t\t\t&mcif_wb30_regs[i],\n\t\t\t\t&mcif_wb30_shift,\n\t\t\t\t&mcif_wb30_mask,\n\t\t\t\ti);\n\n\t\tpool->mcif_wb[i] = &mcif_wb30->base;\n\t}\n\treturn true;\n}\n\nstatic struct display_stream_compressor *dcn321_dsc_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_dsc *dsc =\n\t\tkzalloc(sizeof(struct dcn20_dsc), GFP_KERNEL);\n\n\tif (!dsc) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n#undef REG_STRUCT\n#define REG_STRUCT dsc_regs\n\tdsc_regsDCN20_init(0),\n\tdsc_regsDCN20_init(1),\n\tdsc_regsDCN20_init(2),\n\tdsc_regsDCN20_init(3);\n\n\tdsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask);\n\n\tdsc->max_image_width = 6016;\n\n\treturn &dsc->base;\n}\n\nstatic void dcn321_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn321_resource_pool *dcn321_pool = TO_DCN321_RES_POOL(*pool);\n\n\tdcn321_resource_destruct(dcn321_pool);\n\tkfree(dcn321_pool);\n\t*pool = NULL;\n}\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn20_get_dcc_compression_cap\n};\n\nstatic void dcn321_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)\n{\n\tDC_FP_START();\n\tdcn321_update_bw_bounding_box_fpu(dc, bw_params);\n\tDC_FP_END();\n}\n\nstatic struct resource_funcs dcn321_res_pool_funcs = {\n\t.destroy = dcn321_destroy_resource_pool,\n\t.link_enc_create = dcn321_link_encoder_create,\n\t.link_enc_create_minimal = NULL,\n\t.panel_cntl_create = dcn32_panel_cntl_create,\n\t.validate_bandwidth = dcn32_validate_bandwidth,\n\t.calculate_wm_and_dlg = dcn32_calculate_wm_and_dlg,\n\t.populate_dml_pipes = dcn32_populate_dml_pipes_from_context,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn32_acquire_free_pipe_as_secondary_dpp_pipe,\n\t.add_stream_to_ctx = dcn30_add_stream_to_ctx,\n\t.add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,\n\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t.populate_dml_writeback_from_context = dcn30_populate_dml_writeback_from_context,\n\t.set_mcif_arb_params = dcn30_set_mcif_arb_params,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,\n\t.acquire_post_bldn_3dlut = dcn32_acquire_post_bldn_3dlut,\n\t.release_post_bldn_3dlut = dcn32_release_post_bldn_3dlut,\n\t.update_bw_bounding_box = dcn321_update_bw_bounding_box,\n\t.patch_unknown_plane_state = dcn20_patch_unknown_plane_state,\n\t.update_soc_for_wm_a = dcn30_update_soc_for_wm_a,\n\t.add_phantom_pipes = dcn32_add_phantom_pipes,\n\t.remove_phantom_pipes = dcn32_remove_phantom_pipes,\n\t.retain_phantom_pipes = dcn32_retain_phantom_pipes,\n\t.save_mall_state = dcn32_save_mall_state,\n\t.restore_mall_state = dcn32_restore_mall_state,\n};\n\nstatic uint32_t read_pipe_fuses(struct dc_context *ctx)\n{\n\tuint32_t value = REG_READ(CC_DC_PIPE_DIS);\n\t \n\tvalue = value & 0xf;\n\treturn value;\n}\n\n\nstatic bool dcn321_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn321_resource_pool *pool)\n{\n\tint i, j;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct irq_service_init_data init_data;\n\tstruct ddc_service_init_data ddc_init_data = {0};\n\tuint32_t pipe_fuses = 0;\n\tuint32_t num_pipes  = 4;\n\n#undef REG_STRUCT\n#define REG_STRUCT bios_regs\n\tbios_regs_init();\n\n#undef REG_STRUCT\n#define REG_STRUCT clk_src_regs\n\tclk_src_regs_init(0, A),\n\tclk_src_regs_init(1, B),\n\tclk_src_regs_init(2, C),\n\tclk_src_regs_init(3, D),\n\tclk_src_regs_init(4, E);\n\n#undef REG_STRUCT\n#define REG_STRUCT abm_regs\n\tabm_regs_init(0),\n\tabm_regs_init(1),\n\tabm_regs_init(2),\n\tabm_regs_init(3);\n\n#undef REG_STRUCT\n#define REG_STRUCT dccg_regs\n\tdccg_regs_init();\n\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_dcn321;\n\t \n\tnum_pipes  = pool->base.res_cap->num_timing_generator;\n\tpipe_fuses = read_pipe_fuses(ctx);\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++)\n\t\tif (pipe_fuses & 1 << i)\n\t\t\tnum_pipes--;\n\n\tif (pipe_fuses & 1)\n\t\tASSERT(0); \n\n\tif (pipe_fuses & CC_DC_PIPE_DIS__DC_FULL_DIS_MASK)\n\t\tASSERT(0); \n\n\t \n\tdcn3_21_ip.max_num_dpp = num_pipes;\n\tdcn3_21_ip.max_num_otg = num_pipes;\n\n\tpool->base.funcs = &dcn321_res_pool_funcs;\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->base.timing_generator_count = num_pipes;\n\tpool->base.pipe_count = num_pipes;\n\tpool->base.mpcc_count = num_pipes;\n\tdc->caps.max_downscale_ratio = 600;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 100;  \n\t \n\tdc->caps.max_cursor_size = 64;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\tdc->caps.mall_size_per_mem_channel = 4;\n\tdc->caps.mall_size_total = 0;\n\tdc->caps.cursor_cache_size = dc->caps.max_cursor_size * dc->caps.max_cursor_size * 8;\n\tdc->caps.cache_line_size = 64;\n\tdc->caps.cache_num_ways = 16;\n\n\t \n\tdc->caps.max_cab_allocation_bytes = dcn32_calc_num_avail_chans_for_mall(\n\t\tdc, dc->ctx->dc_bios->vram_info.num_chans) *\n\t\tdc->caps.mall_size_per_mem_channel * 1024 * 1024;\n\tdc->caps.mall_size_total = dc->caps.max_cab_allocation_bytes;\n\n\tdc->caps.subvp_fw_processing_delay_us = 15;\n\tdc->caps.subvp_drr_max_vblank_margin_us = 40;\n\tdc->caps.subvp_prefetch_end_to_mall_start_us = 15;\n\tdc->caps.subvp_swath_height_margin_lines = 16;\n\tdc->caps.subvp_pstate_allow_width_us = 20;\n\tdc->caps.subvp_vertical_int_margin_us = 30;\n\tdc->caps.subvp_drr_vblank_start_margin_us = 100; \n\tdc->caps.max_slave_planes = 2;\n\tdc->caps.max_slave_yuv_planes = 2;\n\tdc->caps.max_slave_rgb_planes = 2;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tdc->caps.dp_hpo = true;\n\tdc->caps.dp_hdmi21_pcon_support = true;\n\tdc->caps.edp_dsc_support = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\tdc->caps.dmcub_support = true;\n\tdc->caps.max_v_total = (1 << 15) - 1;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 0; \n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 1;\n\tdc->caps.color.dpp.post_csc = 1;\n\tdc->caps.color.dpp.gamma_corr = 1;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 0;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 1;\n\tdc->caps.color.mpc.num_3dluts = pool->base.res_cap->num_mpc_3dlut; \n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\tdc->config.dc_mode_clk_limit_support = true;\n\t \n\t{\n\t\tif (ctx->dc_bios->funcs->get_lttpr_caps) {\n\t\t\tenum bp_result bp_query_result;\n\t\t\tuint8_t is_vbios_lttpr_enable = 0;\n\n\t\t\tbp_query_result = ctx->dc_bios->funcs->get_lttpr_caps(ctx->dc_bios, &is_vbios_lttpr_enable);\n\t\t\tdc->caps.vbios_lttpr_enable = (bp_query_result == BP_RESULT_OK) && !!is_vbios_lttpr_enable;\n\t\t}\n\n\t\t \n\t\t{\n\t\t\tdc->caps.vbios_lttpr_aware = true;\n\t\t}\n\t}\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\n\t\n\tif (dc->vm_helper)\n\t\tvm_helper_init(dc->vm_helper, 16);\n\n\t \n\n\t \n\tpool->base.clock_sources[DCN321_CLK_SRC_PLL0] =\n\t\t\tdcn321_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN321_CLK_SRC_PLL1] =\n\t\t\tdcn321_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\tpool->base.clock_sources[DCN321_CLK_SRC_PLL2] =\n\t\t\tdcn321_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL2,\n\t\t\t\t&clk_src_regs[2], false);\n\tpool->base.clock_sources[DCN321_CLK_SRC_PLL3] =\n\t\t\tdcn321_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL3,\n\t\t\t\t&clk_src_regs[3], false);\n\tpool->base.clock_sources[DCN321_CLK_SRC_PLL4] =\n\t\t\tdcn321_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL4,\n\t\t\t\t&clk_src_regs[4], false);\n\n\tpool->base.clk_src_count = DCN321_CLK_SRC_TOTAL;\n\n\t \n\tpool->base.dp_clock_source =\n\t\t\tdcn321_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tpool->base.dccg = dccg32_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->base.dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tdml_init_instance(&dc->dml, &dcn3_21_soc, &dcn3_21_ip, DML_PROJECT_DCN32);\n\n\t \n\tinit_data.ctx = dc->ctx;\n\tpool->base.irqs = dal_irq_service_dcn32_create(&init_data);\n\tif (!pool->base.irqs)\n\t\tgoto create_fail;\n\n\t \n\tpool->base.hubbub = dcn321_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0, j = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\n\t\t \n\t\tif (pipe_fuses & 1 << i)\n\t\t\tcontinue;\n\n\t\tpool->base.hubps[j] = dcn321_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create hubps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.dpps[j] = dcn321_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.opps[j] = dcn321_opp_create(ctx, i);\n\t\tif (pool->base.opps[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.timing_generators[j] = dcn321_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[j] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.multiple_abms[j] = dmub_abm_create(ctx,\n\t\t\t\t&abm_regs[i],\n\t\t\t\t&abm_shift,\n\t\t\t\t&abm_mask);\n\t\tif (pool->base.multiple_abms[j] == NULL) {\n\t\t\tdm_error(\"DC: failed to create abm for pipe %d!\\n\", i);\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\t \n\t\tj++;\n\t}\n\n\t \n\tpool->base.psr = dmub_psr_create(ctx);\n\tif (pool->base.psr == NULL) {\n\t\tdm_error(\"DC: failed to create psr obj!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tpool->base.mpc = dcn321_mpc_create(ctx,  pool->base.res_cap->num_timing_generator, pool->base.res_cap->num_mpc_3dlut);\n\tif (pool->base.mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tpool->base.dscs[i] = dcn321_dsc_create(ctx, i);\n\t\tif (pool->base.dscs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create display stream compressor %d!\\n\", i);\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tif (!dcn321_dwbc_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create dwbc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tif (!dcn321_mmhubbub_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mcif_wb!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn321_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn321_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\t \n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\t \n\tdcn32_hw_sequencer_init_functions(dc);\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\tif (dc->ctx->dc_bios->fw_info.oem_i2c_present) {\n\t\tddc_init_data.ctx = dc->ctx;\n\t\tddc_init_data.link = NULL;\n\t\tddc_init_data.id.id = dc->ctx->dc_bios->fw_info.oem_i2c_obj_id;\n\t\tddc_init_data.id.enum_id = 0;\n\t\tddc_init_data.id.type = OBJECT_TYPE_GENERIC;\n\t\tpool->base.oem_device = dc->link_srv->create_ddc_service(&ddc_init_data);\n\t} else {\n\t\tpool->base.oem_device = NULL;\n\t}\n\n\treturn true;\n\ncreate_fail:\n\n\tdcn321_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn321_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn321_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn321_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn321_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}