
---------- Begin Simulation Statistics ----------
final_tick                                 1120654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183140                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   319358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.57                       # Real time elapsed on the host
host_tick_rate                               96835126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2119429                       # Number of instructions simulated
sim_ops                                       3695859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001121                       # Number of seconds simulated
sim_ticks                                  1120654000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               449347                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25408                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            477072                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             244233                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          449347                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           205114                       # Number of indirect misses.
system.cpu.branchPred.lookups                  505427                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12220                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13018                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2433316                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1973659                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25512                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     356399                       # Number of branches committed
system.cpu.commit.bw_lim_events                611359                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          914562                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2119429                       # Number of instructions committed
system.cpu.commit.committedOps                3695859                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2388749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547194                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1175081     49.19%     49.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189512      7.93%     57.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       177480      7.43%     64.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       235317      9.85%     74.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       611359     25.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2388749                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78611                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10258                       # Number of function calls committed.
system.cpu.commit.int_insts                   3636631                       # Number of committed integer instructions.
system.cpu.commit.loads                        504080                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21036      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2905827     78.62%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1999      0.05%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37722      1.02%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3088      0.08%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.17%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12059      0.33%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12984      0.35%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8300      0.22%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.03%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          484280     13.10%     94.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167818      4.54%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19800      0.54%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12239      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3695859                       # Class of committed instruction
system.cpu.commit.refs                         684137                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2119429                       # Number of Instructions Simulated
system.cpu.committedOps                       3695859                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.321882                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.321882                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7686                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33479                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49237                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4407                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1037346                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4837253                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   307645                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1178258                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25584                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90002                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      590543                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2021                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      505427                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    251626                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2269331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4819                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2914855                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           711                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51168                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180404                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             343059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             256453                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040412                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2638835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.941284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930294                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1249223     47.34%     47.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    78711      2.98%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60522      2.29%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78543      2.98%     55.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1171836     44.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2638835                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    131454                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    72095                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    223260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    223260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    223260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    223260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    223260400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    223260400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8725600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8724800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4917200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4991200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5058800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80696400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80663200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1702048000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30167                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   387689                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.515537                       # Inst execution rate
system.cpu.iew.exec_refs                       792900                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200730                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702381                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                624461                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                945                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               545                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               212124                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4610370                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                592170                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36517                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4245984                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3307                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9183                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25584                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15356                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40967                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       120379                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32066                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21843                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8324                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5909700                       # num instructions consuming a value
system.cpu.iew.wb_count                       4222755                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568706                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3360883                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.507246                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4230099                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6565434                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3638931                       # number of integer regfile writes
system.cpu.ipc                               0.756497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756497                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27381      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3348911     78.20%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2023      0.05%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41603      0.97%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4766      0.11%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7004      0.16%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16248      0.38%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14970      0.35%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8969      0.21%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2408      0.06%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               576862     13.47%     94.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189800      4.43%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26483      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13818      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4282504                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   97583                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              196622                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        93780                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             144205                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4157540                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11026717                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4128975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5380748                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4609231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4282504                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1139                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          914500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19499                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            397                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1356184                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2638835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1189777     45.09%     45.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              181117      6.86%     51.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              309415     11.73%     63.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              351547     13.32%     77.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              606979     23.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2638835                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.528573                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      251745                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13817                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4685                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               624461                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              212124                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1604917                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2801636                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  853032                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5041147                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              340                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46991                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   358983                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13365                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4557                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12422615                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4758893                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6476022                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1208286                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75018                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25584                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173073                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1434852                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            170914                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7537797                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19877                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                883                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208166                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6387811                       # The number of ROB reads
system.cpu.rob.rob_writes                     9471858                       # The number of ROB writes
system.cpu.timesIdled                            1615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38176                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              430                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          678                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            679                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              105                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12224                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1338                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8127                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1362                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12224                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13586                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11385602                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29455098                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17626                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4114                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23883                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                975                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2102                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2102                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17626                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8344                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49557                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57901                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1256512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1440064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10527                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30252                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014611                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119990                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29810     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      442      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30252                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20233599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18865311                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3440799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       248033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248033                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248033                       # number of overall hits
system.cpu.icache.overall_hits::total          248033                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3592                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3592                       # number of overall misses
system.cpu.icache.overall_misses::total          3592                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178631600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178631600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178631600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178631600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       251625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       251625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       251625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       251625                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49730.400891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49730.400891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49730.400891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49730.400891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          512                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          725                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          725                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2867                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143040000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143040000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011394                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49891.873038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49891.873038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49891.873038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49891.873038                       # average overall mshr miss latency
system.cpu.icache.replacements                   2611                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248033                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3592                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3592                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178631600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178631600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       251625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       251625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49730.400891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49730.400891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          725                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          725                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49891.873038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49891.873038                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.520855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              234088                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.654538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.520855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            506117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           506117                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       693063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           693063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       693063                       # number of overall hits
system.cpu.dcache.overall_hits::total          693063                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35479                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35479                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35479                       # number of overall misses
system.cpu.dcache.overall_misses::total         35479                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1738066400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1738066400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1738066400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1738066400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       728542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       728542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       728542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       728542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48988.596071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48988.596071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48988.596071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48988.596071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.010767                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1756                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2774                       # number of writebacks
system.cpu.dcache.writebacks::total              2774                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12688                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16861                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585300800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585300800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    585300800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242144006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827444806                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017416                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017416                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017416                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023143                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46130.264817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46130.264817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46130.264817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58026.361371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49074.479924                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15837                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       515115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          515115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1632179600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1632179600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       548453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       548453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48958.533805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48958.533805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    482316800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482316800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45561.760816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45561.760816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2141                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2141                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105886800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105886800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49456.702475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49456.702475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102984000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102984000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48993.339676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48993.339676                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4173                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4173                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242144006                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242144006                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58026.361371                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58026.361371                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.389863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.074320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   756.500703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.889160                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.738770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1473945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1473945                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             913                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4945                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          836                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6694                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            913                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4945                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          836                       # number of overall hits
system.l2cache.overall_hits::total               6694                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1953                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7741                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3337                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13031                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1953                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7741                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3337                       # number of overall misses
system.l2cache.overall_misses::total            13031                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131899600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    528251600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232846610                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892997810                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131899600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    528251600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232846610                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892997810                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2866                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12686                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4173                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19725                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2866                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12686                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4173                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19725                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681438                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610200                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.799665                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660634                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681438                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610200                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.799665                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660634                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67536.917563                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68240.744090                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69777.228049                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68528.724580                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67536.917563                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68240.744090                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69777.228049                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68528.724580                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1338                       # number of writebacks
system.l2cache.writebacks::total                 1338                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             18                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            18                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1953                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7730                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13013                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1953                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7730                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          573                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13586                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116275600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466120000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205843016                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788238616                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116275600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466120000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205843016                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34263461                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822502077                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681438                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.797987                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659721                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681438                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.797987                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688771                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59536.917563                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60300.129366                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61814.719520                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60573.166526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59536.917563                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60300.129366                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61814.719520                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59796.616056                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60540.414912                       # average overall mshr miss latency
system.l2cache.replacements                      9549                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          573                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          573                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34263461                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34263461                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59796.616056                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59796.616056                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          736                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              736                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1366                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1366                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94221200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94221200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649857                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649857                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68975.988287                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68975.988287                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1362                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1362                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83247200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83247200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.647954                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.647954                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61121.292217                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61121.292217                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          913                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          836                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5958                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1953                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6375                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3337                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11665                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131899600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434030400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232846610                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798776610                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2866                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10584                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4173                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.602324                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.799665                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661919                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67536.917563                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68083.200000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69777.228049                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68476.348907                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1953                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6368                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11651                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116275600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382872800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205843016                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704991416                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601663                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.797987                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661125                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59536.917563                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60124.497487                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61814.719520                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60509.090722                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.198884                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26113                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9549                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.734632                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.392956                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.781276                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2381.590775                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   889.918802                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.515075                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003026                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071480                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.581443                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035282                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908496                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1084                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3012                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          946                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2068                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264648                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735352                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318965                       # Number of tag accesses
system.l2cache.tags.data_accesses              318965                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1120654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          494720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85632                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85632                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1953                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7730                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3330                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          573                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13586                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1338                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1338                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          111534872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          441456507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    190174666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32723749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              775889793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     111534872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         111534872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76412523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76412523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76412523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         111534872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         441456507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    190174666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32723749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             852302316                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1138855200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               12310304                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                 21368582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                              103406776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2165863                       # Number of instructions simulated
sim_ops                                       3760760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000018                       # Number of seconds simulated
sim_ticks                                    18201200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2242                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               152                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2223                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1605                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2242                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              637                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2317                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      40                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           98                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    143122                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    39546                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               152                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1759                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6086                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3086                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                46434                       # Number of instructions committed
system.cpu.commit.committedOps                  64901                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        42806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.516166                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.284014                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7466     17.44%     17.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22168     51.79%     69.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2869      6.70%     75.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4217      9.85%     85.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6086     14.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        42806                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     64634                       # Number of committed integer instructions.
system.cpu.commit.loads                          4685                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          101      0.16%      0.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            56838     87.58%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.08%     87.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.03%     87.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.05%     87.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.04%     87.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.06%     87.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.08%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.04%     88.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.04%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4563      7.03%     95.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2934      4.52%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.19%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             64901                       # Class of committed instruction
system.cpu.commit.refs                           7691                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       46434                       # Number of Instructions Simulated
system.cpu.committedOps                         64901                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.979950                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.979950                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21407                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  69298                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     4659                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9081                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    154                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  8368                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4970                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3109                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2317                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3332                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         39612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    23                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          49856                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050920                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               3903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1645                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.095664                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              43669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.633584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.878415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23633     54.12%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1456      3.33%     57.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1476      3.38%     60.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1487      3.41%     64.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15617     35.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                43669                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       833                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      512                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       811200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       813600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       812800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       812800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       26730000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  181                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1879                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.468650                       # Inst execution rate
system.cpu.iew.exec_refs                         8075                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3109                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1699                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5116                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                22                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3135                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               67987                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4966                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               171                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 66828                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    71                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    154                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    87                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              253                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          431                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          130                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             53                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    169733                       # num instructions consuming a value
system.cpu.iew.wb_count                         66748                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.346668                       # average fanout of values written-back
system.cpu.iew.wb_producers                     58841                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.466892                       # insts written-back per cycle
system.cpu.iew.wb_sent                          66783                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   143575                       # number of integer regfile reads
system.cpu.int_regfile_writes                   61269                       # number of integer regfile writes
system.cpu.ipc                               1.020460                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.020460                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               174      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 58243     86.93%     87.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.09%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  51      0.08%     87.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.05%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.06%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   98      0.15%     87.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.13%     87.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.06%     87.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 45      0.07%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4789      7.15%     95.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3034      4.53%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             218      0.33%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             84      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  66999                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     701                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1412                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          655                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1296                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  66124                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             176328                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        66093                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             69779                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      67966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     66999                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                73                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         43669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.534246                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.045170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                8723     19.98%     19.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               10990     25.17%     45.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17457     39.98%     85.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4901     11.22%     96.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1598      3.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           43669                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.472408                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3332                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2737                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2683                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5116                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3135                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   11847                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            45503                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    6430                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 99183                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13524                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8090                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     44                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                306140                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  68904                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              104217                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     13748                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    444                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    154                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14897                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5033                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1314                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           147204                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            350                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     24459                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       104707                       # The number of ROB reads
system.cpu.rob.rob_writes                      136840                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           57                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            114                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            63                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     94                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               31600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              66800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  57                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            15                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                75                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             57                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 90                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.022222                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.148231                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       88     97.78%     97.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   90                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                54400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        18201200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3298                       # number of overall hits
system.cpu.icache.overall_hits::total            3298                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1472400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1472400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1472400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1472400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3332                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010204                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010204                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010204                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43305.882353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43305.882353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43305.882353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43305.882353                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1326800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1326800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1326800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1326800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008403                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47385.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47385.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47385.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47385.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3298                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1472400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1472400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43305.882353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43305.882353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1326800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1326800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47385.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47385.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.111111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6691                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7667                       # number of overall hits
system.cpu.dcache.overall_hits::total            7667                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           48                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           48                       # number of overall misses
system.cpu.dcache.overall_misses::total            48                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2055600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2055600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2055600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2055600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006222                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        42825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        42825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        42825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        42825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1124800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1124800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1124800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1124800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37493.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37493.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37493.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37493.333333                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2055600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2055600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        42825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        42825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1124800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1124800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37493.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37493.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         3006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.366667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.405995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.594005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.199219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             15460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            15460                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  26                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::total                 26                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                31                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               31                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1210400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       954000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2164400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1210400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       954000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2164400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              57                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             57                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.629630                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.466667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.543860                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.629630                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.466667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.543860                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        71200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68142.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69819.354839                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        71200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68142.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69819.354839                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1074400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       842000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1916400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1074400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       842000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1916400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.629630                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.543860                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.629630                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.543860                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        63200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60142.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61819.354839                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        63200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60142.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61819.354839                       # average overall mshr miss latency
system.l2cache.replacements                        33                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1210400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       954000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2164400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.629630                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.466667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.543860                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        71200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68142.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69819.354839                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1074400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       842000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1916400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.629630                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.543860                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        63200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60142.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61819.354839                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    102                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   33                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.090909                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.913083                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.913346                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1937.565391                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   932.608180                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          144                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009012                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255106                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.473038                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035156                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1079                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2212                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263428                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736572                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  945                       # Number of tag accesses
system.l2cache.tags.data_accesses                 945                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     18201200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           59776278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           49227523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              109003802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      59776278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          59776278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        14065007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              14065007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        14065007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          59776278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          49227523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             123068809                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1191252800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4087346                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  7129812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                               94887626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2256760                       # Number of instructions simulated
sim_ops                                       3937034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    52397600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                20964                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1384                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20439                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8939                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           20964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12025                       # Number of indirect misses.
system.cpu.branchPred.lookups                   23664                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1483                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1146                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    105526                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    62757                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1411                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      18524                       # Number of branches committed
system.cpu.commit.bw_lim_events                 27914                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25951                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                90897                       # Number of instructions committed
system.cpu.commit.committedOps                 176274                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       100912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.746809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677928                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        38537     38.19%     38.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14539     14.41%     52.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9687      9.60%     62.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10235     10.14%     72.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27914     27.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       100912                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       7441                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1306                       # Number of function calls committed.
system.cpu.commit.int_insts                    171075                       # Number of committed integer instructions.
system.cpu.commit.loads                         22357                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          846      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           133413     75.69%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             736      0.42%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.13%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            340      0.19%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.13%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.06%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             975      0.55%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1056      0.60%     78.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1964      1.11%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.07%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           21010     11.92%     91.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13228      7.50%     98.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1347      0.76%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          684      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            176274                       # Class of committed instruction
system.cpu.commit.refs                          36269                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       90897                       # Number of Instructions Simulated
system.cpu.committedOps                        176274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.441126                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.441126                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           62                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          183                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          312                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21740                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 212821                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26229                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     57171                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1418                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1920                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       24935                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14847                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       23664                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16672                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         79508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         113929                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           173                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2836                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180649                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              27338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10422                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.869727                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             108478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.045355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.902586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    46066     42.47%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6078      5.60%     48.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2914      2.69%     50.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3710      3.42%     54.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    49710     45.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               108478                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     12391                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6828                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9729200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       201600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        68400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        68800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        68800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        68400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       484400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       457200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       486400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       486000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4046000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4032400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4040400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       77122400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1748                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19662                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.466357                       # Inst execution rate
system.cpu.iew.exec_refs                        39729                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14816                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12032                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 26190                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                23                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                15713                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              202204                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 24913                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2029                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                192084                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   696                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1418                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   754                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1829                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3835                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1801                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1532                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            216                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    216699                       # num instructions consuming a value
system.cpu.iew.wb_count                        191125                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619800                       # average fanout of values written-back
system.cpu.iew.wb_producers                    134310                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.459036                       # insts written-back per cycle
system.cpu.iew.wb_sent                         191573                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   285325                       # number of integer regfile reads
system.cpu.int_regfile_writes                  150522                       # number of integer regfile writes
system.cpu.ipc                               0.693902                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.693902                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1307      0.67%      0.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                145941     75.18%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  737      0.38%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   270      0.14%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 450      0.23%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.12%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  165      0.09%     76.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1178      0.61%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1205      0.62%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2020      1.04%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                217      0.11%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23579     12.15%     91.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14271      7.35%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1740      0.90%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            794      0.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 194110                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    8643                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               17387                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8407                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              11157                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 184160                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             479853                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       182718                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            216994                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     201892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    194110                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 312                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               539                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        108478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.789395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.613344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               39305     36.23%     36.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12018     11.08%     47.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14445     13.32%     60.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17638     16.26%     76.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               25072     23.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          108478                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.481824                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16703                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               643                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              627                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                26190                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15713                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   80573                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           130994                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14479                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                203874                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    711                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27570                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    538                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   219                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                533994                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 209234                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              240884                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     57592                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3244                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1418                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4938                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    37034                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             14340                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           313134                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2481                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3569                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       275223                       # The number of ROB reads
system.cpu.rob.rob_writes                      412076                       # The number of ROB writes
system.cpu.timesIdled                             310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1767                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict              393                       # Transaction distribution
system.membus.trans_dist::ReadExReq                45                       # Transaction distribution
system.membus.trans_dist::ReadExResp               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 459                       # Request fanout histogram
system.membus.reqLayer2.occupancy              422836                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             989364                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 822                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           151                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1201                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 61                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                61                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            823                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1648                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2650                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        35136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    63552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               469                       # Total snoops (count)
system.l2bus.snoopTraffic                        2624                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1353                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035477                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185050                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1305     96.45%     96.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      3.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1353                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              401199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               809952                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              659199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        52397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        16005                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16005                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16005                       # number of overall hits
system.cpu.icache.overall_hits::total           16005                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          667                       # number of overall misses
system.cpu.icache.overall_misses::total           667                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25782000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25782000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25782000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25782000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16672                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16672                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38653.673163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38653.673163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38653.673163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38653.673163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          549                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          549                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          549                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          549                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20390800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20390800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20390800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20390800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032929                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37141.712204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37141.712204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37141.712204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37141.712204                       # average overall mshr miss latency
system.cpu.icache.replacements                    549                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        16005                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16005                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           667                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38653.673163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38653.673163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20390800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20390800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37141.712204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37141.712204                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               36148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             44.904348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             33893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            33893                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        36492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            36492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        36492                       # number of overall hits
system.cpu.dcache.overall_hits::total           36492                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          513                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          513                       # number of overall misses
system.cpu.dcache.overall_misses::total           513                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23817200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23817200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23817200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23817200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37005                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37005                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37005                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37005                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013863                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46427.290448                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46427.290448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46427.290448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46427.290448                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.dcache.writebacks::total               110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12691200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12691200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12691200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2787552                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15478752                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009026                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44066.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44066.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44066.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60598.956522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46343.568862                       # average overall mshr miss latency
system.cpu.dcache.replacements                    334                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        22610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20402400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20402400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45138.053097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45138.053097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9325200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9325200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41080.176211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41080.176211                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3414800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3414800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55980.327869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55980.327869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3366000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3366000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55180.327869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55180.327869                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2787552                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2787552                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60598.956522                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60598.956522                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.788660                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   839.986427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   184.013573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.820299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.179701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          549                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.157227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74344                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             290                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             125                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 424                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            290                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            125                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                424                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           260                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           163                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               460                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          260                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          163                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              460                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17292000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11280400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2687163                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31259563                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17292000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11280400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2687163                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31259563                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          550                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          288                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             884                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          550                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          288                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            884                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.472727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.565972                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.804348                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.520362                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.472727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.565972                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.804348                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.520362                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66507.692308                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69204.907975                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72626.027027                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67955.571739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66507.692308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69204.907975                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72626.027027                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67955.571739                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             41                       # number of writebacks
system.l2cache.writebacks::total                   41                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          260                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          260                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15220000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9976400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2391163                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27587563                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15220000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9976400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2391163                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27587563                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.472727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.565972                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.804348                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.520362                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.472727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.565972                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.804348                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.520362                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58538.461538                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61204.907975                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64626.027027                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59972.963043                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58538.461538                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61204.907975                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64626.027027                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59972.963043                       # average overall mshr miss latency
system.l2cache.replacements                       469                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          110                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          110                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          110                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          110                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           45                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             45                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3156400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3156400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           61                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.737705                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.737705                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70142.222222                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70142.222222                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           45                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           45                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2796400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2796400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.737705                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.737705                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62142.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62142.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          290                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          109                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          408                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          260                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          415                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17292000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8124000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2687163                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28103163                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          550                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          823                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.472727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.519824                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.804348                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.504253                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66507.692308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68847.457627                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72626.027027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67718.465060                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          260                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          415                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15220000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7180000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2391163                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24791163                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.472727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.519824                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.804348                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.504253                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58538.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60847.457627                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64626.027027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59737.742169                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14028                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4565                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.072946                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.801739                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1121.660903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1905.063674                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.070361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.403324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010206                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273843                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465103                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217546                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033302                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          957                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2472                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233643                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766357                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14605                       # Number of tag accesses
system.l2cache.tags.data_accesses               14605                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     52397600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16576                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16576                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2624                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2624                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              259                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              163                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            41                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  41                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          316350367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          199093088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     45192910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              560636365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     316350367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         316350367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50078630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50078630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50078630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         316350367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         199093088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     45192910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             610714995                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
