
Adjustable_traffic_lights.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025f4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002700  08002700  00012700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002724  08002724  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002724  08002724  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002724  08002724  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002724  08002724  00012724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002728  08002728  00012728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800272c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000068  08002794  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08002794  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009892  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b3e  00000000  00000000  00029923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002bed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c3c  00000000  00000000  0002c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b901  00000000  00000000  00043474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822f4  00000000  00000000  0004ed75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1069  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000291c  00000000  00000000  000d10bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080026e8 	.word	0x080026e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080026e8 	.word	0x080026e8

0800014c <isButton1Pressed>:

int hold_counter[3] = {0, 0, 0};



int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button1_flag[0] == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
		button1_flag[0] = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000084 	.word	0x20000084

08000170 <isButton2Pressed>:

int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button1_flag[1] == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	685b      	ldr	r3, [r3, #4]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
			button1_flag[1] = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
			return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
		}
		return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000084 	.word	0x20000084

08000194 <isButton3Pressed>:

int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button1_flag[2] == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	689b      	ldr	r3, [r3, #8]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
			button1_flag[2] = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	609a      	str	r2, [r3, #8]
			return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
		}
		return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000084 	.word	0x20000084

080001b8 <isButtonHold>:

int isButtonHold(){
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	if(hold_counter[1] >= 50)
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <isButtonHold+0x1c>)
 80001be:	685b      	ldr	r3, [r3, #4]
 80001c0:	2b31      	cmp	r3, #49	; 0x31
 80001c2:	dd01      	ble.n	80001c8 <isButtonHold+0x10>
		return 1;
 80001c4:	2301      	movs	r3, #1
 80001c6:	e000      	b.n	80001ca <isButtonHold+0x12>
	return 0;
 80001c8:	2300      	movs	r3, #0
}
 80001ca:	4618      	mov	r0, r3
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	20000090 	.word	0x20000090

080001d8 <button_reading>:

int timeKeyReg[3] = {200, 200, 200};


void button_reading(){
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
	keyReg0[0] = keyReg1[0];
 80001de:	4b51      	ldr	r3, [pc, #324]	; (8000324 <button_reading+0x14c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a51      	ldr	r2, [pc, #324]	; (8000328 <button_reading+0x150>)
 80001e4:	6013      	str	r3, [r2, #0]
	keyReg1[0] = keyReg2[0];
 80001e6:	4b51      	ldr	r3, [pc, #324]	; (800032c <button_reading+0x154>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a4e      	ldr	r2, [pc, #312]	; (8000324 <button_reading+0x14c>)
 80001ec:	6013      	str	r3, [r2, #0]
	keyReg2[0] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80001ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001f2:	484f      	ldr	r0, [pc, #316]	; (8000330 <button_reading+0x158>)
 80001f4:	f001 fa4c 	bl	8001690 <HAL_GPIO_ReadPin>
 80001f8:	4603      	mov	r3, r0
 80001fa:	461a      	mov	r2, r3
 80001fc:	4b4b      	ldr	r3, [pc, #300]	; (800032c <button_reading+0x154>)
 80001fe:	601a      	str	r2, [r3, #0]
	keyReg0[1] = keyReg1[1];
 8000200:	4b48      	ldr	r3, [pc, #288]	; (8000324 <button_reading+0x14c>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	4a48      	ldr	r2, [pc, #288]	; (8000328 <button_reading+0x150>)
 8000206:	6053      	str	r3, [r2, #4]
	keyReg1[1] = keyReg2[1];
 8000208:	4b48      	ldr	r3, [pc, #288]	; (800032c <button_reading+0x154>)
 800020a:	685b      	ldr	r3, [r3, #4]
 800020c:	4a45      	ldr	r2, [pc, #276]	; (8000324 <button_reading+0x14c>)
 800020e:	6053      	str	r3, [r2, #4]
	keyReg2[1] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8000210:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000214:	4846      	ldr	r0, [pc, #280]	; (8000330 <button_reading+0x158>)
 8000216:	f001 fa3b 	bl	8001690 <HAL_GPIO_ReadPin>
 800021a:	4603      	mov	r3, r0
 800021c:	461a      	mov	r2, r3
 800021e:	4b43      	ldr	r3, [pc, #268]	; (800032c <button_reading+0x154>)
 8000220:	605a      	str	r2, [r3, #4]
	keyReg0[2] = keyReg1[2];
 8000222:	4b40      	ldr	r3, [pc, #256]	; (8000324 <button_reading+0x14c>)
 8000224:	689b      	ldr	r3, [r3, #8]
 8000226:	4a40      	ldr	r2, [pc, #256]	; (8000328 <button_reading+0x150>)
 8000228:	6093      	str	r3, [r2, #8]
	keyReg1[2] = keyReg2[2];
 800022a:	4b40      	ldr	r3, [pc, #256]	; (800032c <button_reading+0x154>)
 800022c:	689b      	ldr	r3, [r3, #8]
 800022e:	4a3d      	ldr	r2, [pc, #244]	; (8000324 <button_reading+0x14c>)
 8000230:	6093      	str	r3, [r2, #8]
	keyReg2[2] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 8000232:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000236:	483e      	ldr	r0, [pc, #248]	; (8000330 <button_reading+0x158>)
 8000238:	f001 fa2a 	bl	8001690 <HAL_GPIO_ReadPin>
 800023c:	4603      	mov	r3, r0
 800023e:	461a      	mov	r2, r3
 8000240:	4b3a      	ldr	r3, [pc, #232]	; (800032c <button_reading+0x154>)
 8000242:	609a      	str	r2, [r3, #8]

	for(int i = 0; i < 3; i++){
 8000244:	2300      	movs	r3, #0
 8000246:	607b      	str	r3, [r7, #4]
 8000248:	e064      	b.n	8000314 <button_reading+0x13c>
		if(keyReg0[i] == keyReg1[i] && keyReg1[i] == keyReg2[i]){
 800024a:	4a37      	ldr	r2, [pc, #220]	; (8000328 <button_reading+0x150>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000252:	4934      	ldr	r1, [pc, #208]	; (8000324 <button_reading+0x14c>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800025a:	429a      	cmp	r2, r3
 800025c:	d157      	bne.n	800030e <button_reading+0x136>
 800025e:	4a31      	ldr	r2, [pc, #196]	; (8000324 <button_reading+0x14c>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000266:	4931      	ldr	r1, [pc, #196]	; (800032c <button_reading+0x154>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800026e:	429a      	cmp	r2, r3
 8000270:	d14d      	bne.n	800030e <button_reading+0x136>
			if(keyReg3[i] != keyReg2[i]){
 8000272:	4a30      	ldr	r2, [pc, #192]	; (8000334 <button_reading+0x15c>)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800027a:	492c      	ldr	r1, [pc, #176]	; (800032c <button_reading+0x154>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000282:	429a      	cmp	r2, r3
 8000284:	d01d      	beq.n	80002c2 <button_reading+0xea>
				keyReg3[i] = keyReg2[i];
 8000286:	4a29      	ldr	r2, [pc, #164]	; (800032c <button_reading+0x154>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800028e:	4929      	ldr	r1, [pc, #164]	; (8000334 <button_reading+0x15c>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(keyReg3[i] == PRESSED_STATE){
 8000296:	4a27      	ldr	r2, [pc, #156]	; (8000334 <button_reading+0x15c>)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d135      	bne.n	800030e <button_reading+0x136>
					button1_flag[i] = 1;
 80002a2:	4a25      	ldr	r2, [pc, #148]	; (8000338 <button_reading+0x160>)
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2101      	movs	r1, #1
 80002a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					timeKeyReg[i] = 200;
 80002ac:	4a23      	ldr	r2, [pc, #140]	; (800033c <button_reading+0x164>)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	21c8      	movs	r1, #200	; 0xc8
 80002b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					hold_counter[i] = 0;
 80002b6:	4a22      	ldr	r2, [pc, #136]	; (8000340 <button_reading+0x168>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	2100      	movs	r1, #0
 80002bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002c0:	e025      	b.n	800030e <button_reading+0x136>
				}
			}
			else{
				timeKeyReg[i]--;
 80002c2:	4a1e      	ldr	r2, [pc, #120]	; (800033c <button_reading+0x164>)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ca:	1e5a      	subs	r2, r3, #1
 80002cc:	491b      	ldr	r1, [pc, #108]	; (800033c <button_reading+0x164>)
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(timeKeyReg[i] == 0){
 80002d4:	4a19      	ldr	r2, [pc, #100]	; (800033c <button_reading+0x164>)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d104      	bne.n	80002ea <button_reading+0x112>
					keyReg3[i] = NORMAL_STATE;
 80002e0:	4a14      	ldr	r2, [pc, #80]	; (8000334 <button_reading+0x15c>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2101      	movs	r1, #1
 80002e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				}
				if(i == 1 && keyReg3[i] == PRESSED_STATE){
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d10e      	bne.n	800030e <button_reading+0x136>
 80002f0:	4a10      	ldr	r2, [pc, #64]	; (8000334 <button_reading+0x15c>)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d108      	bne.n	800030e <button_reading+0x136>
					hold_counter[i]++;
 80002fc:	4a10      	ldr	r2, [pc, #64]	; (8000340 <button_reading+0x168>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	1c5a      	adds	r2, r3, #1
 8000306:	490e      	ldr	r1, [pc, #56]	; (8000340 <button_reading+0x168>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < 3; i++){
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	3301      	adds	r3, #1
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	2b02      	cmp	r3, #2
 8000318:	dd97      	ble.n	800024a <button_reading+0x72>
				}
			}
		}
	}
}
 800031a:	bf00      	nop
 800031c:	bf00      	nop
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	2000000c 	.word	0x2000000c
 8000328:	20000000 	.word	0x20000000
 800032c:	20000018 	.word	0x20000018
 8000330:	40010c00 	.word	0x40010c00
 8000334:	20000024 	.word	0x20000024
 8000338:	20000084 	.word	0x20000084
 800033c:	20000030 	.word	0x20000030
 8000340:	20000090 	.word	0x20000090

08000344 <uprateHoldValue>:

enum ButtonState{NORMAL, PRESSED, HOLD};
enum ButtonState buttonState[3] = {NORMAL};


void uprateHoldValue(){
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
	switch(mode){
 8000348:	4b1e      	ldr	r3, [pc, #120]	; (80003c4 <uprateHoldValue+0x80>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2b04      	cmp	r3, #4
 800034e:	d020      	beq.n	8000392 <uprateHoldValue+0x4e>
 8000350:	2b04      	cmp	r3, #4
 8000352:	dc2b      	bgt.n	80003ac <uprateHoldValue+0x68>
 8000354:	2b02      	cmp	r3, #2
 8000356:	d002      	beq.n	800035e <uprateHoldValue+0x1a>
 8000358:	2b03      	cmp	r3, #3
 800035a:	d00d      	beq.n	8000378 <uprateHoldValue+0x34>
		case 4:
			green_buffer++;
			if(green_buffer > 99) green_buffer = 0;
			break;
		default:
			break;
 800035c:	e026      	b.n	80003ac <uprateHoldValue+0x68>
			red_buffer++;
 800035e:	4b1a      	ldr	r3, [pc, #104]	; (80003c8 <uprateHoldValue+0x84>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	3301      	adds	r3, #1
 8000364:	4a18      	ldr	r2, [pc, #96]	; (80003c8 <uprateHoldValue+0x84>)
 8000366:	6013      	str	r3, [r2, #0]
			if(red_buffer > 99)	red_buffer = 0;
 8000368:	4b17      	ldr	r3, [pc, #92]	; (80003c8 <uprateHoldValue+0x84>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	2b63      	cmp	r3, #99	; 0x63
 800036e:	dd1f      	ble.n	80003b0 <uprateHoldValue+0x6c>
 8000370:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <uprateHoldValue+0x84>)
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]
			break;
 8000376:	e01b      	b.n	80003b0 <uprateHoldValue+0x6c>
			yellow_buffer++;
 8000378:	4b14      	ldr	r3, [pc, #80]	; (80003cc <uprateHoldValue+0x88>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	3301      	adds	r3, #1
 800037e:	4a13      	ldr	r2, [pc, #76]	; (80003cc <uprateHoldValue+0x88>)
 8000380:	6013      	str	r3, [r2, #0]
			if(yellow_buffer > 99) yellow_buffer = 0;
 8000382:	4b12      	ldr	r3, [pc, #72]	; (80003cc <uprateHoldValue+0x88>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	2b63      	cmp	r3, #99	; 0x63
 8000388:	dd14      	ble.n	80003b4 <uprateHoldValue+0x70>
 800038a:	4b10      	ldr	r3, [pc, #64]	; (80003cc <uprateHoldValue+0x88>)
 800038c:	2200      	movs	r2, #0
 800038e:	601a      	str	r2, [r3, #0]
			break;
 8000390:	e010      	b.n	80003b4 <uprateHoldValue+0x70>
			green_buffer++;
 8000392:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <uprateHoldValue+0x8c>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	3301      	adds	r3, #1
 8000398:	4a0d      	ldr	r2, [pc, #52]	; (80003d0 <uprateHoldValue+0x8c>)
 800039a:	6013      	str	r3, [r2, #0]
			if(green_buffer > 99) green_buffer = 0;
 800039c:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <uprateHoldValue+0x8c>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	2b63      	cmp	r3, #99	; 0x63
 80003a2:	dd09      	ble.n	80003b8 <uprateHoldValue+0x74>
 80003a4:	4b0a      	ldr	r3, [pc, #40]	; (80003d0 <uprateHoldValue+0x8c>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
			break;
 80003aa:	e005      	b.n	80003b8 <uprateHoldValue+0x74>
			break;
 80003ac:	bf00      	nop
 80003ae:	e004      	b.n	80003ba <uprateHoldValue+0x76>
			break;
 80003b0:	bf00      	nop
 80003b2:	e002      	b.n	80003ba <uprateHoldValue+0x76>
			break;
 80003b4:	bf00      	nop
 80003b6:	e000      	b.n	80003ba <uprateHoldValue+0x76>
			break;
 80003b8:	bf00      	nop
	}

}
 80003ba:	bf00      	nop
 80003bc:	46bd      	mov	sp, r7
 80003be:	bc80      	pop	{r7}
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop
 80003c4:	2000003c 	.word	0x2000003c
 80003c8:	20000044 	.word	0x20000044
 80003cc:	2000004c 	.word	0x2000004c
 80003d0:	20000054 	.word	0x20000054

080003d4 <setValue>:

void setValue(){
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
	switch(mode){
 80003d8:	4b0f      	ldr	r3, [pc, #60]	; (8000418 <setValue+0x44>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b04      	cmp	r3, #4
 80003de:	d010      	beq.n	8000402 <setValue+0x2e>
 80003e0:	2b04      	cmp	r3, #4
 80003e2:	dc13      	bgt.n	800040c <setValue+0x38>
 80003e4:	2b02      	cmp	r3, #2
 80003e6:	d002      	beq.n	80003ee <setValue+0x1a>
 80003e8:	2b03      	cmp	r3, #3
 80003ea:	d005      	beq.n	80003f8 <setValue+0x24>
			break;
		case 4:
			green_value = green_buffer;
			break;
		default:
			break;
 80003ec:	e00e      	b.n	800040c <setValue+0x38>
			red_value = red_buffer;
 80003ee:	4b0b      	ldr	r3, [pc, #44]	; (800041c <setValue+0x48>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a0b      	ldr	r2, [pc, #44]	; (8000420 <setValue+0x4c>)
 80003f4:	6013      	str	r3, [r2, #0]
			break;
 80003f6:	e00a      	b.n	800040e <setValue+0x3a>
			yellow_value = yellow_buffer;
 80003f8:	4b0a      	ldr	r3, [pc, #40]	; (8000424 <setValue+0x50>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <setValue+0x54>)
 80003fe:	6013      	str	r3, [r2, #0]
			break;
 8000400:	e005      	b.n	800040e <setValue+0x3a>
			green_value = green_buffer;
 8000402:	4b0a      	ldr	r3, [pc, #40]	; (800042c <setValue+0x58>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4a0a      	ldr	r2, [pc, #40]	; (8000430 <setValue+0x5c>)
 8000408:	6013      	str	r3, [r2, #0]
			break;
 800040a:	e000      	b.n	800040e <setValue+0x3a>
			break;
 800040c:	bf00      	nop
	}

}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	2000003c 	.word	0x2000003c
 800041c:	20000044 	.word	0x20000044
 8000420:	20000040 	.word	0x20000040
 8000424:	2000004c 	.word	0x2000004c
 8000428:	20000048 	.word	0x20000048
 800042c:	20000054 	.word	0x20000054
 8000430:	20000050 	.word	0x20000050

08000434 <uprateValue>:

void uprateValue(){
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
	switch(buttonState[1]){
 8000438:	4b2c      	ldr	r3, [pc, #176]	; (80004ec <uprateValue+0xb8>)
 800043a:	785b      	ldrb	r3, [r3, #1]
 800043c:	2b02      	cmp	r3, #2
 800043e:	d024      	beq.n	800048a <uprateValue+0x56>
 8000440:	2b02      	cmp	r3, #2
 8000442:	dc2b      	bgt.n	800049c <uprateValue+0x68>
 8000444:	2b00      	cmp	r3, #0
 8000446:	d002      	beq.n	800044e <uprateValue+0x1a>
 8000448:	2b01      	cmp	r3, #1
 800044a:	d015      	beq.n	8000478 <uprateValue+0x44>
			if(!isButtonHold()){
				buttonState[1] = NORMAL;
			}
			break;
		default:
			break;
 800044c:	e026      	b.n	800049c <uprateValue+0x68>
			if(isButton2Pressed() == 1){
 800044e:	f7ff fe8f 	bl	8000170 <isButton2Pressed>
 8000452:	4603      	mov	r3, r0
 8000454:	2b01      	cmp	r3, #1
 8000456:	d104      	bne.n	8000462 <uprateValue+0x2e>
				buttonState[1] = PRESSED;
 8000458:	4b24      	ldr	r3, [pc, #144]	; (80004ec <uprateValue+0xb8>)
 800045a:	2201      	movs	r2, #1
 800045c:	705a      	strb	r2, [r3, #1]
				uprateHoldValue();
 800045e:	f7ff ff71 	bl	8000344 <uprateHoldValue>
			if(isButtonHold()){
 8000462:	f7ff fea9 	bl	80001b8 <isButtonHold>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d019      	beq.n	80004a0 <uprateValue+0x6c>
				buttonState[1] = HOLD;
 800046c:	4b1f      	ldr	r3, [pc, #124]	; (80004ec <uprateValue+0xb8>)
 800046e:	2202      	movs	r2, #2
 8000470:	705a      	strb	r2, [r3, #1]
				uprateHoldValue();
 8000472:	f7ff ff67 	bl	8000344 <uprateHoldValue>
			break;
 8000476:	e013      	b.n	80004a0 <uprateValue+0x6c>
			if(!isButton2Pressed()){
 8000478:	f7ff fe7a 	bl	8000170 <isButton2Pressed>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d110      	bne.n	80004a4 <uprateValue+0x70>
				buttonState[1] = NORMAL;
 8000482:	4b1a      	ldr	r3, [pc, #104]	; (80004ec <uprateValue+0xb8>)
 8000484:	2200      	movs	r2, #0
 8000486:	705a      	strb	r2, [r3, #1]
			break;
 8000488:	e00c      	b.n	80004a4 <uprateValue+0x70>
			if(!isButtonHold()){
 800048a:	f7ff fe95 	bl	80001b8 <isButtonHold>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d109      	bne.n	80004a8 <uprateValue+0x74>
				buttonState[1] = NORMAL;
 8000494:	4b15      	ldr	r3, [pc, #84]	; (80004ec <uprateValue+0xb8>)
 8000496:	2200      	movs	r2, #0
 8000498:	705a      	strb	r2, [r3, #1]
			break;
 800049a:	e005      	b.n	80004a8 <uprateValue+0x74>
			break;
 800049c:	bf00      	nop
 800049e:	e004      	b.n	80004aa <uprateValue+0x76>
			break;
 80004a0:	bf00      	nop
 80004a2:	e002      	b.n	80004aa <uprateValue+0x76>
			break;
 80004a4:	bf00      	nop
 80004a6:	e000      	b.n	80004aa <uprateValue+0x76>
			break;
 80004a8:	bf00      	nop
	}

	switch(buttonState[2]){
 80004aa:	4b10      	ldr	r3, [pc, #64]	; (80004ec <uprateValue+0xb8>)
 80004ac:	789b      	ldrb	r3, [r3, #2]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d002      	beq.n	80004b8 <uprateValue+0x84>
 80004b2:	2b01      	cmp	r3, #1
 80004b4:	d00b      	beq.n	80004ce <uprateValue+0x9a>
			if(!isButton3Pressed()){
				buttonState[2] = NORMAL;
			}
			break;
		default:
			break;
 80004b6:	e016      	b.n	80004e6 <uprateValue+0xb2>
			if(isButton3Pressed() == 1){
 80004b8:	f7ff fe6c 	bl	8000194 <isButton3Pressed>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b01      	cmp	r3, #1
 80004c0:	d10e      	bne.n	80004e0 <uprateValue+0xac>
				buttonState[2] = PRESSED;
 80004c2:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <uprateValue+0xb8>)
 80004c4:	2201      	movs	r2, #1
 80004c6:	709a      	strb	r2, [r3, #2]
				setValue();
 80004c8:	f7ff ff84 	bl	80003d4 <setValue>
			break;
 80004cc:	e008      	b.n	80004e0 <uprateValue+0xac>
			if(!isButton3Pressed()){
 80004ce:	f7ff fe61 	bl	8000194 <isButton3Pressed>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d105      	bne.n	80004e4 <uprateValue+0xb0>
				buttonState[2] = NORMAL;
 80004d8:	4b04      	ldr	r3, [pc, #16]	; (80004ec <uprateValue+0xb8>)
 80004da:	2200      	movs	r2, #0
 80004dc:	709a      	strb	r2, [r3, #2]
			break;
 80004de:	e001      	b.n	80004e4 <uprateValue+0xb0>
			break;
 80004e0:	bf00      	nop
 80004e2:	e000      	b.n	80004e6 <uprateValue+0xb2>
			break;
 80004e4:	bf00      	nop
	}

}
 80004e6:	bf00      	nop
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	2000009c 	.word	0x2000009c

080004f0 <display7SEG>:
 *      Author: ADMIN
 */

#include "ledDisplay.h"

void display7SEG(int counter){
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2b09      	cmp	r3, #9
 80004fc:	f200 8180 	bhi.w	8000800 <display7SEG+0x310>
 8000500:	a201      	add	r2, pc, #4	; (adr r2, 8000508 <display7SEG+0x18>)
 8000502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000506:	bf00      	nop
 8000508:	08000531 	.word	0x08000531
 800050c:	08000579 	.word	0x08000579
 8000510:	080005c1 	.word	0x080005c1
 8000514:	08000609 	.word	0x08000609
 8000518:	08000651 	.word	0x08000651
 800051c:	08000699 	.word	0x08000699
 8000520:	080006e1 	.word	0x080006e1
 8000524:	08000729 	.word	0x08000729
 8000528:	08000771 	.word	0x08000771
 800052c:	080007b9 	.word	0x080007b9
		  switch(counter){
		  	  case 0:
		  		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	2101      	movs	r1, #1
 8000534:	48b5      	ldr	r0, [pc, #724]	; (800080c <display7SEG+0x31c>)
 8000536:	f001 f8c2 	bl	80016be <HAL_GPIO_WritePin>
		  		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800053a:	2200      	movs	r2, #0
 800053c:	2102      	movs	r1, #2
 800053e:	48b3      	ldr	r0, [pc, #716]	; (800080c <display7SEG+0x31c>)
 8000540:	f001 f8bd 	bl	80016be <HAL_GPIO_WritePin>
		  		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2104      	movs	r1, #4
 8000548:	48b0      	ldr	r0, [pc, #704]	; (800080c <display7SEG+0x31c>)
 800054a:	f001 f8b8 	bl	80016be <HAL_GPIO_WritePin>
		  		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800054e:	2200      	movs	r2, #0
 8000550:	2108      	movs	r1, #8
 8000552:	48ae      	ldr	r0, [pc, #696]	; (800080c <display7SEG+0x31c>)
 8000554:	f001 f8b3 	bl	80016be <HAL_GPIO_WritePin>
		  	    HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	2110      	movs	r1, #16
 800055c:	48ab      	ldr	r0, [pc, #684]	; (800080c <display7SEG+0x31c>)
 800055e:	f001 f8ae 	bl	80016be <HAL_GPIO_WritePin>
		  		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	2120      	movs	r1, #32
 8000566:	48a9      	ldr	r0, [pc, #676]	; (800080c <display7SEG+0x31c>)
 8000568:	f001 f8a9 	bl	80016be <HAL_GPIO_WritePin>
		  		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 800056c:	2201      	movs	r2, #1
 800056e:	2140      	movs	r1, #64	; 0x40
 8000570:	48a6      	ldr	r0, [pc, #664]	; (800080c <display7SEG+0x31c>)
 8000572:	f001 f8a4 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 8000576:	e144      	b.n	8000802 <display7SEG+0x312>
		  	  case 1:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000578:	2201      	movs	r2, #1
 800057a:	2101      	movs	r1, #1
 800057c:	48a3      	ldr	r0, [pc, #652]	; (800080c <display7SEG+0x31c>)
 800057e:	f001 f89e 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	2102      	movs	r1, #2
 8000586:	48a1      	ldr	r0, [pc, #644]	; (800080c <display7SEG+0x31c>)
 8000588:	f001 f899 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	2104      	movs	r1, #4
 8000590:	489e      	ldr	r0, [pc, #632]	; (800080c <display7SEG+0x31c>)
 8000592:	f001 f894 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000596:	2201      	movs	r2, #1
 8000598:	2108      	movs	r1, #8
 800059a:	489c      	ldr	r0, [pc, #624]	; (800080c <display7SEG+0x31c>)
 800059c:	f001 f88f 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2110      	movs	r1, #16
 80005a4:	4899      	ldr	r0, [pc, #612]	; (800080c <display7SEG+0x31c>)
 80005a6:	f001 f88a 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80005aa:	2201      	movs	r2, #1
 80005ac:	2120      	movs	r1, #32
 80005ae:	4897      	ldr	r0, [pc, #604]	; (800080c <display7SEG+0x31c>)
 80005b0:	f001 f885 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2140      	movs	r1, #64	; 0x40
 80005b8:	4894      	ldr	r0, [pc, #592]	; (800080c <display7SEG+0x31c>)
 80005ba:	f001 f880 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 80005be:	e120      	b.n	8000802 <display7SEG+0x312>
		  	  case 2:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2101      	movs	r1, #1
 80005c4:	4891      	ldr	r0, [pc, #580]	; (800080c <display7SEG+0x31c>)
 80005c6:	f001 f87a 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2102      	movs	r1, #2
 80005ce:	488f      	ldr	r0, [pc, #572]	; (800080c <display7SEG+0x31c>)
 80005d0:	f001 f875 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2104      	movs	r1, #4
 80005d8:	488c      	ldr	r0, [pc, #560]	; (800080c <display7SEG+0x31c>)
 80005da:	f001 f870 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80005de:	2200      	movs	r2, #0
 80005e0:	2108      	movs	r1, #8
 80005e2:	488a      	ldr	r0, [pc, #552]	; (800080c <display7SEG+0x31c>)
 80005e4:	f001 f86b 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80005e8:	2200      	movs	r2, #0
 80005ea:	2110      	movs	r1, #16
 80005ec:	4887      	ldr	r0, [pc, #540]	; (800080c <display7SEG+0x31c>)
 80005ee:	f001 f866 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2120      	movs	r1, #32
 80005f6:	4885      	ldr	r0, [pc, #532]	; (800080c <display7SEG+0x31c>)
 80005f8:	f001 f861 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2140      	movs	r1, #64	; 0x40
 8000600:	4882      	ldr	r0, [pc, #520]	; (800080c <display7SEG+0x31c>)
 8000602:	f001 f85c 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 8000606:	e0fc      	b.n	8000802 <display7SEG+0x312>
		  	  case 3:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	2101      	movs	r1, #1
 800060c:	487f      	ldr	r0, [pc, #508]	; (800080c <display7SEG+0x31c>)
 800060e:	f001 f856 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2102      	movs	r1, #2
 8000616:	487d      	ldr	r0, [pc, #500]	; (800080c <display7SEG+0x31c>)
 8000618:	f001 f851 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	2104      	movs	r1, #4
 8000620:	487a      	ldr	r0, [pc, #488]	; (800080c <display7SEG+0x31c>)
 8000622:	f001 f84c 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	2108      	movs	r1, #8
 800062a:	4878      	ldr	r0, [pc, #480]	; (800080c <display7SEG+0x31c>)
 800062c:	f001 f847 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000630:	2201      	movs	r2, #1
 8000632:	2110      	movs	r1, #16
 8000634:	4875      	ldr	r0, [pc, #468]	; (800080c <display7SEG+0x31c>)
 8000636:	f001 f842 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800063a:	2201      	movs	r2, #1
 800063c:	2120      	movs	r1, #32
 800063e:	4873      	ldr	r0, [pc, #460]	; (800080c <display7SEG+0x31c>)
 8000640:	f001 f83d 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2140      	movs	r1, #64	; 0x40
 8000648:	4870      	ldr	r0, [pc, #448]	; (800080c <display7SEG+0x31c>)
 800064a:	f001 f838 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 800064e:	e0d8      	b.n	8000802 <display7SEG+0x312>
		  	  case 4:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2101      	movs	r1, #1
 8000654:	486d      	ldr	r0, [pc, #436]	; (800080c <display7SEG+0x31c>)
 8000656:	f001 f832 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	2102      	movs	r1, #2
 800065e:	486b      	ldr	r0, [pc, #428]	; (800080c <display7SEG+0x31c>)
 8000660:	f001 f82d 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	2104      	movs	r1, #4
 8000668:	4868      	ldr	r0, [pc, #416]	; (800080c <display7SEG+0x31c>)
 800066a:	f001 f828 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800066e:	2201      	movs	r2, #1
 8000670:	2108      	movs	r1, #8
 8000672:	4866      	ldr	r0, [pc, #408]	; (800080c <display7SEG+0x31c>)
 8000674:	f001 f823 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2110      	movs	r1, #16
 800067c:	4863      	ldr	r0, [pc, #396]	; (800080c <display7SEG+0x31c>)
 800067e:	f001 f81e 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2120      	movs	r1, #32
 8000686:	4861      	ldr	r0, [pc, #388]	; (800080c <display7SEG+0x31c>)
 8000688:	f001 f819 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	2140      	movs	r1, #64	; 0x40
 8000690:	485e      	ldr	r0, [pc, #376]	; (800080c <display7SEG+0x31c>)
 8000692:	f001 f814 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 8000696:	e0b4      	b.n	8000802 <display7SEG+0x312>
		  	  case 5:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2101      	movs	r1, #1
 800069c:	485b      	ldr	r0, [pc, #364]	; (800080c <display7SEG+0x31c>)
 800069e:	f001 f80e 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	2102      	movs	r1, #2
 80006a6:	4859      	ldr	r0, [pc, #356]	; (800080c <display7SEG+0x31c>)
 80006a8:	f001 f809 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2104      	movs	r1, #4
 80006b0:	4856      	ldr	r0, [pc, #344]	; (800080c <display7SEG+0x31c>)
 80006b2:	f001 f804 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2108      	movs	r1, #8
 80006ba:	4854      	ldr	r0, [pc, #336]	; (800080c <display7SEG+0x31c>)
 80006bc:	f000 ffff 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2110      	movs	r1, #16
 80006c4:	4851      	ldr	r0, [pc, #324]	; (800080c <display7SEG+0x31c>)
 80006c6:	f000 fffa 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2120      	movs	r1, #32
 80006ce:	484f      	ldr	r0, [pc, #316]	; (800080c <display7SEG+0x31c>)
 80006d0:	f000 fff5 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2140      	movs	r1, #64	; 0x40
 80006d8:	484c      	ldr	r0, [pc, #304]	; (800080c <display7SEG+0x31c>)
 80006da:	f000 fff0 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 80006de:	e090      	b.n	8000802 <display7SEG+0x312>
		  	  case 6:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2101      	movs	r1, #1
 80006e4:	4849      	ldr	r0, [pc, #292]	; (800080c <display7SEG+0x31c>)
 80006e6:	f000 ffea 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	2102      	movs	r1, #2
 80006ee:	4847      	ldr	r0, [pc, #284]	; (800080c <display7SEG+0x31c>)
 80006f0:	f000 ffe5 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2104      	movs	r1, #4
 80006f8:	4844      	ldr	r0, [pc, #272]	; (800080c <display7SEG+0x31c>)
 80006fa:	f000 ffe0 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	2108      	movs	r1, #8
 8000702:	4842      	ldr	r0, [pc, #264]	; (800080c <display7SEG+0x31c>)
 8000704:	f000 ffdb 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2110      	movs	r1, #16
 800070c:	483f      	ldr	r0, [pc, #252]	; (800080c <display7SEG+0x31c>)
 800070e:	f000 ffd6 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2120      	movs	r1, #32
 8000716:	483d      	ldr	r0, [pc, #244]	; (800080c <display7SEG+0x31c>)
 8000718:	f000 ffd1 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2140      	movs	r1, #64	; 0x40
 8000720:	483a      	ldr	r0, [pc, #232]	; (800080c <display7SEG+0x31c>)
 8000722:	f000 ffcc 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 8000726:	e06c      	b.n	8000802 <display7SEG+0x312>
		  	  case 7:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	2101      	movs	r1, #1
 800072c:	4837      	ldr	r0, [pc, #220]	; (800080c <display7SEG+0x31c>)
 800072e:	f000 ffc6 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2102      	movs	r1, #2
 8000736:	4835      	ldr	r0, [pc, #212]	; (800080c <display7SEG+0x31c>)
 8000738:	f000 ffc1 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2104      	movs	r1, #4
 8000740:	4832      	ldr	r0, [pc, #200]	; (800080c <display7SEG+0x31c>)
 8000742:	f000 ffbc 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000746:	2201      	movs	r2, #1
 8000748:	2108      	movs	r1, #8
 800074a:	4830      	ldr	r0, [pc, #192]	; (800080c <display7SEG+0x31c>)
 800074c:	f000 ffb7 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000750:	2201      	movs	r2, #1
 8000752:	2110      	movs	r1, #16
 8000754:	482d      	ldr	r0, [pc, #180]	; (800080c <display7SEG+0x31c>)
 8000756:	f000 ffb2 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800075a:	2201      	movs	r2, #1
 800075c:	2120      	movs	r1, #32
 800075e:	482b      	ldr	r0, [pc, #172]	; (800080c <display7SEG+0x31c>)
 8000760:	f000 ffad 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000764:	2201      	movs	r2, #1
 8000766:	2140      	movs	r1, #64	; 0x40
 8000768:	4828      	ldr	r0, [pc, #160]	; (800080c <display7SEG+0x31c>)
 800076a:	f000 ffa8 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 800076e:	e048      	b.n	8000802 <display7SEG+0x312>
		  	  case 8:
				HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2101      	movs	r1, #1
 8000774:	4825      	ldr	r0, [pc, #148]	; (800080c <display7SEG+0x31c>)
 8000776:	f000 ffa2 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	2102      	movs	r1, #2
 800077e:	4823      	ldr	r0, [pc, #140]	; (800080c <display7SEG+0x31c>)
 8000780:	f000 ff9d 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	2104      	movs	r1, #4
 8000788:	4820      	ldr	r0, [pc, #128]	; (800080c <display7SEG+0x31c>)
 800078a:	f000 ff98 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2108      	movs	r1, #8
 8000792:	481e      	ldr	r0, [pc, #120]	; (800080c <display7SEG+0x31c>)
 8000794:	f000 ff93 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2110      	movs	r1, #16
 800079c:	481b      	ldr	r0, [pc, #108]	; (800080c <display7SEG+0x31c>)
 800079e:	f000 ff8e 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2120      	movs	r1, #32
 80007a6:	4819      	ldr	r0, [pc, #100]	; (800080c <display7SEG+0x31c>)
 80007a8:	f000 ff89 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2140      	movs	r1, #64	; 0x40
 80007b0:	4816      	ldr	r0, [pc, #88]	; (800080c <display7SEG+0x31c>)
 80007b2:	f000 ff84 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 80007b6:	e024      	b.n	8000802 <display7SEG+0x312>
		  	  case 9:
					HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2101      	movs	r1, #1
 80007bc:	4813      	ldr	r0, [pc, #76]	; (800080c <display7SEG+0x31c>)
 80007be:	f000 ff7e 	bl	80016be <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2102      	movs	r1, #2
 80007c6:	4811      	ldr	r0, [pc, #68]	; (800080c <display7SEG+0x31c>)
 80007c8:	f000 ff79 	bl	80016be <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2104      	movs	r1, #4
 80007d0:	480e      	ldr	r0, [pc, #56]	; (800080c <display7SEG+0x31c>)
 80007d2:	f000 ff74 	bl	80016be <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	480c      	ldr	r0, [pc, #48]	; (800080c <display7SEG+0x31c>)
 80007dc:	f000 ff6f 	bl	80016be <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2110      	movs	r1, #16
 80007e4:	4809      	ldr	r0, [pc, #36]	; (800080c <display7SEG+0x31c>)
 80007e6:	f000 ff6a 	bl	80016be <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2120      	movs	r1, #32
 80007ee:	4807      	ldr	r0, [pc, #28]	; (800080c <display7SEG+0x31c>)
 80007f0:	f000 ff65 	bl	80016be <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2140      	movs	r1, #64	; 0x40
 80007f8:	4804      	ldr	r0, [pc, #16]	; (800080c <display7SEG+0x31c>)
 80007fa:	f000 ff60 	bl	80016be <HAL_GPIO_WritePin>
		  		  break;
 80007fe:	e000      	b.n	8000802 <display7SEG+0x312>
		  	  default:
		  		  break;
 8000800:	bf00      	nop

		  }
	  }
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40010c00 	.word	0x40010c00

08000810 <resetCountValue>:
enum LedState{RED, YELLOW, GREEN};

enum LedState state = RED;
int counter = RED_VALUE;

void resetCountValue(){
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
	counter = red_value;
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <resetCountValue+0x1c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a05      	ldr	r2, [pc, #20]	; (8000830 <resetCountValue+0x20>)
 800081a:	6013      	str	r3, [r2, #0]
	state = RED;
 800081c:	4b05      	ldr	r3, [pc, #20]	; (8000834 <resetCountValue+0x24>)
 800081e:	2200      	movs	r2, #0
 8000820:	701a      	strb	r2, [r3, #0]
}
 8000822:	bf00      	nop
 8000824:	46bd      	mov	sp, r7
 8000826:	bc80      	pop	{r7}
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	20000040 	.word	0x20000040
 8000830:	20000058 	.word	0x20000058
 8000834:	2000009f 	.word	0x2000009f

08000838 <updateMode>:

void updateMode(){
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
	if(isButton1Pressed() == 1){
 800083c:	f7ff fc86 	bl	800014c <isButton1Pressed>
 8000840:	4603      	mov	r3, r0
 8000842:	2b01      	cmp	r3, #1
 8000844:	d10d      	bne.n	8000862 <updateMode+0x2a>
		mode++;
 8000846:	4b08      	ldr	r3, [pc, #32]	; (8000868 <updateMode+0x30>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	3301      	adds	r3, #1
 800084c:	4a06      	ldr	r2, [pc, #24]	; (8000868 <updateMode+0x30>)
 800084e:	6013      	str	r3, [r2, #0]
		if(mode > 4){
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <updateMode+0x30>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	2b04      	cmp	r3, #4
 8000856:	dd04      	ble.n	8000862 <updateMode+0x2a>
			mode = 1;
 8000858:	4b03      	ldr	r3, [pc, #12]	; (8000868 <updateMode+0x30>)
 800085a:	2201      	movs	r2, #1
 800085c:	601a      	str	r2, [r3, #0]
			resetCountValue();
 800085e:	f7ff ffd7 	bl	8000810 <resetCountValue>
		}

	}
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	2000003c 	.word	0x2000003c

0800086c <getLed1Value>:



int getLed1Value(){
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
	switch(mode){
 8000870:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <getLed1Value+0x48>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	3b01      	subs	r3, #1
 8000876:	2b03      	cmp	r3, #3
 8000878:	d816      	bhi.n	80008a8 <getLed1Value+0x3c>
 800087a:	a201      	add	r2, pc, #4	; (adr r2, 8000880 <getLed1Value+0x14>)
 800087c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000880:	08000891 	.word	0x08000891
 8000884:	08000897 	.word	0x08000897
 8000888:	0800089d 	.word	0x0800089d
 800088c:	080008a3 	.word	0x080008a3
		case 1:
			return counter;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <getLed1Value+0x4c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	e00a      	b.n	80008ac <getLed1Value+0x40>
			break;
		case 2:
			return red_buffer;
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <getLed1Value+0x50>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	e007      	b.n	80008ac <getLed1Value+0x40>
			break;
		case 3:
			return yellow_buffer;
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <getLed1Value+0x54>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	e004      	b.n	80008ac <getLed1Value+0x40>
		case 4:
			return green_buffer;
 80008a2:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <getLed1Value+0x58>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	e001      	b.n	80008ac <getLed1Value+0x40>
		default:
			break;
 80008a8:	bf00      	nop
	}
	return 0;
 80008aa:	2300      	movs	r3, #0
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	2000003c 	.word	0x2000003c
 80008b8:	20000058 	.word	0x20000058
 80008bc:	20000044 	.word	0x20000044
 80008c0:	2000004c 	.word	0x2000004c
 80008c4:	20000054 	.word	0x20000054

080008c8 <normalMode>:

void normalMode(){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
	counter--;
 80008cc:	4b4b      	ldr	r3, [pc, #300]	; (80009fc <normalMode+0x134>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	3b01      	subs	r3, #1
 80008d2:	4a4a      	ldr	r2, [pc, #296]	; (80009fc <normalMode+0x134>)
 80008d4:	6013      	str	r3, [r2, #0]
	switch(state){
 80008d6:	4b4a      	ldr	r3, [pc, #296]	; (8000a00 <normalMode+0x138>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d05b      	beq.n	8000996 <normalMode+0xce>
 80008de:	2b02      	cmp	r3, #2
 80008e0:	f300 8083 	bgt.w	80009ea <normalMode+0x122>
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d002      	beq.n	80008ee <normalMode+0x26>
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d02a      	beq.n	8000942 <normalMode+0x7a>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
			}
			break;
		default:
			break;
 80008ec:	e07d      	b.n	80009ea <normalMode+0x122>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2120      	movs	r1, #32
 80008f2:	4844      	ldr	r0, [pc, #272]	; (8000a04 <normalMode+0x13c>)
 80008f4:	f000 fee3 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 80008f8:	2201      	movs	r2, #1
 80008fa:	2140      	movs	r1, #64	; 0x40
 80008fc:	4841      	ldr	r0, [pc, #260]	; (8000a04 <normalMode+0x13c>)
 80008fe:	f000 fede 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000902:	2201      	movs	r2, #1
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	483f      	ldr	r0, [pc, #252]	; (8000a04 <normalMode+0x13c>)
 8000908:	f000 fed9 	bl	80016be <HAL_GPIO_WritePin>
			if(counter < 0){
 800090c:	4b3b      	ldr	r3, [pc, #236]	; (80009fc <normalMode+0x134>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	da6c      	bge.n	80009ee <normalMode+0x126>
				counter = yellow_value;
 8000914:	4b3c      	ldr	r3, [pc, #240]	; (8000a08 <normalMode+0x140>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a38      	ldr	r2, [pc, #224]	; (80009fc <normalMode+0x134>)
 800091a:	6013      	str	r3, [r2, #0]
				state = YELLOW;
 800091c:	4b38      	ldr	r3, [pc, #224]	; (8000a00 <normalMode+0x138>)
 800091e:	2201      	movs	r2, #1
 8000920:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4837      	ldr	r0, [pc, #220]	; (8000a04 <normalMode+0x13c>)
 8000928:	f000 fec9 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 800092c:	2200      	movs	r2, #0
 800092e:	2140      	movs	r1, #64	; 0x40
 8000930:	4834      	ldr	r0, [pc, #208]	; (8000a04 <normalMode+0x13c>)
 8000932:	f000 fec4 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	4832      	ldr	r0, [pc, #200]	; (8000a04 <normalMode+0x13c>)
 800093c:	f000 febf 	bl	80016be <HAL_GPIO_WritePin>
			break;
 8000940:	e055      	b.n	80009ee <normalMode+0x126>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000942:	2201      	movs	r2, #1
 8000944:	2120      	movs	r1, #32
 8000946:	482f      	ldr	r0, [pc, #188]	; (8000a04 <normalMode+0x13c>)
 8000948:	f000 feb9 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	2140      	movs	r1, #64	; 0x40
 8000950:	482c      	ldr	r0, [pc, #176]	; (8000a04 <normalMode+0x13c>)
 8000952:	f000 feb4 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000956:	2201      	movs	r2, #1
 8000958:	2180      	movs	r1, #128	; 0x80
 800095a:	482a      	ldr	r0, [pc, #168]	; (8000a04 <normalMode+0x13c>)
 800095c:	f000 feaf 	bl	80016be <HAL_GPIO_WritePin>
			if(counter < 0){
 8000960:	4b26      	ldr	r3, [pc, #152]	; (80009fc <normalMode+0x134>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	da44      	bge.n	80009f2 <normalMode+0x12a>
				counter = green_value;
 8000968:	4b28      	ldr	r3, [pc, #160]	; (8000a0c <normalMode+0x144>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a23      	ldr	r2, [pc, #140]	; (80009fc <normalMode+0x134>)
 800096e:	6013      	str	r3, [r2, #0]
				state = GREEN;
 8000970:	4b23      	ldr	r3, [pc, #140]	; (8000a00 <normalMode+0x138>)
 8000972:	2202      	movs	r2, #2
 8000974:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000976:	2201      	movs	r2, #1
 8000978:	2120      	movs	r1, #32
 800097a:	4822      	ldr	r0, [pc, #136]	; (8000a04 <normalMode+0x13c>)
 800097c:	f000 fe9f 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 8000980:	2201      	movs	r2, #1
 8000982:	2140      	movs	r1, #64	; 0x40
 8000984:	481f      	ldr	r0, [pc, #124]	; (8000a04 <normalMode+0x13c>)
 8000986:	f000 fe9a 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	2180      	movs	r1, #128	; 0x80
 800098e:	481d      	ldr	r0, [pc, #116]	; (8000a04 <normalMode+0x13c>)
 8000990:	f000 fe95 	bl	80016be <HAL_GPIO_WritePin>
			break;
 8000994:	e02d      	b.n	80009f2 <normalMode+0x12a>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000996:	2201      	movs	r2, #1
 8000998:	2120      	movs	r1, #32
 800099a:	481a      	ldr	r0, [pc, #104]	; (8000a04 <normalMode+0x13c>)
 800099c:	f000 fe8f 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 80009a0:	2201      	movs	r2, #1
 80009a2:	2140      	movs	r1, #64	; 0x40
 80009a4:	4817      	ldr	r0, [pc, #92]	; (8000a04 <normalMode+0x13c>)
 80009a6:	f000 fe8a 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2180      	movs	r1, #128	; 0x80
 80009ae:	4815      	ldr	r0, [pc, #84]	; (8000a04 <normalMode+0x13c>)
 80009b0:	f000 fe85 	bl	80016be <HAL_GPIO_WritePin>
			if(counter < 0){
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <normalMode+0x134>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	da1c      	bge.n	80009f6 <normalMode+0x12e>
				counter = green_value;
 80009bc:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <normalMode+0x144>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a0e      	ldr	r2, [pc, #56]	; (80009fc <normalMode+0x134>)
 80009c2:	6013      	str	r3, [r2, #0]
				state = RED;
 80009c4:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <normalMode+0x138>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2120      	movs	r1, #32
 80009ce:	480d      	ldr	r0, [pc, #52]	; (8000a04 <normalMode+0x13c>)
 80009d0:	f000 fe75 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	2140      	movs	r1, #64	; 0x40
 80009d8:	480a      	ldr	r0, [pc, #40]	; (8000a04 <normalMode+0x13c>)
 80009da:	f000 fe70 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	2180      	movs	r1, #128	; 0x80
 80009e2:	4808      	ldr	r0, [pc, #32]	; (8000a04 <normalMode+0x13c>)
 80009e4:	f000 fe6b 	bl	80016be <HAL_GPIO_WritePin>
			break;
 80009e8:	e005      	b.n	80009f6 <normalMode+0x12e>
			break;
 80009ea:	bf00      	nop
 80009ec:	e004      	b.n	80009f8 <normalMode+0x130>
			break;
 80009ee:	bf00      	nop
 80009f0:	e002      	b.n	80009f8 <normalMode+0x130>
			break;
 80009f2:	bf00      	nop
 80009f4:	e000      	b.n	80009f8 <normalMode+0x130>
			break;
 80009f6:	bf00      	nop
	}
}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000058 	.word	0x20000058
 8000a00:	2000009f 	.word	0x2000009f
 8000a04:	40010800 	.word	0x40010800
 8000a08:	20000048 	.word	0x20000048
 8000a0c:	20000050 	.word	0x20000050

08000a10 <ledDisplay>:

void ledDisplay(){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	switch(mode){
 8000a14:	4b35      	ldr	r3, [pc, #212]	; (8000aec <ledDisplay+0xdc>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	2b03      	cmp	r3, #3
 8000a1c:	d85a      	bhi.n	8000ad4 <ledDisplay+0xc4>
 8000a1e:	a201      	add	r2, pc, #4	; (adr r2, 8000a24 <ledDisplay+0x14>)
 8000a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a24:	08000a35 	.word	0x08000a35
 8000a28:	08000a4b 	.word	0x08000a4b
 8000a2c:	08000a79 	.word	0x08000a79
 8000a30:	08000aa7 	.word	0x08000aa7
		case 1:
			if(getFlag0()){
 8000a34:	f000 fafc 	bl	8001030 <getFlag0>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d04c      	beq.n	8000ad8 <ledDisplay+0xc8>
				normalMode();
 8000a3e:	f7ff ff43 	bl	80008c8 <normalMode>
				setTimer0(100);
 8000a42:	2064      	movs	r0, #100	; 0x64
 8000a44:	f000 fa76 	bl	8000f34 <setTimer0>
			}

			break;
 8000a48:	e046      	b.n	8000ad8 <ledDisplay+0xc8>
		case 2:
			if(getFlag0()){
 8000a4a:	f000 faf1 	bl	8001030 <getFlag0>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d043      	beq.n	8000adc <ledDisplay+0xcc>
				HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
 8000a54:	2120      	movs	r1, #32
 8000a56:	4826      	ldr	r0, [pc, #152]	; (8000af0 <ledDisplay+0xe0>)
 8000a58:	f000 fe49 	bl	80016ee <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	2140      	movs	r1, #64	; 0x40
 8000a60:	4823      	ldr	r0, [pc, #140]	; (8000af0 <ledDisplay+0xe0>)
 8000a62:	f000 fe2c 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000a66:	2201      	movs	r2, #1
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	4821      	ldr	r0, [pc, #132]	; (8000af0 <ledDisplay+0xe0>)
 8000a6c:	f000 fe27 	bl	80016be <HAL_GPIO_WritePin>
				setTimer0(200);
 8000a70:	20c8      	movs	r0, #200	; 0xc8
 8000a72:	f000 fa5f 	bl	8000f34 <setTimer0>
			}
			break;
 8000a76:	e031      	b.n	8000adc <ledDisplay+0xcc>
		case 3:
			if(getFlag0()){
 8000a78:	f000 fada 	bl	8001030 <getFlag0>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d02e      	beq.n	8000ae0 <ledDisplay+0xd0>
				HAL_GPIO_TogglePin(Y1_GPIO_Port, Y1_Pin);
 8000a82:	2140      	movs	r1, #64	; 0x40
 8000a84:	481a      	ldr	r0, [pc, #104]	; (8000af0 <ledDisplay+0xe0>)
 8000a86:	f000 fe32 	bl	80016ee <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	2120      	movs	r1, #32
 8000a8e:	4818      	ldr	r0, [pc, #96]	; (8000af0 <ledDisplay+0xe0>)
 8000a90:	f000 fe15 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	4815      	ldr	r0, [pc, #84]	; (8000af0 <ledDisplay+0xe0>)
 8000a9a:	f000 fe10 	bl	80016be <HAL_GPIO_WritePin>
				setTimer0(200);
 8000a9e:	20c8      	movs	r0, #200	; 0xc8
 8000aa0:	f000 fa48 	bl	8000f34 <setTimer0>
			}
			break;
 8000aa4:	e01c      	b.n	8000ae0 <ledDisplay+0xd0>
		case 4:
			if(getFlag0()){
 8000aa6:	f000 fac3 	bl	8001030 <getFlag0>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d019      	beq.n	8000ae4 <ledDisplay+0xd4>
				HAL_GPIO_TogglePin(G1_GPIO_Port, G1_Pin);
 8000ab0:	2180      	movs	r1, #128	; 0x80
 8000ab2:	480f      	ldr	r0, [pc, #60]	; (8000af0 <ledDisplay+0xe0>)
 8000ab4:	f000 fe1b 	bl	80016ee <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2140      	movs	r1, #64	; 0x40
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <ledDisplay+0xe0>)
 8000abe:	f000 fdfe 	bl	80016be <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	2120      	movs	r1, #32
 8000ac6:	480a      	ldr	r0, [pc, #40]	; (8000af0 <ledDisplay+0xe0>)
 8000ac8:	f000 fdf9 	bl	80016be <HAL_GPIO_WritePin>
				setTimer0(200);
 8000acc:	20c8      	movs	r0, #200	; 0xc8
 8000ace:	f000 fa31 	bl	8000f34 <setTimer0>
			}
			break;
 8000ad2:	e007      	b.n	8000ae4 <ledDisplay+0xd4>
		default:
			break;
 8000ad4:	bf00      	nop
 8000ad6:	e006      	b.n	8000ae6 <ledDisplay+0xd6>
			break;
 8000ad8:	bf00      	nop
 8000ada:	e004      	b.n	8000ae6 <ledDisplay+0xd6>
			break;
 8000adc:	bf00      	nop
 8000ade:	e002      	b.n	8000ae6 <ledDisplay+0xd6>
			break;
 8000ae0:	bf00      	nop
 8000ae2:	e000      	b.n	8000ae6 <ledDisplay+0xd6>
			break;
 8000ae4:	bf00      	nop
	}
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	2000003c 	.word	0x2000003c
 8000af0:	40010800 	.word	0x40010800

08000af4 <update7SEG>:

void update7SEG(){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	static int scan = 0;
	switch(scan){
 8000af8:	4b38      	ldr	r3, [pc, #224]	; (8000bdc <update7SEG+0xe8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d04f      	beq.n	8000ba0 <update7SEG+0xac>
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	dc68      	bgt.n	8000bd6 <update7SEG+0xe2>
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d002      	beq.n	8000b0e <update7SEG+0x1a>
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d022      	beq.n	8000b52 <update7SEG+0x5e>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
			display7SEG(mode);
			scan = 0;
			break;
		default:
			break;
 8000b0c:	e063      	b.n	8000bd6 <update7SEG+0xe2>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b14:	4832      	ldr	r0, [pc, #200]	; (8000be0 <update7SEG+0xec>)
 8000b16:	f000 fdd2 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b20:	482f      	ldr	r0, [pc, #188]	; (8000be0 <update7SEG+0xec>)
 8000b22:	f000 fdcc 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b2c:	482c      	ldr	r0, [pc, #176]	; (8000be0 <update7SEG+0xec>)
 8000b2e:	f000 fdc6 	bl	80016be <HAL_GPIO_WritePin>
			display7SEG(getLed1Value() / 10);
 8000b32:	f7ff fe9b 	bl	800086c <getLed1Value>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4a2a      	ldr	r2, [pc, #168]	; (8000be4 <update7SEG+0xf0>)
 8000b3a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b3e:	1092      	asrs	r2, r2, #2
 8000b40:	17db      	asrs	r3, r3, #31
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fcd3 	bl	80004f0 <display7SEG>
			scan = 1;
 8000b4a:	4b24      	ldr	r3, [pc, #144]	; (8000bdc <update7SEG+0xe8>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	601a      	str	r2, [r3, #0]
			break;
 8000b50:	e042      	b.n	8000bd8 <update7SEG+0xe4>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b58:	4821      	ldr	r0, [pc, #132]	; (8000be0 <update7SEG+0xec>)
 8000b5a:	f000 fdb0 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b64:	481e      	ldr	r0, [pc, #120]	; (8000be0 <update7SEG+0xec>)
 8000b66:	f000 fdaa 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b70:	481b      	ldr	r0, [pc, #108]	; (8000be0 <update7SEG+0xec>)
 8000b72:	f000 fda4 	bl	80016be <HAL_GPIO_WritePin>
			display7SEG(getLed1Value() % 10);
 8000b76:	f7ff fe79 	bl	800086c <getLed1Value>
 8000b7a:	4601      	mov	r1, r0
 8000b7c:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <update7SEG+0xf0>)
 8000b7e:	fb83 2301 	smull	r2, r3, r3, r1
 8000b82:	109a      	asrs	r2, r3, #2
 8000b84:	17cb      	asrs	r3, r1, #31
 8000b86:	1ad2      	subs	r2, r2, r3
 8000b88:	4613      	mov	r3, r2
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	4413      	add	r3, r2
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	1aca      	subs	r2, r1, r3
 8000b92:	4610      	mov	r0, r2
 8000b94:	f7ff fcac 	bl	80004f0 <display7SEG>
			scan = 2;
 8000b98:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <update7SEG+0xe8>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	601a      	str	r2, [r3, #0]
			break;
 8000b9e:	e01b      	b.n	8000bd8 <update7SEG+0xe4>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ba6:	480e      	ldr	r0, [pc, #56]	; (8000be0 <update7SEG+0xec>)
 8000ba8:	f000 fd89 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bb2:	480b      	ldr	r0, [pc, #44]	; (8000be0 <update7SEG+0xec>)
 8000bb4:	f000 fd83 	bl	80016be <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bbe:	4808      	ldr	r0, [pc, #32]	; (8000be0 <update7SEG+0xec>)
 8000bc0:	f000 fd7d 	bl	80016be <HAL_GPIO_WritePin>
			display7SEG(mode);
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <update7SEG+0xf4>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fc91 	bl	80004f0 <display7SEG>
			scan = 0;
 8000bce:	4b03      	ldr	r3, [pc, #12]	; (8000bdc <update7SEG+0xe8>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
			break;
 8000bd4:	e000      	b.n	8000bd8 <update7SEG+0xe4>
			break;
 8000bd6:	bf00      	nop
	}
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200000a0 	.word	0x200000a0
 8000be0:	40010800 	.word	0x40010800
 8000be4:	66666667 	.word	0x66666667
 8000be8:	2000003c 	.word	0x2000003c

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf0:	f000 fa64 	bl	80010bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf4:	f000 f820 	bl	8000c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf8:	f000 f8a6 	bl	8000d48 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000bfc:	f000 f858 	bl	8000cb0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c00:	480c      	ldr	r0, [pc, #48]	; (8000c34 <main+0x48>)
 8000c02:	f001 f9b9 	bl	8001f78 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer0(1);
 8000c06:	2001      	movs	r0, #1
 8000c08:	f000 f994 	bl	8000f34 <setTimer0>
  setTimer1(1);
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f000 f9a5 	bl	8000f5c <setTimer1>
  while (1)
  {
	  updateMode();
 8000c12:	f7ff fe11 	bl	8000838 <updateMode>
	  if(getFlag1()){
 8000c16:	f000 fa15 	bl	8001044 <getFlag1>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d004      	beq.n	8000c2a <main+0x3e>
		  update7SEG();
 8000c20:	f7ff ff68 	bl	8000af4 <update7SEG>
		  setTimer1(1);
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 f999 	bl	8000f5c <setTimer1>
	  }
	  ledDisplay();
 8000c2a:	f7ff fef1 	bl	8000a10 <ledDisplay>
	  uprateValue();
 8000c2e:	f7ff fc01 	bl	8000434 <uprateValue>
	  updateMode();
 8000c32:	e7ee      	b.n	8000c12 <main+0x26>
 8000c34:	200000c4 	.word	0x200000c4

08000c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b090      	sub	sp, #64	; 0x40
 8000c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3e:	f107 0318 	add.w	r3, r7, #24
 8000c42:	2228      	movs	r2, #40	; 0x28
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f001 fd46 	bl	80026d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
 8000c58:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c62:	2310      	movs	r3, #16
 8000c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c66:	2300      	movs	r3, #0
 8000c68:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6a:	f107 0318 	add.w	r3, r7, #24
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f000 fd56 	bl	8001720 <HAL_RCC_OscConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c7a:	f000 f8c7 	bl	8000e0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c7e:	230f      	movs	r3, #15
 8000c80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c82:	2300      	movs	r3, #0
 8000c84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	2100      	movs	r1, #0
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 ffc2 	bl	8001c20 <HAL_RCC_ClockConfig>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ca2:	f000 f8b3 	bl	8000e0c <Error_Handler>
  }
}
 8000ca6:	bf00      	nop
 8000ca8:	3740      	adds	r7, #64	; 0x40
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cb6:	f107 0308 	add.w	r3, r7, #8
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ccc:	4b1d      	ldr	r3, [pc, #116]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000cce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000cd4:	4b1b      	ldr	r3, [pc, #108]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000cd6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000cda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cdc:	4b19      	ldr	r3, [pc, #100]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000ce2:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000ce4:	2209      	movs	r2, #9
 8000ce6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce8:	4b16      	ldr	r3, [pc, #88]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cee:	4b15      	ldr	r3, [pc, #84]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cf4:	4813      	ldr	r0, [pc, #76]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000cf6:	f001 f8ef 	bl	8001ed8 <HAL_TIM_Base_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d00:	f000 f884 	bl	8000e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	4619      	mov	r1, r3
 8000d10:	480c      	ldr	r0, [pc, #48]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000d12:	f001 fa6d 	bl	80021f0 <HAL_TIM_ConfigClockSource>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d1c:	f000 f876 	bl	8000e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d20:	2300      	movs	r3, #0
 8000d22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d28:	463b      	mov	r3, r7
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4805      	ldr	r0, [pc, #20]	; (8000d44 <MX_TIM2_Init+0x94>)
 8000d2e:	f001 fc45 	bl	80025bc <HAL_TIMEx_MasterConfigSynchronization>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d38:	f000 f868 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	3718      	adds	r7, #24
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	200000c4 	.word	0x200000c4

08000d48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5c:	4b28      	ldr	r3, [pc, #160]	; (8000e00 <MX_GPIO_Init+0xb8>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a27      	ldr	r2, [pc, #156]	; (8000e00 <MX_GPIO_Init+0xb8>)
 8000d62:	f043 0304 	orr.w	r3, r3, #4
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b25      	ldr	r3, [pc, #148]	; (8000e00 <MX_GPIO_Init+0xb8>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0304 	and.w	r3, r3, #4
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d74:	4b22      	ldr	r3, [pc, #136]	; (8000e00 <MX_GPIO_Init+0xb8>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	4a21      	ldr	r2, [pc, #132]	; (8000e00 <MX_GPIO_Init+0xb8>)
 8000d7a:	f043 0308 	orr.w	r3, r3, #8
 8000d7e:	6193      	str	r3, [r2, #24]
 8000d80:	4b1f      	ldr	r3, [pc, #124]	; (8000e00 <MX_GPIO_Init+0xb8>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	f003 0308 	and.w	r3, r3, #8
 8000d88:	603b      	str	r3, [r7, #0]
 8000d8a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R1_Pin|Y1_Pin|G1_Pin|EN0_Pin
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 519f 	mov.w	r1, #5088	; 0x13e0
 8000d92:	481c      	ldr	r0, [pc, #112]	; (8000e04 <MX_GPIO_Init+0xbc>)
 8000d94:	f000 fc93 	bl	80016be <HAL_GPIO_WritePin>
                          |EN1_Pin|MODE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000d98:	2200      	movs	r2, #0
 8000d9a:	217f      	movs	r1, #127	; 0x7f
 8000d9c:	481a      	ldr	r0, [pc, #104]	; (8000e08 <MX_GPIO_Init+0xc0>)
 8000d9e:	f000 fc8e 	bl	80016be <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : R1_Pin Y1_Pin G1_Pin EN0_Pin
                           EN1_Pin MODE_Pin */
  GPIO_InitStruct.Pin = R1_Pin|Y1_Pin|G1_Pin|EN0_Pin
 8000da2:	f44f 539f 	mov.w	r3, #5088	; 0x13e0
 8000da6:	60bb      	str	r3, [r7, #8]
                          |EN1_Pin|MODE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2302      	movs	r3, #2
 8000db2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	f107 0308 	add.w	r3, r7, #8
 8000db8:	4619      	mov	r1, r3
 8000dba:	4812      	ldr	r0, [pc, #72]	; (8000e04 <MX_GPIO_Init+0xbc>)
 8000dbc:	f000 faee 	bl	800139c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000dc0:	237f      	movs	r3, #127	; 0x7f
 8000dc2:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 0308 	add.w	r3, r7, #8
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480c      	ldr	r0, [pc, #48]	; (8000e08 <MX_GPIO_Init+0xc0>)
 8000dd8:	f000 fae0 	bl	800139c <HAL_GPIO_Init>

  /*Configure GPIO pins : Button3_Pin Button2_Pin Button1_Pin */
  GPIO_InitStruct.Pin = Button3_Pin|Button2_Pin|Button1_Pin;
 8000ddc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000de0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000de6:	2301      	movs	r3, #1
 8000de8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	4619      	mov	r1, r3
 8000df0:	4805      	ldr	r0, [pc, #20]	; (8000e08 <MX_GPIO_Init+0xc0>)
 8000df2:	f000 fad3 	bl	800139c <HAL_GPIO_Init>

}
 8000df6:	bf00      	nop
 8000df8:	3718      	adds	r7, #24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010800 	.word	0x40010800
 8000e08:	40010c00 	.word	0x40010c00

08000e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e10:	b672      	cpsid	i
}
 8000e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <Error_Handler+0x8>
	...

08000e18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e1e:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <HAL_MspInit+0x5c>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	4a14      	ldr	r2, [pc, #80]	; (8000e74 <HAL_MspInit+0x5c>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	6193      	str	r3, [r2, #24]
 8000e2a:	4b12      	ldr	r3, [pc, #72]	; (8000e74 <HAL_MspInit+0x5c>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	60bb      	str	r3, [r7, #8]
 8000e34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e36:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <HAL_MspInit+0x5c>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	4a0e      	ldr	r2, [pc, #56]	; (8000e74 <HAL_MspInit+0x5c>)
 8000e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e40:	61d3      	str	r3, [r2, #28]
 8000e42:	4b0c      	ldr	r3, [pc, #48]	; (8000e74 <HAL_MspInit+0x5c>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <HAL_MspInit+0x60>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <HAL_MspInit+0x60>)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	3714      	adds	r7, #20
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr
 8000e74:	40021000 	.word	0x40021000
 8000e78:	40010000 	.word	0x40010000

08000e7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e8c:	d113      	bne.n	8000eb6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <HAL_TIM_Base_MspInit+0x44>)
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <HAL_TIM_Base_MspInit+0x44>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	61d3      	str	r3, [r2, #28]
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <HAL_TIM_Base_MspInit+0x44>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	201c      	movs	r0, #28
 8000eac:	f000 fa3f 	bl	800132e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000eb0:	201c      	movs	r0, #28
 8000eb2:	f000 fa58 	bl	8001366 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <NMI_Handler+0x4>

08000eca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ece:	e7fe      	b.n	8000ece <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	e7fe      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eda:	e7fe      	b.n	8000eda <BusFault_Handler+0x4>

08000edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <UsageFault_Handler+0x4>

08000ee2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr

08000eee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr

08000efa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efa:	b480      	push	{r7}
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr

08000f06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f0a:	f000 f91d 	bl	8001148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f18:	4802      	ldr	r0, [pc, #8]	; (8000f24 <TIM2_IRQHandler+0x10>)
 8000f1a:	f001 f879 	bl	8002010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200000c4 	.word	0x200000c4

08000f28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr

08000f34 <setTimer0>:
int flag2 = 0;
int flag3 = 0;



void setTimer0(int duration){
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	counter0 = duration ;
 8000f3c:	4a05      	ldr	r2, [pc, #20]	; (8000f54 <setTimer0+0x20>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6013      	str	r3, [r2, #0]
	flag0 = 0;
 8000f42:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <setTimer0+0x24>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bc80      	pop	{r7}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	200000a4 	.word	0x200000a4
 8000f58:	200000b4 	.word	0x200000b4

08000f5c <setTimer1>:

void setTimer1(int duration){
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	counter1 = duration ;
 8000f64:	4a05      	ldr	r2, [pc, #20]	; (8000f7c <setTimer1+0x20>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6013      	str	r3, [r2, #0]
	flag1 = 0;
 8000f6a:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <setTimer1+0x24>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	200000a8 	.word	0x200000a8
 8000f80:	200000b8 	.word	0x200000b8

08000f84 <timer_run>:
void setTimer3(int duration){
	counter3 = duration ;
	flag3 = 0;
}

void timer_run(){
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0

	if(counter0 > 0){
 8000f88:	4b21      	ldr	r3, [pc, #132]	; (8001010 <timer_run+0x8c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	dd0b      	ble.n	8000fa8 <timer_run+0x24>
		counter0--;
 8000f90:	4b1f      	ldr	r3, [pc, #124]	; (8001010 <timer_run+0x8c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	3b01      	subs	r3, #1
 8000f96:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <timer_run+0x8c>)
 8000f98:	6013      	str	r3, [r2, #0]
		if(counter0 <= 0)	flag0 = 1;
 8000f9a:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <timer_run+0x8c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	dc02      	bgt.n	8000fa8 <timer_run+0x24>
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <timer_run+0x90>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	601a      	str	r2, [r3, #0]
	}

	if(counter1 > 0){
 8000fa8:	4b1b      	ldr	r3, [pc, #108]	; (8001018 <timer_run+0x94>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	dd0b      	ble.n	8000fc8 <timer_run+0x44>
		counter1--;
 8000fb0:	4b19      	ldr	r3, [pc, #100]	; (8001018 <timer_run+0x94>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	3b01      	subs	r3, #1
 8000fb6:	4a18      	ldr	r2, [pc, #96]	; (8001018 <timer_run+0x94>)
 8000fb8:	6013      	str	r3, [r2, #0]
		if(counter1 <= 0)	flag1 = 1;
 8000fba:	4b17      	ldr	r3, [pc, #92]	; (8001018 <timer_run+0x94>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	dc02      	bgt.n	8000fc8 <timer_run+0x44>
 8000fc2:	4b16      	ldr	r3, [pc, #88]	; (800101c <timer_run+0x98>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]
	}

	if(counter2 > 0){
 8000fc8:	4b15      	ldr	r3, [pc, #84]	; (8001020 <timer_run+0x9c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	dd0b      	ble.n	8000fe8 <timer_run+0x64>
		counter2--;
 8000fd0:	4b13      	ldr	r3, [pc, #76]	; (8001020 <timer_run+0x9c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	4a12      	ldr	r2, [pc, #72]	; (8001020 <timer_run+0x9c>)
 8000fd8:	6013      	str	r3, [r2, #0]
		if(counter2 <= 0)	flag2 = 1;
 8000fda:	4b11      	ldr	r3, [pc, #68]	; (8001020 <timer_run+0x9c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	dc02      	bgt.n	8000fe8 <timer_run+0x64>
 8000fe2:	4b10      	ldr	r3, [pc, #64]	; (8001024 <timer_run+0xa0>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	601a      	str	r2, [r3, #0]
	}

	if(counter3 > 0){
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <timer_run+0xa4>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	dd0b      	ble.n	8001008 <timer_run+0x84>
			counter3--;
 8000ff0:	4b0d      	ldr	r3, [pc, #52]	; (8001028 <timer_run+0xa4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	4a0c      	ldr	r2, [pc, #48]	; (8001028 <timer_run+0xa4>)
 8000ff8:	6013      	str	r3, [r2, #0]
			if(counter3 <= 0)	flag3 = 1;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <timer_run+0xa4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	dc02      	bgt.n	8001008 <timer_run+0x84>
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <timer_run+0xa8>)
 8001004:	2201      	movs	r2, #1
 8001006:	601a      	str	r2, [r3, #0]
		}

}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	200000a4 	.word	0x200000a4
 8001014:	200000b4 	.word	0x200000b4
 8001018:	200000a8 	.word	0x200000a8
 800101c:	200000b8 	.word	0x200000b8
 8001020:	200000ac 	.word	0x200000ac
 8001024:	200000bc 	.word	0x200000bc
 8001028:	200000b0 	.word	0x200000b0
 800102c:	200000c0 	.word	0x200000c0

08001030 <getFlag0>:

int getFlag0(){
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	return flag0;
 8001034:	4b02      	ldr	r3, [pc, #8]	; (8001040 <getFlag0+0x10>)
 8001036:	681b      	ldr	r3, [r3, #0]
}
 8001038:	4618      	mov	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr
 8001040:	200000b4 	.word	0x200000b4

08001044 <getFlag1>:

int getFlag1(){
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
	return flag1;
 8001048:	4b02      	ldr	r3, [pc, #8]	; (8001054 <getFlag1+0x10>)
 800104a:	681b      	ldr	r3, [r3, #0]
}
 800104c:	4618      	mov	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr
 8001054:	200000b8 	.word	0x200000b8

08001058 <HAL_TIM_PeriodElapsedCallback>:

int getFlag3(){
	return flag3;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	timer_run();
 8001060:	f7ff ff90 	bl	8000f84 <timer_run>
	button_reading();
 8001064:	f7ff f8b8 	bl	80001d8 <button_reading>
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001070:	f7ff ff5a 	bl	8000f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001074:	480b      	ldr	r0, [pc, #44]	; (80010a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001076:	490c      	ldr	r1, [pc, #48]	; (80010a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001078:	4a0c      	ldr	r2, [pc, #48]	; (80010ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800107a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800107c:	e002      	b.n	8001084 <LoopCopyDataInit>

0800107e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800107e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001082:	3304      	adds	r3, #4

08001084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001088:	d3f9      	bcc.n	800107e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800108a:	4a09      	ldr	r2, [pc, #36]	; (80010b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800108c:	4c09      	ldr	r4, [pc, #36]	; (80010b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001090:	e001      	b.n	8001096 <LoopFillZerobss>

08001092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001094:	3204      	adds	r2, #4

08001096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001098:	d3fb      	bcc.n	8001092 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800109a:	f001 faf9 	bl	8002690 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800109e:	f7ff fda5 	bl	8000bec <main>
  bx lr
 80010a2:	4770      	bx	lr
  ldr r0, =_sdata
 80010a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80010ac:	0800272c 	.word	0x0800272c
  ldr r2, =_sbss
 80010b0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80010b4:	20000110 	.word	0x20000110

080010b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010b8:	e7fe      	b.n	80010b8 <ADC1_2_IRQHandler>
	...

080010bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <HAL_Init+0x28>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a07      	ldr	r2, [pc, #28]	; (80010e4 <HAL_Init+0x28>)
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010cc:	2003      	movs	r0, #3
 80010ce:	f000 f923 	bl	8001318 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d2:	200f      	movs	r0, #15
 80010d4:	f000 f808 	bl	80010e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d8:	f7ff fe9e 	bl	8000e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40022000 	.word	0x40022000

080010e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <HAL_InitTick+0x54>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <HAL_InitTick+0x58>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001102:	fbb2 f3f3 	udiv	r3, r2, r3
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f93b 	bl	8001382 <HAL_SYSTICK_Config>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e00e      	b.n	8001134 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d80a      	bhi.n	8001132 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800111c:	2200      	movs	r2, #0
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	f04f 30ff 	mov.w	r0, #4294967295
 8001124:	f000 f903 	bl	800132e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001128:	4a06      	ldr	r2, [pc, #24]	; (8001144 <HAL_InitTick+0x5c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	e000      	b.n	8001134 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	2000005c 	.word	0x2000005c
 8001140:	20000064 	.word	0x20000064
 8001144:	20000060 	.word	0x20000060

08001148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <HAL_IncTick+0x1c>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	4b05      	ldr	r3, [pc, #20]	; (8001168 <HAL_IncTick+0x20>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4413      	add	r3, r2
 8001158:	4a03      	ldr	r2, [pc, #12]	; (8001168 <HAL_IncTick+0x20>)
 800115a:	6013      	str	r3, [r2, #0]
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	20000064 	.word	0x20000064
 8001168:	2000010c 	.word	0x2000010c

0800116c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return uwTick;
 8001170:	4b02      	ldr	r3, [pc, #8]	; (800117c <HAL_GetTick+0x10>)
 8001172:	681b      	ldr	r3, [r3, #0]
}
 8001174:	4618      	mov	r0, r3
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr
 800117c:	2000010c 	.word	0x2000010c

08001180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001190:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800119c:	4013      	ands	r3, r2
 800119e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011b2:	4a04      	ldr	r2, [pc, #16]	; (80011c4 <__NVIC_SetPriorityGrouping+0x44>)
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	60d3      	str	r3, [r2, #12]
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011cc:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <__NVIC_GetPriorityGrouping+0x18>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	f003 0307 	and.w	r3, r3, #7
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	db0b      	blt.n	800120e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	f003 021f 	and.w	r2, r3, #31
 80011fc:	4906      	ldr	r1, [pc, #24]	; (8001218 <__NVIC_EnableIRQ+0x34>)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	095b      	lsrs	r3, r3, #5
 8001204:	2001      	movs	r0, #1
 8001206:	fa00 f202 	lsl.w	r2, r0, r2
 800120a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100

0800121c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	2b00      	cmp	r3, #0
 800122e:	db0a      	blt.n	8001246 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	b2da      	uxtb	r2, r3
 8001234:	490c      	ldr	r1, [pc, #48]	; (8001268 <__NVIC_SetPriority+0x4c>)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	440b      	add	r3, r1
 8001240:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001244:	e00a      	b.n	800125c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4908      	ldr	r1, [pc, #32]	; (800126c <__NVIC_SetPriority+0x50>)
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	f003 030f 	and.w	r3, r3, #15
 8001252:	3b04      	subs	r3, #4
 8001254:	0112      	lsls	r2, r2, #4
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	440b      	add	r3, r1
 800125a:	761a      	strb	r2, [r3, #24]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e000e100 	.word	0xe000e100
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001270:	b480      	push	{r7}
 8001272:	b089      	sub	sp, #36	; 0x24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f1c3 0307 	rsb	r3, r3, #7
 800128a:	2b04      	cmp	r3, #4
 800128c:	bf28      	it	cs
 800128e:	2304      	movcs	r3, #4
 8001290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3304      	adds	r3, #4
 8001296:	2b06      	cmp	r3, #6
 8001298:	d902      	bls.n	80012a0 <NVIC_EncodePriority+0x30>
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3b03      	subs	r3, #3
 800129e:	e000      	b.n	80012a2 <NVIC_EncodePriority+0x32>
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	f04f 32ff 	mov.w	r2, #4294967295
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43da      	mvns	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	401a      	ands	r2, r3
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b8:	f04f 31ff 	mov.w	r1, #4294967295
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	fa01 f303 	lsl.w	r3, r1, r3
 80012c2:	43d9      	mvns	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c8:	4313      	orrs	r3, r2
         );
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3724      	adds	r7, #36	; 0x24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3b01      	subs	r3, #1
 80012e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012e4:	d301      	bcc.n	80012ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00f      	b.n	800130a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <SysTick_Config+0x40>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012f2:	210f      	movs	r1, #15
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f7ff ff90 	bl	800121c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <SysTick_Config+0x40>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001302:	4b04      	ldr	r3, [pc, #16]	; (8001314 <SysTick_Config+0x40>)
 8001304:	2207      	movs	r2, #7
 8001306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	e000e010 	.word	0xe000e010

08001318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff ff2d 	bl	8001180 <__NVIC_SetPriorityGrouping>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800132e:	b580      	push	{r7, lr}
 8001330:	b086      	sub	sp, #24
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001340:	f7ff ff42 	bl	80011c8 <__NVIC_GetPriorityGrouping>
 8001344:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	68b9      	ldr	r1, [r7, #8]
 800134a:	6978      	ldr	r0, [r7, #20]
 800134c:	f7ff ff90 	bl	8001270 <NVIC_EncodePriority>
 8001350:	4602      	mov	r2, r0
 8001352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff5f 	bl	800121c <__NVIC_SetPriority>
}
 800135e:	bf00      	nop
 8001360:	3718      	adds	r7, #24
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	4603      	mov	r3, r0
 800136e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff35 	bl	80011e4 <__NVIC_EnableIRQ>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ffa2 	bl	80012d4 <SysTick_Config>
 8001390:	4603      	mov	r3, r0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800139c:	b480      	push	{r7}
 800139e:	b08b      	sub	sp, #44	; 0x2c
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013a6:	2300      	movs	r3, #0
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013aa:	2300      	movs	r3, #0
 80013ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ae:	e148      	b.n	8001642 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013b0:	2201      	movs	r2, #1
 80013b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	69fa      	ldr	r2, [r7, #28]
 80013c0:	4013      	ands	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	f040 8137 	bne.w	800163c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	4aa3      	ldr	r2, [pc, #652]	; (8001660 <HAL_GPIO_Init+0x2c4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d05e      	beq.n	8001496 <HAL_GPIO_Init+0xfa>
 80013d8:	4aa1      	ldr	r2, [pc, #644]	; (8001660 <HAL_GPIO_Init+0x2c4>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d875      	bhi.n	80014ca <HAL_GPIO_Init+0x12e>
 80013de:	4aa1      	ldr	r2, [pc, #644]	; (8001664 <HAL_GPIO_Init+0x2c8>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d058      	beq.n	8001496 <HAL_GPIO_Init+0xfa>
 80013e4:	4a9f      	ldr	r2, [pc, #636]	; (8001664 <HAL_GPIO_Init+0x2c8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d86f      	bhi.n	80014ca <HAL_GPIO_Init+0x12e>
 80013ea:	4a9f      	ldr	r2, [pc, #636]	; (8001668 <HAL_GPIO_Init+0x2cc>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d052      	beq.n	8001496 <HAL_GPIO_Init+0xfa>
 80013f0:	4a9d      	ldr	r2, [pc, #628]	; (8001668 <HAL_GPIO_Init+0x2cc>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d869      	bhi.n	80014ca <HAL_GPIO_Init+0x12e>
 80013f6:	4a9d      	ldr	r2, [pc, #628]	; (800166c <HAL_GPIO_Init+0x2d0>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d04c      	beq.n	8001496 <HAL_GPIO_Init+0xfa>
 80013fc:	4a9b      	ldr	r2, [pc, #620]	; (800166c <HAL_GPIO_Init+0x2d0>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d863      	bhi.n	80014ca <HAL_GPIO_Init+0x12e>
 8001402:	4a9b      	ldr	r2, [pc, #620]	; (8001670 <HAL_GPIO_Init+0x2d4>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d046      	beq.n	8001496 <HAL_GPIO_Init+0xfa>
 8001408:	4a99      	ldr	r2, [pc, #612]	; (8001670 <HAL_GPIO_Init+0x2d4>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d85d      	bhi.n	80014ca <HAL_GPIO_Init+0x12e>
 800140e:	2b12      	cmp	r3, #18
 8001410:	d82a      	bhi.n	8001468 <HAL_GPIO_Init+0xcc>
 8001412:	2b12      	cmp	r3, #18
 8001414:	d859      	bhi.n	80014ca <HAL_GPIO_Init+0x12e>
 8001416:	a201      	add	r2, pc, #4	; (adr r2, 800141c <HAL_GPIO_Init+0x80>)
 8001418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141c:	08001497 	.word	0x08001497
 8001420:	08001471 	.word	0x08001471
 8001424:	08001483 	.word	0x08001483
 8001428:	080014c5 	.word	0x080014c5
 800142c:	080014cb 	.word	0x080014cb
 8001430:	080014cb 	.word	0x080014cb
 8001434:	080014cb 	.word	0x080014cb
 8001438:	080014cb 	.word	0x080014cb
 800143c:	080014cb 	.word	0x080014cb
 8001440:	080014cb 	.word	0x080014cb
 8001444:	080014cb 	.word	0x080014cb
 8001448:	080014cb 	.word	0x080014cb
 800144c:	080014cb 	.word	0x080014cb
 8001450:	080014cb 	.word	0x080014cb
 8001454:	080014cb 	.word	0x080014cb
 8001458:	080014cb 	.word	0x080014cb
 800145c:	080014cb 	.word	0x080014cb
 8001460:	08001479 	.word	0x08001479
 8001464:	0800148d 	.word	0x0800148d
 8001468:	4a82      	ldr	r2, [pc, #520]	; (8001674 <HAL_GPIO_Init+0x2d8>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d013      	beq.n	8001496 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800146e:	e02c      	b.n	80014ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	623b      	str	r3, [r7, #32]
          break;
 8001476:	e029      	b.n	80014cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	3304      	adds	r3, #4
 800147e:	623b      	str	r3, [r7, #32]
          break;
 8001480:	e024      	b.n	80014cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	3308      	adds	r3, #8
 8001488:	623b      	str	r3, [r7, #32]
          break;
 800148a:	e01f      	b.n	80014cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	330c      	adds	r3, #12
 8001492:	623b      	str	r3, [r7, #32]
          break;
 8001494:	e01a      	b.n	80014cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d102      	bne.n	80014a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800149e:	2304      	movs	r3, #4
 80014a0:	623b      	str	r3, [r7, #32]
          break;
 80014a2:	e013      	b.n	80014cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d105      	bne.n	80014b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014ac:	2308      	movs	r3, #8
 80014ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69fa      	ldr	r2, [r7, #28]
 80014b4:	611a      	str	r2, [r3, #16]
          break;
 80014b6:	e009      	b.n	80014cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014b8:	2308      	movs	r3, #8
 80014ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	69fa      	ldr	r2, [r7, #28]
 80014c0:	615a      	str	r2, [r3, #20]
          break;
 80014c2:	e003      	b.n	80014cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014c4:	2300      	movs	r3, #0
 80014c6:	623b      	str	r3, [r7, #32]
          break;
 80014c8:	e000      	b.n	80014cc <HAL_GPIO_Init+0x130>
          break;
 80014ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	2bff      	cmp	r3, #255	; 0xff
 80014d0:	d801      	bhi.n	80014d6 <HAL_GPIO_Init+0x13a>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	e001      	b.n	80014da <HAL_GPIO_Init+0x13e>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3304      	adds	r3, #4
 80014da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	2bff      	cmp	r3, #255	; 0xff
 80014e0:	d802      	bhi.n	80014e8 <HAL_GPIO_Init+0x14c>
 80014e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	e002      	b.n	80014ee <HAL_GPIO_Init+0x152>
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	3b08      	subs	r3, #8
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	210f      	movs	r1, #15
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	fa01 f303 	lsl.w	r3, r1, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	401a      	ands	r2, r3
 8001500:	6a39      	ldr	r1, [r7, #32]
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	431a      	orrs	r2, r3
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	2b00      	cmp	r3, #0
 8001518:	f000 8090 	beq.w	800163c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800151c:	4b56      	ldr	r3, [pc, #344]	; (8001678 <HAL_GPIO_Init+0x2dc>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a55      	ldr	r2, [pc, #340]	; (8001678 <HAL_GPIO_Init+0x2dc>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b53      	ldr	r3, [pc, #332]	; (8001678 <HAL_GPIO_Init+0x2dc>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001534:	4a51      	ldr	r2, [pc, #324]	; (800167c <HAL_GPIO_Init+0x2e0>)
 8001536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001538:	089b      	lsrs	r3, r3, #2
 800153a:	3302      	adds	r3, #2
 800153c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001540:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	f003 0303 	and.w	r3, r3, #3
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	220f      	movs	r2, #15
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	4013      	ands	r3, r2
 8001556:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a49      	ldr	r2, [pc, #292]	; (8001680 <HAL_GPIO_Init+0x2e4>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d00d      	beq.n	800157c <HAL_GPIO_Init+0x1e0>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a48      	ldr	r2, [pc, #288]	; (8001684 <HAL_GPIO_Init+0x2e8>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d007      	beq.n	8001578 <HAL_GPIO_Init+0x1dc>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a47      	ldr	r2, [pc, #284]	; (8001688 <HAL_GPIO_Init+0x2ec>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d101      	bne.n	8001574 <HAL_GPIO_Init+0x1d8>
 8001570:	2302      	movs	r3, #2
 8001572:	e004      	b.n	800157e <HAL_GPIO_Init+0x1e2>
 8001574:	2303      	movs	r3, #3
 8001576:	e002      	b.n	800157e <HAL_GPIO_Init+0x1e2>
 8001578:	2301      	movs	r3, #1
 800157a:	e000      	b.n	800157e <HAL_GPIO_Init+0x1e2>
 800157c:	2300      	movs	r3, #0
 800157e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001580:	f002 0203 	and.w	r2, r2, #3
 8001584:	0092      	lsls	r2, r2, #2
 8001586:	4093      	lsls	r3, r2
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	4313      	orrs	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800158e:	493b      	ldr	r1, [pc, #236]	; (800167c <HAL_GPIO_Init+0x2e0>)
 8001590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001592:	089b      	lsrs	r3, r3, #2
 8001594:	3302      	adds	r3, #2
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d006      	beq.n	80015b6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015a8:	4b38      	ldr	r3, [pc, #224]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	4937      	ldr	r1, [pc, #220]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	608b      	str	r3, [r1, #8]
 80015b4:	e006      	b.n	80015c4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015b6:	4b35      	ldr	r3, [pc, #212]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	43db      	mvns	r3, r3
 80015be:	4933      	ldr	r1, [pc, #204]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015c0:	4013      	ands	r3, r2
 80015c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d006      	beq.n	80015de <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015d0:	4b2e      	ldr	r3, [pc, #184]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	492d      	ldr	r1, [pc, #180]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	4313      	orrs	r3, r2
 80015da:	60cb      	str	r3, [r1, #12]
 80015dc:	e006      	b.n	80015ec <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015de:	4b2b      	ldr	r3, [pc, #172]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	43db      	mvns	r3, r3
 80015e6:	4929      	ldr	r1, [pc, #164]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d006      	beq.n	8001606 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015f8:	4b24      	ldr	r3, [pc, #144]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015fa:	685a      	ldr	r2, [r3, #4]
 80015fc:	4923      	ldr	r1, [pc, #140]	; (800168c <HAL_GPIO_Init+0x2f0>)
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	4313      	orrs	r3, r2
 8001602:	604b      	str	r3, [r1, #4]
 8001604:	e006      	b.n	8001614 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001606:	4b21      	ldr	r3, [pc, #132]	; (800168c <HAL_GPIO_Init+0x2f0>)
 8001608:	685a      	ldr	r2, [r3, #4]
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	43db      	mvns	r3, r3
 800160e:	491f      	ldr	r1, [pc, #124]	; (800168c <HAL_GPIO_Init+0x2f0>)
 8001610:	4013      	ands	r3, r2
 8001612:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d006      	beq.n	800162e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001620:	4b1a      	ldr	r3, [pc, #104]	; (800168c <HAL_GPIO_Init+0x2f0>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4919      	ldr	r1, [pc, #100]	; (800168c <HAL_GPIO_Init+0x2f0>)
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	4313      	orrs	r3, r2
 800162a:	600b      	str	r3, [r1, #0]
 800162c:	e006      	b.n	800163c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800162e:	4b17      	ldr	r3, [pc, #92]	; (800168c <HAL_GPIO_Init+0x2f0>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	43db      	mvns	r3, r3
 8001636:	4915      	ldr	r1, [pc, #84]	; (800168c <HAL_GPIO_Init+0x2f0>)
 8001638:	4013      	ands	r3, r2
 800163a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800163c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163e:	3301      	adds	r3, #1
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	fa22 f303 	lsr.w	r3, r2, r3
 800164c:	2b00      	cmp	r3, #0
 800164e:	f47f aeaf 	bne.w	80013b0 <HAL_GPIO_Init+0x14>
  }
}
 8001652:	bf00      	nop
 8001654:	bf00      	nop
 8001656:	372c      	adds	r7, #44	; 0x2c
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	10320000 	.word	0x10320000
 8001664:	10310000 	.word	0x10310000
 8001668:	10220000 	.word	0x10220000
 800166c:	10210000 	.word	0x10210000
 8001670:	10120000 	.word	0x10120000
 8001674:	10110000 	.word	0x10110000
 8001678:	40021000 	.word	0x40021000
 800167c:	40010000 	.word	0x40010000
 8001680:	40010800 	.word	0x40010800
 8001684:	40010c00 	.word	0x40010c00
 8001688:	40011000 	.word	0x40011000
 800168c:	40010400 	.word	0x40010400

08001690 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	460b      	mov	r3, r1
 800169a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	4013      	ands	r3, r2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d002      	beq.n	80016ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016a8:	2301      	movs	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	e001      	b.n	80016b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr

080016be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016be:	b480      	push	{r7}
 80016c0:	b083      	sub	sp, #12
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
 80016c6:	460b      	mov	r3, r1
 80016c8:	807b      	strh	r3, [r7, #2]
 80016ca:	4613      	mov	r3, r2
 80016cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ce:	787b      	ldrb	r3, [r7, #1]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016d4:	887a      	ldrh	r2, [r7, #2]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016da:	e003      	b.n	80016e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016dc:	887b      	ldrh	r3, [r7, #2]
 80016de:	041a      	lsls	r2, r3, #16
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	611a      	str	r2, [r3, #16]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr

080016ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016ee:	b480      	push	{r7}
 80016f0:	b085      	sub	sp, #20
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
 80016f6:	460b      	mov	r3, r1
 80016f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001700:	887a      	ldrh	r2, [r7, #2]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	4013      	ands	r3, r2
 8001706:	041a      	lsls	r2, r3, #16
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	43d9      	mvns	r1, r3
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	400b      	ands	r3, r1
 8001710:	431a      	orrs	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	611a      	str	r2, [r3, #16]
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e26c      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 8087 	beq.w	800184e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001740:	4b92      	ldr	r3, [pc, #584]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 030c 	and.w	r3, r3, #12
 8001748:	2b04      	cmp	r3, #4
 800174a:	d00c      	beq.n	8001766 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800174c:	4b8f      	ldr	r3, [pc, #572]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 030c 	and.w	r3, r3, #12
 8001754:	2b08      	cmp	r3, #8
 8001756:	d112      	bne.n	800177e <HAL_RCC_OscConfig+0x5e>
 8001758:	4b8c      	ldr	r3, [pc, #560]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001764:	d10b      	bne.n	800177e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001766:	4b89      	ldr	r3, [pc, #548]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d06c      	beq.n	800184c <HAL_RCC_OscConfig+0x12c>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d168      	bne.n	800184c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e246      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001786:	d106      	bne.n	8001796 <HAL_RCC_OscConfig+0x76>
 8001788:	4b80      	ldr	r3, [pc, #512]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a7f      	ldr	r2, [pc, #508]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800178e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	e02e      	b.n	80017f4 <HAL_RCC_OscConfig+0xd4>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10c      	bne.n	80017b8 <HAL_RCC_OscConfig+0x98>
 800179e:	4b7b      	ldr	r3, [pc, #492]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a7a      	ldr	r2, [pc, #488]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017a8:	6013      	str	r3, [r2, #0]
 80017aa:	4b78      	ldr	r3, [pc, #480]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a77      	ldr	r2, [pc, #476]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e01d      	b.n	80017f4 <HAL_RCC_OscConfig+0xd4>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017c0:	d10c      	bne.n	80017dc <HAL_RCC_OscConfig+0xbc>
 80017c2:	4b72      	ldr	r3, [pc, #456]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a71      	ldr	r2, [pc, #452]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b6f      	ldr	r3, [pc, #444]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a6e      	ldr	r2, [pc, #440]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e00b      	b.n	80017f4 <HAL_RCC_OscConfig+0xd4>
 80017dc:	4b6b      	ldr	r3, [pc, #428]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a6a      	ldr	r2, [pc, #424]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b68      	ldr	r3, [pc, #416]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a67      	ldr	r2, [pc, #412]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d013      	beq.n	8001824 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fcb6 	bl	800116c <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001804:	f7ff fcb2 	bl	800116c <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b64      	cmp	r3, #100	; 0x64
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e1fa      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001816:	4b5d      	ldr	r3, [pc, #372]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0f0      	beq.n	8001804 <HAL_RCC_OscConfig+0xe4>
 8001822:	e014      	b.n	800184e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fca2 	bl	800116c <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fc9e 	bl	800116c <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	; 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e1e6      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800183e:	4b53      	ldr	r3, [pc, #332]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x10c>
 800184a:	e000      	b.n	800184e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d063      	beq.n	8001922 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800185a:	4b4c      	ldr	r3, [pc, #304]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00b      	beq.n	800187e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001866:	4b49      	ldr	r3, [pc, #292]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 030c 	and.w	r3, r3, #12
 800186e:	2b08      	cmp	r3, #8
 8001870:	d11c      	bne.n	80018ac <HAL_RCC_OscConfig+0x18c>
 8001872:	4b46      	ldr	r3, [pc, #280]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d116      	bne.n	80018ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187e:	4b43      	ldr	r3, [pc, #268]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d005      	beq.n	8001896 <HAL_RCC_OscConfig+0x176>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d001      	beq.n	8001896 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e1ba      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001896:	4b3d      	ldr	r3, [pc, #244]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	4939      	ldr	r1, [pc, #228]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018aa:	e03a      	b.n	8001922 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d020      	beq.n	80018f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b4:	4b36      	ldr	r3, [pc, #216]	; (8001990 <HAL_RCC_OscConfig+0x270>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ba:	f7ff fc57 	bl	800116c <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fc53 	bl	800116c <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e19b      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e0:	4b2a      	ldr	r3, [pc, #168]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4927      	ldr	r1, [pc, #156]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e015      	b.n	8001922 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018f6:	4b26      	ldr	r3, [pc, #152]	; (8001990 <HAL_RCC_OscConfig+0x270>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fc36 	bl	800116c <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001904:	f7ff fc32 	bl	800116c <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e17a      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001916:	4b1d      	ldr	r3, [pc, #116]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d03a      	beq.n	80019a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d019      	beq.n	800196a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001936:	4b17      	ldr	r3, [pc, #92]	; (8001994 <HAL_RCC_OscConfig+0x274>)
 8001938:	2201      	movs	r2, #1
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7ff fc16 	bl	800116c <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fc12 	bl	800116c <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e15a      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001956:	4b0d      	ldr	r3, [pc, #52]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001962:	2001      	movs	r0, #1
 8001964:	f000 fa9a 	bl	8001e9c <RCC_Delay>
 8001968:	e01c      	b.n	80019a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <HAL_RCC_OscConfig+0x274>)
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001970:	f7ff fbfc 	bl	800116c <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001976:	e00f      	b.n	8001998 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001978:	f7ff fbf8 	bl	800116c <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d908      	bls.n	8001998 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e140      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	42420000 	.word	0x42420000
 8001994:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001998:	4b9e      	ldr	r3, [pc, #632]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 800199a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1e9      	bne.n	8001978 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 80a6 	beq.w	8001afe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b2:	2300      	movs	r3, #0
 80019b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019b6:	4b97      	ldr	r3, [pc, #604]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10d      	bne.n	80019de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	4b94      	ldr	r3, [pc, #592]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	4a93      	ldr	r2, [pc, #588]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 80019c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019cc:	61d3      	str	r3, [r2, #28]
 80019ce:	4b91      	ldr	r3, [pc, #580]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019da:	2301      	movs	r3, #1
 80019dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019de:	4b8e      	ldr	r3, [pc, #568]	; (8001c18 <HAL_RCC_OscConfig+0x4f8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d118      	bne.n	8001a1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ea:	4b8b      	ldr	r3, [pc, #556]	; (8001c18 <HAL_RCC_OscConfig+0x4f8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a8a      	ldr	r2, [pc, #552]	; (8001c18 <HAL_RCC_OscConfig+0x4f8>)
 80019f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019f6:	f7ff fbb9 	bl	800116c <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019fe:	f7ff fbb5 	bl	800116c <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b64      	cmp	r3, #100	; 0x64
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e0fd      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a10:	4b81      	ldr	r3, [pc, #516]	; (8001c18 <HAL_RCC_OscConfig+0x4f8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d106      	bne.n	8001a32 <HAL_RCC_OscConfig+0x312>
 8001a24:	4b7b      	ldr	r3, [pc, #492]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	4a7a      	ldr	r2, [pc, #488]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	6213      	str	r3, [r2, #32]
 8001a30:	e02d      	b.n	8001a8e <HAL_RCC_OscConfig+0x36e>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10c      	bne.n	8001a54 <HAL_RCC_OscConfig+0x334>
 8001a3a:	4b76      	ldr	r3, [pc, #472]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a75      	ldr	r2, [pc, #468]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	4b73      	ldr	r3, [pc, #460]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	4a72      	ldr	r2, [pc, #456]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a4c:	f023 0304 	bic.w	r3, r3, #4
 8001a50:	6213      	str	r3, [r2, #32]
 8001a52:	e01c      	b.n	8001a8e <HAL_RCC_OscConfig+0x36e>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	2b05      	cmp	r3, #5
 8001a5a:	d10c      	bne.n	8001a76 <HAL_RCC_OscConfig+0x356>
 8001a5c:	4b6d      	ldr	r3, [pc, #436]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4a6c      	ldr	r2, [pc, #432]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6213      	str	r3, [r2, #32]
 8001a68:	4b6a      	ldr	r3, [pc, #424]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	4a69      	ldr	r2, [pc, #420]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6213      	str	r3, [r2, #32]
 8001a74:	e00b      	b.n	8001a8e <HAL_RCC_OscConfig+0x36e>
 8001a76:	4b67      	ldr	r3, [pc, #412]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	4a66      	ldr	r2, [pc, #408]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a7c:	f023 0301 	bic.w	r3, r3, #1
 8001a80:	6213      	str	r3, [r2, #32]
 8001a82:	4b64      	ldr	r3, [pc, #400]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a84:	6a1b      	ldr	r3, [r3, #32]
 8001a86:	4a63      	ldr	r2, [pc, #396]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001a88:	f023 0304 	bic.w	r3, r3, #4
 8001a8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d015      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a96:	f7ff fb69 	bl	800116c <HAL_GetTick>
 8001a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a9c:	e00a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a9e:	f7ff fb65 	bl	800116c <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e0ab      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab4:	4b57      	ldr	r3, [pc, #348]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0ee      	beq.n	8001a9e <HAL_RCC_OscConfig+0x37e>
 8001ac0:	e014      	b.n	8001aec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac2:	f7ff fb53 	bl	800116c <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac8:	e00a      	b.n	8001ae0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aca:	f7ff fb4f 	bl	800116c <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e095      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ae0:	4b4c      	ldr	r3, [pc, #304]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1ee      	bne.n	8001aca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d105      	bne.n	8001afe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001af2:	4b48      	ldr	r3, [pc, #288]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a47      	ldr	r2, [pc, #284]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001afc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 8081 	beq.w	8001c0a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b08:	4b42      	ldr	r3, [pc, #264]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 030c 	and.w	r3, r3, #12
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d061      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d146      	bne.n	8001baa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1c:	4b3f      	ldr	r3, [pc, #252]	; (8001c1c <HAL_RCC_OscConfig+0x4fc>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b22:	f7ff fb23 	bl	800116c <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2a:	f7ff fb1f 	bl	800116c <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e067      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3c:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1f0      	bne.n	8001b2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a1b      	ldr	r3, [r3, #32]
 8001b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b50:	d108      	bne.n	8001b64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b52:	4b30      	ldr	r3, [pc, #192]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	492d      	ldr	r1, [pc, #180]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b60:	4313      	orrs	r3, r2
 8001b62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b64:	4b2b      	ldr	r3, [pc, #172]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a19      	ldr	r1, [r3, #32]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b74:	430b      	orrs	r3, r1
 8001b76:	4927      	ldr	r1, [pc, #156]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b7c:	4b27      	ldr	r3, [pc, #156]	; (8001c1c <HAL_RCC_OscConfig+0x4fc>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b82:	f7ff faf3 	bl	800116c <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8a:	f7ff faef 	bl	800116c <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e037      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b9c:	4b1d      	ldr	r3, [pc, #116]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0x46a>
 8001ba8:	e02f      	b.n	8001c0a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001baa:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <HAL_RCC_OscConfig+0x4fc>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fadc 	bl	800116c <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb8:	f7ff fad8 	bl	800116c <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e020      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bca:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x498>
 8001bd6:	e018      	b.n	8001c0a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e013      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001be4:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <HAL_RCC_OscConfig+0x4f4>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d106      	bne.n	8001c06 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d001      	beq.n	8001c0a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40007000 	.word	0x40007000
 8001c1c:	42420060 	.word	0x42420060

08001c20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e0d0      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c34:	4b6a      	ldr	r3, [pc, #424]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	683a      	ldr	r2, [r7, #0]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d910      	bls.n	8001c64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c42:	4b67      	ldr	r3, [pc, #412]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f023 0207 	bic.w	r2, r3, #7
 8001c4a:	4965      	ldr	r1, [pc, #404]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c52:	4b63      	ldr	r3, [pc, #396]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d001      	beq.n	8001c64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e0b8      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d020      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d005      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c7c:	4b59      	ldr	r3, [pc, #356]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	4a58      	ldr	r2, [pc, #352]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d005      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c94:	4b53      	ldr	r3, [pc, #332]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4a52      	ldr	r2, [pc, #328]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca0:	4b50      	ldr	r3, [pc, #320]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	494d      	ldr	r1, [pc, #308]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d040      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d107      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc6:	4b47      	ldr	r3, [pc, #284]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d115      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e07f      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d107      	bne.n	8001cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cde:	4b41      	ldr	r3, [pc, #260]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d109      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e073      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cee:	4b3d      	ldr	r3, [pc, #244]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e06b      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cfe:	4b39      	ldr	r3, [pc, #228]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f023 0203 	bic.w	r2, r3, #3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4936      	ldr	r1, [pc, #216]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d10:	f7ff fa2c 	bl	800116c <HAL_GetTick>
 8001d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d16:	e00a      	b.n	8001d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d18:	f7ff fa28 	bl	800116c <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e053      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2e:	4b2d      	ldr	r3, [pc, #180]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f003 020c 	and.w	r2, r3, #12
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d1eb      	bne.n	8001d18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d40:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d210      	bcs.n	8001d70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4e:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f023 0207 	bic.w	r2, r3, #7
 8001d56:	4922      	ldr	r1, [pc, #136]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d001      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e032      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d008      	beq.n	8001d8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d7c:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	4916      	ldr	r1, [pc, #88]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0308 	and.w	r3, r3, #8
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d009      	beq.n	8001dae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d9a:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	490e      	ldr	r1, [pc, #56]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001daa:	4313      	orrs	r3, r2
 8001dac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dae:	f000 f821 	bl	8001df4 <HAL_RCC_GetSysClockFreq>
 8001db2:	4602      	mov	r2, r0
 8001db4:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <HAL_RCC_ClockConfig+0x1c4>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	091b      	lsrs	r3, r3, #4
 8001dba:	f003 030f 	and.w	r3, r3, #15
 8001dbe:	490a      	ldr	r1, [pc, #40]	; (8001de8 <HAL_RCC_ClockConfig+0x1c8>)
 8001dc0:	5ccb      	ldrb	r3, [r1, r3]
 8001dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001dc6:	4a09      	ldr	r2, [pc, #36]	; (8001dec <HAL_RCC_ClockConfig+0x1cc>)
 8001dc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001dca:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <HAL_RCC_ClockConfig+0x1d0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f98a 	bl	80010e8 <HAL_InitTick>

  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40022000 	.word	0x40022000
 8001de4:	40021000 	.word	0x40021000
 8001de8:	08002700 	.word	0x08002700
 8001dec:	2000005c 	.word	0x2000005c
 8001df0:	20000060 	.word	0x20000060

08001df4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e0e:	4b1e      	ldr	r3, [pc, #120]	; (8001e88 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d002      	beq.n	8001e24 <HAL_RCC_GetSysClockFreq+0x30>
 8001e1e:	2b08      	cmp	r3, #8
 8001e20:	d003      	beq.n	8001e2a <HAL_RCC_GetSysClockFreq+0x36>
 8001e22:	e027      	b.n	8001e74 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e26:	613b      	str	r3, [r7, #16]
      break;
 8001e28:	e027      	b.n	8001e7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	0c9b      	lsrs	r3, r3, #18
 8001e2e:	f003 030f 	and.w	r3, r3, #15
 8001e32:	4a17      	ldr	r2, [pc, #92]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e34:	5cd3      	ldrb	r3, [r2, r3]
 8001e36:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d010      	beq.n	8001e64 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e42:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	0c5b      	lsrs	r3, r3, #17
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e4e:	5cd3      	ldrb	r3, [r2, r3]
 8001e50:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a0d      	ldr	r2, [pc, #52]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e56:	fb02 f203 	mul.w	r2, r2, r3
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e60:	617b      	str	r3, [r7, #20]
 8001e62:	e004      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a0c      	ldr	r2, [pc, #48]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e68:	fb02 f303 	mul.w	r3, r2, r3
 8001e6c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	613b      	str	r3, [r7, #16]
      break;
 8001e72:	e002      	b.n	8001e7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x98>)
 8001e76:	613b      	str	r3, [r7, #16]
      break;
 8001e78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e7a:	693b      	ldr	r3, [r7, #16]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	371c      	adds	r7, #28
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	007a1200 	.word	0x007a1200
 8001e90:	08002710 	.word	0x08002710
 8001e94:	08002720 	.word	0x08002720
 8001e98:	003d0900 	.word	0x003d0900

08001e9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <RCC_Delay+0x34>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <RCC_Delay+0x38>)
 8001eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001eae:	0a5b      	lsrs	r3, r3, #9
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	fb02 f303 	mul.w	r3, r2, r3
 8001eb6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001eb8:	bf00      	nop
  }
  while (Delay --);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	1e5a      	subs	r2, r3, #1
 8001ebe:	60fa      	str	r2, [r7, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1f9      	bne.n	8001eb8 <RCC_Delay+0x1c>
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	2000005c 	.word	0x2000005c
 8001ed4:	10624dd3 	.word	0x10624dd3

08001ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e041      	b.n	8001f6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d106      	bne.n	8001f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7fe ffbc 	bl	8000e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2202      	movs	r2, #2
 8001f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3304      	adds	r3, #4
 8001f14:	4619      	mov	r1, r3
 8001f16:	4610      	mov	r0, r2
 8001f18:	f000 fa56 	bl	80023c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d001      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e035      	b.n	8001ffc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 0201 	orr.w	r2, r2, #1
 8001fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <HAL_TIM_Base_Start_IT+0x90>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d009      	beq.n	8001fc6 <HAL_TIM_Base_Start_IT+0x4e>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fba:	d004      	beq.n	8001fc6 <HAL_TIM_Base_Start_IT+0x4e>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a12      	ldr	r2, [pc, #72]	; (800200c <HAL_TIM_Base_Start_IT+0x94>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d111      	bne.n	8001fea <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 0307 	and.w	r3, r3, #7
 8001fd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2b06      	cmp	r3, #6
 8001fd6:	d010      	beq.n	8001ffa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fe8:	e007      	b.n	8001ffa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f042 0201 	orr.w	r2, r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40012c00 	.word	0x40012c00
 800200c:	40000400 	.word	0x40000400

08002010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d020      	beq.n	8002074 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d01b      	beq.n	8002074 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f06f 0202 	mvn.w	r2, #2
 8002044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	699b      	ldr	r3, [r3, #24]
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f998 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 8002060:	e005      	b.n	800206e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 f98b 	bl	800237e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 f99a 	bl	80023a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	2b00      	cmp	r3, #0
 800207c:	d020      	beq.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b00      	cmp	r3, #0
 8002086:	d01b      	beq.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f06f 0204 	mvn.w	r2, #4
 8002090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f972 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 80020ac:	e005      	b.n	80020ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f965 	bl	800237e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f974 	bl	80023a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d020      	beq.n	800210c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f003 0308 	and.w	r3, r3, #8
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d01b      	beq.n	800210c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f06f 0208 	mvn.w	r2, #8
 80020dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2204      	movs	r2, #4
 80020e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f003 0303 	and.w	r3, r3, #3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f94c 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 80020f8:	e005      	b.n	8002106 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f93f 	bl	800237e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 f94e 	bl	80023a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	f003 0310 	and.w	r3, r3, #16
 8002112:	2b00      	cmp	r3, #0
 8002114:	d020      	beq.n	8002158 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f003 0310 	and.w	r3, r3, #16
 800211c:	2b00      	cmp	r3, #0
 800211e:	d01b      	beq.n	8002158 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f06f 0210 	mvn.w	r2, #16
 8002128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2208      	movs	r2, #8
 800212e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f926 	bl	8002390 <HAL_TIM_IC_CaptureCallback>
 8002144:	e005      	b.n	8002152 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f919 	bl	800237e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f000 f928 	bl	80023a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	d00c      	beq.n	800217c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	2b00      	cmp	r3, #0
 800216a:	d007      	beq.n	800217c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 0201 	mvn.w	r2, #1
 8002174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7fe ff6e 	bl	8001058 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00c      	beq.n	80021a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218c:	2b00      	cmp	r3, #0
 800218e:	d007      	beq.n	80021a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 fa6f 	bl	800267e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00c      	beq.n	80021c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d007      	beq.n	80021c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f8f8 	bl	80023b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	f003 0320 	and.w	r3, r3, #32
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00c      	beq.n	80021e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f003 0320 	and.w	r3, r3, #32
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d007      	beq.n	80021e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f06f 0220 	mvn.w	r2, #32
 80021e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 fa42 	bl	800266c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021e8:	bf00      	nop
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002204:	2b01      	cmp	r3, #1
 8002206:	d101      	bne.n	800220c <HAL_TIM_ConfigClockSource+0x1c>
 8002208:	2302      	movs	r3, #2
 800220a:	e0b4      	b.n	8002376 <HAL_TIM_ConfigClockSource+0x186>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2202      	movs	r2, #2
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800222a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002232:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002244:	d03e      	beq.n	80022c4 <HAL_TIM_ConfigClockSource+0xd4>
 8002246:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800224a:	f200 8087 	bhi.w	800235c <HAL_TIM_ConfigClockSource+0x16c>
 800224e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002252:	f000 8086 	beq.w	8002362 <HAL_TIM_ConfigClockSource+0x172>
 8002256:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800225a:	d87f      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 800225c:	2b70      	cmp	r3, #112	; 0x70
 800225e:	d01a      	beq.n	8002296 <HAL_TIM_ConfigClockSource+0xa6>
 8002260:	2b70      	cmp	r3, #112	; 0x70
 8002262:	d87b      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 8002264:	2b60      	cmp	r3, #96	; 0x60
 8002266:	d050      	beq.n	800230a <HAL_TIM_ConfigClockSource+0x11a>
 8002268:	2b60      	cmp	r3, #96	; 0x60
 800226a:	d877      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 800226c:	2b50      	cmp	r3, #80	; 0x50
 800226e:	d03c      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0xfa>
 8002270:	2b50      	cmp	r3, #80	; 0x50
 8002272:	d873      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 8002274:	2b40      	cmp	r3, #64	; 0x40
 8002276:	d058      	beq.n	800232a <HAL_TIM_ConfigClockSource+0x13a>
 8002278:	2b40      	cmp	r3, #64	; 0x40
 800227a:	d86f      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 800227c:	2b30      	cmp	r3, #48	; 0x30
 800227e:	d064      	beq.n	800234a <HAL_TIM_ConfigClockSource+0x15a>
 8002280:	2b30      	cmp	r3, #48	; 0x30
 8002282:	d86b      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 8002284:	2b20      	cmp	r3, #32
 8002286:	d060      	beq.n	800234a <HAL_TIM_ConfigClockSource+0x15a>
 8002288:	2b20      	cmp	r3, #32
 800228a:	d867      	bhi.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
 800228c:	2b00      	cmp	r3, #0
 800228e:	d05c      	beq.n	800234a <HAL_TIM_ConfigClockSource+0x15a>
 8002290:	2b10      	cmp	r3, #16
 8002292:	d05a      	beq.n	800234a <HAL_TIM_ConfigClockSource+0x15a>
 8002294:	e062      	b.n	800235c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	6899      	ldr	r1, [r3, #8]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f000 f96a 	bl	800257e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	609a      	str	r2, [r3, #8]
      break;
 80022c2:	e04f      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6818      	ldr	r0, [r3, #0]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	f000 f953 	bl	800257e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022e6:	609a      	str	r2, [r3, #8]
      break;
 80022e8:	e03c      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6818      	ldr	r0, [r3, #0]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6859      	ldr	r1, [r3, #4]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	461a      	mov	r2, r3
 80022f8:	f000 f8ca 	bl	8002490 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2150      	movs	r1, #80	; 0x50
 8002302:	4618      	mov	r0, r3
 8002304:	f000 f921 	bl	800254a <TIM_ITRx_SetConfig>
      break;
 8002308:	e02c      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6818      	ldr	r0, [r3, #0]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	6859      	ldr	r1, [r3, #4]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	461a      	mov	r2, r3
 8002318:	f000 f8e8 	bl	80024ec <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2160      	movs	r1, #96	; 0x60
 8002322:	4618      	mov	r0, r3
 8002324:	f000 f911 	bl	800254a <TIM_ITRx_SetConfig>
      break;
 8002328:	e01c      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6818      	ldr	r0, [r3, #0]
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	6859      	ldr	r1, [r3, #4]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	461a      	mov	r2, r3
 8002338:	f000 f8aa 	bl	8002490 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2140      	movs	r1, #64	; 0x40
 8002342:	4618      	mov	r0, r3
 8002344:	f000 f901 	bl	800254a <TIM_ITRx_SetConfig>
      break;
 8002348:	e00c      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4619      	mov	r1, r3
 8002354:	4610      	mov	r0, r2
 8002356:	f000 f8f8 	bl	800254a <TIM_ITRx_SetConfig>
      break;
 800235a:	e003      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
      break;
 8002360:	e000      	b.n	8002364 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002362:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002374:	7bfb      	ldrb	r3, [r7, #15]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	bc80      	pop	{r7}
 80023a0:	4770      	bx	lr

080023a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
	...

080023c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a2b      	ldr	r2, [pc, #172]	; (8002488 <TIM_Base_SetConfig+0xc0>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d007      	beq.n	80023f0 <TIM_Base_SetConfig+0x28>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023e6:	d003      	beq.n	80023f0 <TIM_Base_SetConfig+0x28>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a28      	ldr	r2, [pc, #160]	; (800248c <TIM_Base_SetConfig+0xc4>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d108      	bne.n	8002402 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a20      	ldr	r2, [pc, #128]	; (8002488 <TIM_Base_SetConfig+0xc0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d007      	beq.n	800241a <TIM_Base_SetConfig+0x52>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002410:	d003      	beq.n	800241a <TIM_Base_SetConfig+0x52>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a1d      	ldr	r2, [pc, #116]	; (800248c <TIM_Base_SetConfig+0xc4>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d108      	bne.n	800242c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002420:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	695b      	ldr	r3, [r3, #20]
 8002436:	4313      	orrs	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a0d      	ldr	r2, [pc, #52]	; (8002488 <TIM_Base_SetConfig+0xc0>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d103      	bne.n	8002460 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	691a      	ldr	r2, [r3, #16]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b00      	cmp	r3, #0
 8002470:	d005      	beq.n	800247e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	f023 0201 	bic.w	r2, r3, #1
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	611a      	str	r2, [r3, #16]
  }
}
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	40012c00 	.word	0x40012c00
 800248c:	40000400 	.word	0x40000400

08002490 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	f023 0201 	bic.w	r2, r3, #1
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f023 030a 	bic.w	r3, r3, #10
 80024cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	621a      	str	r2, [r3, #32]
}
 80024e2:	bf00      	nop
 80024e4:	371c      	adds	r7, #28
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr

080024ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b087      	sub	sp, #28
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	f023 0210 	bic.w	r2, r3, #16
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	031b      	lsls	r3, r3, #12
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	4313      	orrs	r3, r2
 8002520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002528:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	011b      	lsls	r3, r3, #4
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	4313      	orrs	r3, r2
 8002532:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	621a      	str	r2, [r3, #32]
}
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800254a:	b480      	push	{r7}
 800254c:	b085      	sub	sp, #20
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002560:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4313      	orrs	r3, r2
 8002568:	f043 0307 	orr.w	r3, r3, #7
 800256c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	609a      	str	r2, [r3, #8]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800257e:	b480      	push	{r7}
 8002580:	b087      	sub	sp, #28
 8002582:	af00      	add	r7, sp, #0
 8002584:	60f8      	str	r0, [r7, #12]
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607a      	str	r2, [r7, #4]
 800258a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002598:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	021a      	lsls	r2, r3, #8
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	431a      	orrs	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	609a      	str	r2, [r3, #8]
}
 80025b2:	bf00      	nop
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e041      	b.n	8002658 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2202      	movs	r2, #2
 80025e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	4313      	orrs	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a14      	ldr	r2, [pc, #80]	; (8002664 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d009      	beq.n	800262c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002620:	d004      	beq.n	800262c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a10      	ldr	r2, [pc, #64]	; (8002668 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d10c      	bne.n	8002646 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002632:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	4313      	orrs	r3, r2
 800263c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	bc80      	pop	{r7}
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	40012c00 	.word	0x40012c00
 8002668:	40000400 	.word	0x40000400

0800266c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <__libc_init_array>:
 8002690:	b570      	push	{r4, r5, r6, lr}
 8002692:	2600      	movs	r6, #0
 8002694:	4d0c      	ldr	r5, [pc, #48]	; (80026c8 <__libc_init_array+0x38>)
 8002696:	4c0d      	ldr	r4, [pc, #52]	; (80026cc <__libc_init_array+0x3c>)
 8002698:	1b64      	subs	r4, r4, r5
 800269a:	10a4      	asrs	r4, r4, #2
 800269c:	42a6      	cmp	r6, r4
 800269e:	d109      	bne.n	80026b4 <__libc_init_array+0x24>
 80026a0:	f000 f822 	bl	80026e8 <_init>
 80026a4:	2600      	movs	r6, #0
 80026a6:	4d0a      	ldr	r5, [pc, #40]	; (80026d0 <__libc_init_array+0x40>)
 80026a8:	4c0a      	ldr	r4, [pc, #40]	; (80026d4 <__libc_init_array+0x44>)
 80026aa:	1b64      	subs	r4, r4, r5
 80026ac:	10a4      	asrs	r4, r4, #2
 80026ae:	42a6      	cmp	r6, r4
 80026b0:	d105      	bne.n	80026be <__libc_init_array+0x2e>
 80026b2:	bd70      	pop	{r4, r5, r6, pc}
 80026b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80026b8:	4798      	blx	r3
 80026ba:	3601      	adds	r6, #1
 80026bc:	e7ee      	b.n	800269c <__libc_init_array+0xc>
 80026be:	f855 3b04 	ldr.w	r3, [r5], #4
 80026c2:	4798      	blx	r3
 80026c4:	3601      	adds	r6, #1
 80026c6:	e7f2      	b.n	80026ae <__libc_init_array+0x1e>
 80026c8:	08002724 	.word	0x08002724
 80026cc:	08002724 	.word	0x08002724
 80026d0:	08002724 	.word	0x08002724
 80026d4:	08002728 	.word	0x08002728

080026d8 <memset>:
 80026d8:	4603      	mov	r3, r0
 80026da:	4402      	add	r2, r0
 80026dc:	4293      	cmp	r3, r2
 80026de:	d100      	bne.n	80026e2 <memset+0xa>
 80026e0:	4770      	bx	lr
 80026e2:	f803 1b01 	strb.w	r1, [r3], #1
 80026e6:	e7f9      	b.n	80026dc <memset+0x4>

080026e8 <_init>:
 80026e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ea:	bf00      	nop
 80026ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ee:	bc08      	pop	{r3}
 80026f0:	469e      	mov	lr, r3
 80026f2:	4770      	bx	lr

080026f4 <_fini>:
 80026f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026f6:	bf00      	nop
 80026f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026fa:	bc08      	pop	{r3}
 80026fc:	469e      	mov	lr, r3
 80026fe:	4770      	bx	lr
