# A subset of RISC-V architecture implementation for low resource FPGA 
Tiny version of RISC-V for low resource FPGA developed by ASIC lab, School of Electronics , KIIT University
