// Seed: 293119845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_6;
  wire id_7 = id_7, id_8;
  id_9(
      .id_0(1), .id_1(), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2
    , id_15,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    output wand id_8,
    input tri0 id_9,
    input wire id_10,
    output supply0 id_11,
    input uwire id_12,
    input uwire id_13
);
  wire id_16 = (1);
  module_0(
      id_16, id_15, id_15, id_16, id_15, id_16
  );
  assign id_3 = 1;
  wire id_17;
endmodule
