
CampoMinado.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000184c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001958  08001958  00011958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800197c  0800197c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800197c  0800197c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800197c  0800197c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800197c  0800197c  0001197c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001980  08001980  00011980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000070  080019f4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080019f4  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004210  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001034  00000000  00000000  000242a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000438  00000000  00000000  000252e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000003a0  00000000  00000000  00025718  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000168d1  00000000  00000000  00025ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004465  00000000  00000000  0003c389  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008037f  00000000  00000000  000407ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c0b6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ffc  00000000  00000000  000c0be8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001940 	.word	0x08001940

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001940 	.word	0x08001940

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fc40 	bl	80009d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f805 	bl	8000162 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f83e 	bl	80001d8 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  LerCombinacao();
 800015c:	f000 fb2a 	bl	80007b4 <LerCombinacao>
 8000160:	e7fc      	b.n	800015c <main+0x10>

08000162 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000162:	b580      	push	{r7, lr}
 8000164:	b090      	sub	sp, #64	; 0x40
 8000166:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000168:	f107 0318 	add.w	r3, r7, #24
 800016c:	2228      	movs	r2, #40	; 0x28
 800016e:	2100      	movs	r1, #0
 8000170:	4618      	mov	r0, r3
 8000172:	f001 fb35 	bl	80017e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000176:	1d3b      	adds	r3, r7, #4
 8000178:	2200      	movs	r2, #0
 800017a:	601a      	str	r2, [r3, #0]
 800017c:	605a      	str	r2, [r3, #4]
 800017e:	609a      	str	r2, [r3, #8]
 8000180:	60da      	str	r2, [r3, #12]
 8000182:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000184:	2302      	movs	r3, #2
 8000186:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000188:	2301      	movs	r3, #1
 800018a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800018c:	2310      	movs	r3, #16
 800018e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000190:	2300      	movs	r3, #0
 8000192:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000194:	f107 0318 	add.w	r3, r7, #24
 8000198:	4618      	mov	r0, r3
 800019a:	f000 ff0d 	bl	8000fb8 <HAL_RCC_OscConfig>
 800019e:	4603      	mov	r3, r0
 80001a0:	2b00      	cmp	r3, #0
 80001a2:	d001      	beq.n	80001a8 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001a4:	f000 fb55 	bl	8000852 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001a8:	230f      	movs	r3, #15
 80001aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ac:	2300      	movs	r3, #0
 80001ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001b0:	2300      	movs	r3, #0
 80001b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001b4:	2300      	movs	r3, #0
 80001b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001b8:	2300      	movs	r3, #0
 80001ba:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001bc:	1d3b      	adds	r3, r7, #4
 80001be:	2100      	movs	r1, #0
 80001c0:	4618      	mov	r0, r3
 80001c2:	f001 f979 	bl	80014b8 <HAL_RCC_ClockConfig>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d001      	beq.n	80001d0 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001cc:	f000 fb41 	bl	8000852 <Error_Handler>
  }
}
 80001d0:	bf00      	nop
 80001d2:	3740      	adds	r7, #64	; 0x40
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bd80      	pop	{r7, pc}

080001d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b088      	sub	sp, #32
 80001dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001de:	f107 0310 	add.w	r3, r7, #16
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
 80001e6:	605a      	str	r2, [r3, #4]
 80001e8:	609a      	str	r2, [r3, #8]
 80001ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001ec:	4b35      	ldr	r3, [pc, #212]	; (80002c4 <MX_GPIO_Init+0xec>)
 80001ee:	699b      	ldr	r3, [r3, #24]
 80001f0:	4a34      	ldr	r2, [pc, #208]	; (80002c4 <MX_GPIO_Init+0xec>)
 80001f2:	f043 0310 	orr.w	r3, r3, #16
 80001f6:	6193      	str	r3, [r2, #24]
 80001f8:	4b32      	ldr	r3, [pc, #200]	; (80002c4 <MX_GPIO_Init+0xec>)
 80001fa:	699b      	ldr	r3, [r3, #24]
 80001fc:	f003 0310 	and.w	r3, r3, #16
 8000200:	60fb      	str	r3, [r7, #12]
 8000202:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000204:	4b2f      	ldr	r3, [pc, #188]	; (80002c4 <MX_GPIO_Init+0xec>)
 8000206:	699b      	ldr	r3, [r3, #24]
 8000208:	4a2e      	ldr	r2, [pc, #184]	; (80002c4 <MX_GPIO_Init+0xec>)
 800020a:	f043 0308 	orr.w	r3, r3, #8
 800020e:	6193      	str	r3, [r2, #24]
 8000210:	4b2c      	ldr	r3, [pc, #176]	; (80002c4 <MX_GPIO_Init+0xec>)
 8000212:	699b      	ldr	r3, [r3, #24]
 8000214:	f003 0308 	and.w	r3, r3, #8
 8000218:	60bb      	str	r3, [r7, #8]
 800021a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800021c:	4b29      	ldr	r3, [pc, #164]	; (80002c4 <MX_GPIO_Init+0xec>)
 800021e:	699b      	ldr	r3, [r3, #24]
 8000220:	4a28      	ldr	r2, [pc, #160]	; (80002c4 <MX_GPIO_Init+0xec>)
 8000222:	f043 0304 	orr.w	r3, r3, #4
 8000226:	6193      	str	r3, [r2, #24]
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <MX_GPIO_Init+0xec>)
 800022a:	699b      	ldr	r3, [r3, #24]
 800022c:	f003 0304 	and.w	r3, r3, #4
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, led_d7_Pin|led_d8_Pin|buzzer_Pin, GPIO_PIN_RESET);
 8000234:	2200      	movs	r2, #0
 8000236:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800023a:	4823      	ldr	r0, [pc, #140]	; (80002c8 <MX_GPIO_Init+0xf0>)
 800023c:	f000 fea3 	bl	8000f86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led_d3_Pin|led_d4_Pin|led_d5_Pin|led_d6_Pin
 8000240:	2200      	movs	r2, #0
 8000242:	f640 7103 	movw	r1, #3843	; 0xf03
 8000246:	4821      	ldr	r0, [pc, #132]	; (80002cc <MX_GPIO_Init+0xf4>)
 8000248:	f000 fe9d 	bl	8000f86 <HAL_GPIO_WritePin>
                          |led_d1_Pin|led_d2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : led_d7_Pin led_d8_Pin buzzer_Pin */
  GPIO_InitStruct.Pin = led_d7_Pin|led_d8_Pin|buzzer_Pin;
 800024c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000250:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000252:	2301      	movs	r3, #1
 8000254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000256:	2300      	movs	r3, #0
 8000258:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800025a:	2302      	movs	r3, #2
 800025c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800025e:	f107 0310 	add.w	r3, r7, #16
 8000262:	4619      	mov	r1, r3
 8000264:	4818      	ldr	r0, [pc, #96]	; (80002c8 <MX_GPIO_Init+0xf0>)
 8000266:	f000 fd1d 	bl	8000ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_d3_Pin led_d4_Pin led_d5_Pin led_d6_Pin
                           led_d1_Pin led_d2_Pin */
  GPIO_InitStruct.Pin = led_d3_Pin|led_d4_Pin|led_d5_Pin|led_d6_Pin
 800026a:	f640 7303 	movw	r3, #3843	; 0xf03
 800026e:	613b      	str	r3, [r7, #16]
                          |led_d1_Pin|led_d2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000270:	2301      	movs	r3, #1
 8000272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000274:	2300      	movs	r3, #0
 8000276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000278:	2302      	movs	r3, #2
 800027a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800027c:	f107 0310 	add.w	r3, r7, #16
 8000280:	4619      	mov	r1, r3
 8000282:	4812      	ldr	r0, [pc, #72]	; (80002cc <MX_GPIO_Init+0xf4>)
 8000284:	f000 fd0e 	bl	8000ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : bot_o_7_Pin bot_o_6_Pin bot_o_5_Pin bot_o_4_Pin */
  GPIO_InitStruct.Pin = bot_o_7_Pin|bot_o_6_Pin|bot_o_5_Pin|bot_o_4_Pin;
 8000288:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800028c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800028e:	2300      	movs	r3, #0
 8000290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000292:	2300      	movs	r3, #0
 8000294:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000296:	f107 0310 	add.w	r3, r7, #16
 800029a:	4619      	mov	r1, r3
 800029c:	480b      	ldr	r0, [pc, #44]	; (80002cc <MX_GPIO_Init+0xf4>)
 800029e:	f000 fd01 	bl	8000ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : bot_o_3_Pin bot_o_2_Pin bot_o_1_Pin bot_o_0_Pin */
  GPIO_InitStruct.Pin = bot_o_3_Pin|bot_o_2_Pin|bot_o_1_Pin|bot_o_0_Pin;
 80002a2:	23f0      	movs	r3, #240	; 0xf0
 80002a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002a6:	2300      	movs	r3, #0
 80002a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002aa:	2301      	movs	r3, #1
 80002ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002ae:	f107 0310 	add.w	r3, r7, #16
 80002b2:	4619      	mov	r1, r3
 80002b4:	4805      	ldr	r0, [pc, #20]	; (80002cc <MX_GPIO_Init+0xf4>)
 80002b6:	f000 fcf5 	bl	8000ca4 <HAL_GPIO_Init>

}
 80002ba:	bf00      	nop
 80002bc:	3720      	adds	r7, #32
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40021000 	.word	0x40021000
 80002c8:	40011000 	.word	0x40011000
 80002cc:	40010c00 	.word	0x40010c00

080002d0 <fim>:

/* USER CODE BEGIN 4 */


void fim() {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0

	PiscaLed();
 80002d4:	f000 f95c 	bl	8000590 <PiscaLed>

	Buzzer();
 80002d8:	f000 f8e6 	bl	80004a8 <Buzzer>
	HAL_Delay(300);
 80002dc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80002e0:	f000 fbda 	bl	8000a98 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 0);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002ea:	4838      	ldr	r0, [pc, #224]	; (80003cc <fim+0xfc>)
 80002ec:	f000 fe4b 	bl	8000f86 <HAL_GPIO_WritePin>

	do {
		intermitente();
 80002f0:	f000 f870 	bl	80003d4 <intermitente>
	}
	while (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_7) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_6)
 80002f4:	2180      	movs	r1, #128	; 0x80
 80002f6:	4836      	ldr	r0, [pc, #216]	; (80003d0 <fim+0x100>)
 80002f8:	f000 fe2e 	bl	8000f58 <HAL_GPIO_ReadPin>
 80002fc:	4603      	mov	r3, r0
			&& HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_5) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4) &&
			HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15)
			&& HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_14) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_13)==0 );
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d033      	beq.n	800036a <fim+0x9a>
	while (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_7) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_6)
 8000302:	2140      	movs	r1, #64	; 0x40
 8000304:	4832      	ldr	r0, [pc, #200]	; (80003d0 <fim+0x100>)
 8000306:	f000 fe27 	bl	8000f58 <HAL_GPIO_ReadPin>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d02c      	beq.n	800036a <fim+0x9a>
			&& HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_5) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4) &&
 8000310:	2120      	movs	r1, #32
 8000312:	482f      	ldr	r0, [pc, #188]	; (80003d0 <fim+0x100>)
 8000314:	f000 fe20 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d025      	beq.n	800036a <fim+0x9a>
 800031e:	2110      	movs	r1, #16
 8000320:	482b      	ldr	r0, [pc, #172]	; (80003d0 <fim+0x100>)
 8000322:	f000 fe19 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d01e      	beq.n	800036a <fim+0x9a>
			HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15)
 800032c:	2108      	movs	r1, #8
 800032e:	4828      	ldr	r0, [pc, #160]	; (80003d0 <fim+0x100>)
 8000330:	f000 fe12 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000334:	4603      	mov	r3, r0
			&& HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_5) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4) &&
 8000336:	2b00      	cmp	r3, #0
 8000338:	d017      	beq.n	800036a <fim+0x9a>
			HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15)
 800033a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800033e:	4824      	ldr	r0, [pc, #144]	; (80003d0 <fim+0x100>)
 8000340:	f000 fe0a 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d00f      	beq.n	800036a <fim+0x9a>
			&& HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_14) && HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_13)==0 );
 800034a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800034e:	4820      	ldr	r0, [pc, #128]	; (80003d0 <fim+0x100>)
 8000350:	f000 fe02 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d007      	beq.n	800036a <fim+0x9a>
 800035a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800035e:	481c      	ldr	r0, [pc, #112]	; (80003d0 <fim+0x100>)
 8000360:	f000 fdfa 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0c2      	beq.n	80002f0 <fim+0x20>

	//desliga todos os leds
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0); //led 1
 800036a:	2200      	movs	r2, #0
 800036c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000370:	4817      	ldr	r0, [pc, #92]	; (80003d0 <fim+0x100>)
 8000372:	f000 fe08 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0); //led 2
 8000376:	2200      	movs	r2, #0
 8000378:	f44f 7100 	mov.w	r1, #512	; 0x200
 800037c:	4814      	ldr	r0, [pc, #80]	; (80003d0 <fim+0x100>)
 800037e:	f000 fe02 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0); //led 3
 8000382:	2200      	movs	r2, #0
 8000384:	2101      	movs	r1, #1
 8000386:	4812      	ldr	r0, [pc, #72]	; (80003d0 <fim+0x100>)
 8000388:	f000 fdfd 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0); //led 4
 800038c:	2200      	movs	r2, #0
 800038e:	2102      	movs	r1, #2
 8000390:	480f      	ldr	r0, [pc, #60]	; (80003d0 <fim+0x100>)
 8000392:	f000 fdf8 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0); //led 5
 8000396:	2200      	movs	r2, #0
 8000398:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800039c:	480c      	ldr	r0, [pc, #48]	; (80003d0 <fim+0x100>)
 800039e:	f000 fdf2 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0); //led 6
 80003a2:	2200      	movs	r2, #0
 80003a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003a8:	4809      	ldr	r0, [pc, #36]	; (80003d0 <fim+0x100>)
 80003aa:	f000 fdec 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0); //led 7
 80003ae:	2200      	movs	r2, #0
 80003b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b4:	4805      	ldr	r0, [pc, #20]	; (80003cc <fim+0xfc>)
 80003b6:	f000 fde6 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); //led 8
 80003ba:	2200      	movs	r2, #0
 80003bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003c0:	4802      	ldr	r0, [pc, #8]	; (80003cc <fim+0xfc>)
 80003c2:	f000 fde0 	bl	8000f86 <HAL_GPIO_WritePin>

}
 80003c6:	bf00      	nop
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	40011000 	.word	0x40011000
 80003d0:	40010c00 	.word	0x40010c00

080003d4 <intermitente>:

void intermitente() {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1); //led 1
 80003d8:	2201      	movs	r2, #1
 80003da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003de:	4830      	ldr	r0, [pc, #192]	; (80004a0 <intermitente+0xcc>)
 80003e0:	f000 fdd1 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1); //led 2
 80003e4:	2201      	movs	r2, #1
 80003e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ea:	482d      	ldr	r0, [pc, #180]	; (80004a0 <intermitente+0xcc>)
 80003ec:	f000 fdcb 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1); //led 3
 80003f0:	2201      	movs	r2, #1
 80003f2:	2101      	movs	r1, #1
 80003f4:	482a      	ldr	r0, [pc, #168]	; (80004a0 <intermitente+0xcc>)
 80003f6:	f000 fdc6 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1); //led 4
 80003fa:	2201      	movs	r2, #1
 80003fc:	2102      	movs	r1, #2
 80003fe:	4828      	ldr	r0, [pc, #160]	; (80004a0 <intermitente+0xcc>)
 8000400:	f000 fdc1 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1); //led 5
 8000404:	2201      	movs	r2, #1
 8000406:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800040a:	4825      	ldr	r0, [pc, #148]	; (80004a0 <intermitente+0xcc>)
 800040c:	f000 fdbb 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1); //led 6
 8000410:	2201      	movs	r2, #1
 8000412:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000416:	4822      	ldr	r0, [pc, #136]	; (80004a0 <intermitente+0xcc>)
 8000418:	f000 fdb5 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1); //led 7
 800041c:	2201      	movs	r2, #1
 800041e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000422:	4820      	ldr	r0, [pc, #128]	; (80004a4 <intermitente+0xd0>)
 8000424:	f000 fdaf 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1); //led 8
 8000428:	2201      	movs	r2, #1
 800042a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800042e:	481d      	ldr	r0, [pc, #116]	; (80004a4 <intermitente+0xd0>)
 8000430:	f000 fda9 	bl	8000f86 <HAL_GPIO_WritePin>

	  HAL_Delay(200);
 8000434:	20c8      	movs	r0, #200	; 0xc8
 8000436:	f000 fb2f 	bl	8000a98 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0); //led 1
 800043a:	2200      	movs	r2, #0
 800043c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000440:	4817      	ldr	r0, [pc, #92]	; (80004a0 <intermitente+0xcc>)
 8000442:	f000 fda0 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0); //led 2
 8000446:	2200      	movs	r2, #0
 8000448:	f44f 7100 	mov.w	r1, #512	; 0x200
 800044c:	4814      	ldr	r0, [pc, #80]	; (80004a0 <intermitente+0xcc>)
 800044e:	f000 fd9a 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0); //led 3
 8000452:	2200      	movs	r2, #0
 8000454:	2101      	movs	r1, #1
 8000456:	4812      	ldr	r0, [pc, #72]	; (80004a0 <intermitente+0xcc>)
 8000458:	f000 fd95 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0); //led 4
 800045c:	2200      	movs	r2, #0
 800045e:	2102      	movs	r1, #2
 8000460:	480f      	ldr	r0, [pc, #60]	; (80004a0 <intermitente+0xcc>)
 8000462:	f000 fd90 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0); //led 5
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800046c:	480c      	ldr	r0, [pc, #48]	; (80004a0 <intermitente+0xcc>)
 800046e:	f000 fd8a 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0); //led 6
 8000472:	2200      	movs	r2, #0
 8000474:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000478:	4809      	ldr	r0, [pc, #36]	; (80004a0 <intermitente+0xcc>)
 800047a:	f000 fd84 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0); //led 7
 800047e:	2200      	movs	r2, #0
 8000480:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000484:	4807      	ldr	r0, [pc, #28]	; (80004a4 <intermitente+0xd0>)
 8000486:	f000 fd7e 	bl	8000f86 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); //led 8
 800048a:	2200      	movs	r2, #0
 800048c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000490:	4804      	ldr	r0, [pc, #16]	; (80004a4 <intermitente+0xd0>)
 8000492:	f000 fd78 	bl	8000f86 <HAL_GPIO_WritePin>

	  HAL_Delay(200);
 8000496:	20c8      	movs	r0, #200	; 0xc8
 8000498:	f000 fafe 	bl	8000a98 <HAL_Delay>
}
 800049c:	bf00      	nop
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	40010c00 	.word	0x40010c00
 80004a4:	40011000 	.word	0x40011000

080004a8 <Buzzer>:

void Buzzer(){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 1);
 80004ac:	2201      	movs	r2, #1
 80004ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004b2:	4807      	ldr	r0, [pc, #28]	; (80004d0 <Buzzer+0x28>)
 80004b4:	f000 fd67 	bl	8000f86 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80004b8:	20c8      	movs	r0, #200	; 0xc8
 80004ba:	f000 faed 	bl	8000a98 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 0);
 80004be:	2200      	movs	r2, #0
 80004c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004c4:	4802      	ldr	r0, [pc, #8]	; (80004d0 <Buzzer+0x28>)
 80004c6:	f000 fd5e 	bl	8000f86 <HAL_GPIO_WritePin>

}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40011000 	.word	0x40011000

080004d4 <sorteio>:
char sorteio(char *c){
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b088      	sub	sp, #32
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]

	//linha = i; coluna = j;


	for (int i = 0; i < 4; i++) {
 80004dc:	2300      	movs	r3, #0
 80004de:	61fb      	str	r3, [r7, #28]
 80004e0:	e013      	b.n	800050a <sorteio+0x36>

		for (int j = 0; j < 4; j++) {
 80004e2:	2300      	movs	r3, #0
 80004e4:	61bb      	str	r3, [r7, #24]
 80004e6:	e00a      	b.n	80004fe <sorteio+0x2a>
			CampoMinado[i][j] = '0';
 80004e8:	4a28      	ldr	r2, [pc, #160]	; (800058c <sorteio+0xb8>)
 80004ea:	69fb      	ldr	r3, [r7, #28]
 80004ec:	009b      	lsls	r3, r3, #2
 80004ee:	441a      	add	r2, r3
 80004f0:	69bb      	ldr	r3, [r7, #24]
 80004f2:	4413      	add	r3, r2
 80004f4:	2230      	movs	r2, #48	; 0x30
 80004f6:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 4; j++) {
 80004f8:	69bb      	ldr	r3, [r7, #24]
 80004fa:	3301      	adds	r3, #1
 80004fc:	61bb      	str	r3, [r7, #24]
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	2b03      	cmp	r3, #3
 8000502:	ddf1      	ble.n	80004e8 <sorteio+0x14>
	for (int i = 0; i < 4; i++) {
 8000504:	69fb      	ldr	r3, [r7, #28]
 8000506:	3301      	adds	r3, #1
 8000508:	61fb      	str	r3, [r7, #28]
 800050a:	69fb      	ldr	r3, [r7, #28]
 800050c:	2b03      	cmp	r3, #3
 800050e:	dde8      	ble.n	80004e2 <sorteio+0xe>
		}
	}


	for (int b = 0; b < 4; b++) {
 8000510:	2300      	movs	r3, #0
 8000512:	617b      	str	r3, [r7, #20]
 8000514:	e02d      	b.n	8000572 <sorteio+0x9e>

		int i = rand()%4;
 8000516:	f001 f96b 	bl	80017f0 <rand>
 800051a:	4603      	mov	r3, r0
 800051c:	425a      	negs	r2, r3
 800051e:	f003 0303 	and.w	r3, r3, #3
 8000522:	f002 0203 	and.w	r2, r2, #3
 8000526:	bf58      	it	pl
 8000528:	4253      	negpl	r3, r2
 800052a:	613b      	str	r3, [r7, #16]
		int j = rand()%4;
 800052c:	f001 f960 	bl	80017f0 <rand>
 8000530:	4603      	mov	r3, r0
 8000532:	425a      	negs	r2, r3
 8000534:	f003 0303 	and.w	r3, r3, #3
 8000538:	f002 0203 	and.w	r2, r2, #3
 800053c:	bf58      	it	pl
 800053e:	4253      	negpl	r3, r2
 8000540:	60fb      	str	r3, [r7, #12]

		if (CampoMinado[i][j] == '0') {
 8000542:	4a12      	ldr	r2, [pc, #72]	; (800058c <sorteio+0xb8>)
 8000544:	693b      	ldr	r3, [r7, #16]
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	441a      	add	r2, r3
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	4413      	add	r3, r2
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b30      	cmp	r3, #48	; 0x30
 8000552:	d108      	bne.n	8000566 <sorteio+0x92>
			CampoMinado[i][j] = '1';
 8000554:	4a0d      	ldr	r2, [pc, #52]	; (800058c <sorteio+0xb8>)
 8000556:	693b      	ldr	r3, [r7, #16]
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	441a      	add	r2, r3
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	4413      	add	r3, r2
 8000560:	2231      	movs	r2, #49	; 0x31
 8000562:	701a      	strb	r2, [r3, #0]
 8000564:	e002      	b.n	800056c <sorteio+0x98>
		}

		else { b = b-1; }
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	3b01      	subs	r3, #1
 800056a:	617b      	str	r3, [r7, #20]
	for (int b = 0; b < 4; b++) {
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	3301      	adds	r3, #1
 8000570:	617b      	str	r3, [r7, #20]
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	2b03      	cmp	r3, #3
 8000576:	ddce      	ble.n	8000516 <sorteio+0x42>



	}

	c = &CampoMinado;
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <sorteio+0xb8>)
 800057a:	607b      	str	r3, [r7, #4]
	LerCombinacao();
 800057c:	f000 f91a 	bl	80007b4 <LerCombinacao>
}
 8000580:	bf00      	nop
 8000582:	4618      	mov	r0, r3
 8000584:	3720      	adds	r7, #32
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20000098 	.word	0x20000098

08000590 <PiscaLed>:

void PiscaLed(){
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1); //led 1
 8000594:	2201      	movs	r2, #1
 8000596:	f44f 7180 	mov.w	r1, #256	; 0x100
 800059a:	482f      	ldr	r0, [pc, #188]	; (8000658 <PiscaLed+0xc8>)
 800059c:	f000 fcf3 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1); //led 2
 80005a0:	2201      	movs	r2, #1
 80005a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005a6:	482c      	ldr	r0, [pc, #176]	; (8000658 <PiscaLed+0xc8>)
 80005a8:	f000 fced 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1); //led 3
 80005ac:	2201      	movs	r2, #1
 80005ae:	2101      	movs	r1, #1
 80005b0:	4829      	ldr	r0, [pc, #164]	; (8000658 <PiscaLed+0xc8>)
 80005b2:	f000 fce8 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1); //led 4
 80005b6:	2201      	movs	r2, #1
 80005b8:	2102      	movs	r1, #2
 80005ba:	4827      	ldr	r0, [pc, #156]	; (8000658 <PiscaLed+0xc8>)
 80005bc:	f000 fce3 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1); //led 5
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005c6:	4824      	ldr	r0, [pc, #144]	; (8000658 <PiscaLed+0xc8>)
 80005c8:	f000 fcdd 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1); //led 6
 80005cc:	2201      	movs	r2, #1
 80005ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005d2:	4821      	ldr	r0, [pc, #132]	; (8000658 <PiscaLed+0xc8>)
 80005d4:	f000 fcd7 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1); //led 7
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005de:	481f      	ldr	r0, [pc, #124]	; (800065c <PiscaLed+0xcc>)
 80005e0:	f000 fcd1 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1); //led 8
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ea:	481c      	ldr	r0, [pc, #112]	; (800065c <PiscaLed+0xcc>)
 80005ec:	f000 fccb 	bl	8000f86 <HAL_GPIO_WritePin>

		  HAL_Delay(1000);
 80005f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f4:	f000 fa50 	bl	8000a98 <HAL_Delay>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0); //led 1
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fe:	4816      	ldr	r0, [pc, #88]	; (8000658 <PiscaLed+0xc8>)
 8000600:	f000 fcc1 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0); //led 2
 8000604:	2200      	movs	r2, #0
 8000606:	f44f 7100 	mov.w	r1, #512	; 0x200
 800060a:	4813      	ldr	r0, [pc, #76]	; (8000658 <PiscaLed+0xc8>)
 800060c:	f000 fcbb 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0); //led 3
 8000610:	2200      	movs	r2, #0
 8000612:	2101      	movs	r1, #1
 8000614:	4810      	ldr	r0, [pc, #64]	; (8000658 <PiscaLed+0xc8>)
 8000616:	f000 fcb6 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0); //led 4
 800061a:	2200      	movs	r2, #0
 800061c:	2102      	movs	r1, #2
 800061e:	480e      	ldr	r0, [pc, #56]	; (8000658 <PiscaLed+0xc8>)
 8000620:	f000 fcb1 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0); //led 5
 8000624:	2200      	movs	r2, #0
 8000626:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800062a:	480b      	ldr	r0, [pc, #44]	; (8000658 <PiscaLed+0xc8>)
 800062c:	f000 fcab 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0); //led 6
 8000630:	2200      	movs	r2, #0
 8000632:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000636:	4808      	ldr	r0, [pc, #32]	; (8000658 <PiscaLed+0xc8>)
 8000638:	f000 fca5 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0); //led 7
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000642:	4806      	ldr	r0, [pc, #24]	; (800065c <PiscaLed+0xcc>)
 8000644:	f000 fc9f 	bl	8000f86 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); //led 8
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800064e:	4803      	ldr	r0, [pc, #12]	; (800065c <PiscaLed+0xcc>)
 8000650:	f000 fc99 	bl	8000f86 <HAL_GPIO_WritePin>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40010c00 	.word	0x40010c00
 800065c:	40011000 	.word	0x40011000

08000660 <Acerto>:
void Acerto(){
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0

	PiscaLed();//pisca os leds por 1 segundo
 8000664:	f7ff ff94 	bl	8000590 <PiscaLed>
	Buzzer(); //toca o buzzer
 8000668:	f7ff ff1e 	bl	80004a8 <Buzzer>
	LerCombinacao();
 800066c:	f000 f8a2 	bl	80007b4 <LerCombinacao>
}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}

08000674 <VerificaColuna>:

char VerificaColuna(char *p) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b08c      	sub	sp, #48	; 0x30
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]

	//leitura coluna
	int coluna1 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_7);
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	482b      	ldr	r0, [pc, #172]	; (800072c <VerificaColuna+0xb8>)
 8000680:	f000 fc6a 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000684:	4603      	mov	r3, r0
 8000686:	62fb      	str	r3, [r7, #44]	; 0x2c
	int coluna2 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_6);
 8000688:	2140      	movs	r1, #64	; 0x40
 800068a:	4828      	ldr	r0, [pc, #160]	; (800072c <VerificaColuna+0xb8>)
 800068c:	f000 fc64 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000690:	4603      	mov	r3, r0
 8000692:	62bb      	str	r3, [r7, #40]	; 0x28
	int coluna3 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_5);
 8000694:	2120      	movs	r1, #32
 8000696:	4825      	ldr	r0, [pc, #148]	; (800072c <VerificaColuna+0xb8>)
 8000698:	f000 fc5e 	bl	8000f58 <HAL_GPIO_ReadPin>
 800069c:	4603      	mov	r3, r0
 800069e:	627b      	str	r3, [r7, #36]	; 0x24
	int coluna4 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4);
 80006a0:	2110      	movs	r1, #16
 80006a2:	4822      	ldr	r0, [pc, #136]	; (800072c <VerificaColuna+0xb8>)
 80006a4:	f000 fc58 	bl	8000f58 <HAL_GPIO_ReadPin>
 80006a8:	4603      	mov	r3, r0
 80006aa:	623b      	str	r3, [r7, #32]

	//leitura linha
	int linha1 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3);
 80006ac:	2108      	movs	r1, #8
 80006ae:	481f      	ldr	r0, [pc, #124]	; (800072c <VerificaColuna+0xb8>)
 80006b0:	f000 fc52 	bl	8000f58 <HAL_GPIO_ReadPin>
 80006b4:	4603      	mov	r3, r0
 80006b6:	61fb      	str	r3, [r7, #28]
	int linha2 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15);
 80006b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006bc:	481b      	ldr	r0, [pc, #108]	; (800072c <VerificaColuna+0xb8>)
 80006be:	f000 fc4b 	bl	8000f58 <HAL_GPIO_ReadPin>
 80006c2:	4603      	mov	r3, r0
 80006c4:	61bb      	str	r3, [r7, #24]
	int linha3 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_14);
 80006c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006ca:	4818      	ldr	r0, [pc, #96]	; (800072c <VerificaColuna+0xb8>)
 80006cc:	f000 fc44 	bl	8000f58 <HAL_GPIO_ReadPin>
 80006d0:	4603      	mov	r3, r0
 80006d2:	617b      	str	r3, [r7, #20]
	int linha4 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_13);
 80006d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006d8:	4814      	ldr	r0, [pc, #80]	; (800072c <VerificaColuna+0xb8>)
 80006da:	f000 fc3d 	bl	8000f58 <HAL_GPIO_ReadPin>
 80006de:	4603      	mov	r3, r0
 80006e0:	613b      	str	r3, [r7, #16]

	char coluna = 'X';
 80006e2:	2358      	movs	r3, #88	; 0x58
 80006e4:	73fb      	strb	r3, [r7, #15]


	if (coluna1 == 1)
 80006e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d102      	bne.n	80006f2 <VerificaColuna+0x7e>
	{
		 coluna = '1';
 80006ec:	2331      	movs	r3, #49	; 0x31
 80006ee:	73fb      	strb	r3, [r7, #15]
 80006f0:	e013      	b.n	800071a <VerificaColuna+0xa6>
	}
	else if (coluna2 == 1)
 80006f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d102      	bne.n	80006fe <VerificaColuna+0x8a>
	{
		coluna = '2';
 80006f8:	2332      	movs	r3, #50	; 0x32
 80006fa:	73fb      	strb	r3, [r7, #15]
 80006fc:	e00d      	b.n	800071a <VerificaColuna+0xa6>
	}

	else if (coluna3 == 1)
 80006fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000700:	2b01      	cmp	r3, #1
 8000702:	d102      	bne.n	800070a <VerificaColuna+0x96>
	{
		coluna = '3';
 8000704:	2333      	movs	r3, #51	; 0x33
 8000706:	73fb      	strb	r3, [r7, #15]
 8000708:	e007      	b.n	800071a <VerificaColuna+0xa6>
	}
	else if (coluna4 == 1)
 800070a:	6a3b      	ldr	r3, [r7, #32]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d102      	bne.n	8000716 <VerificaColuna+0xa2>
	{
		coluna = '4';
 8000710:	2334      	movs	r3, #52	; 0x34
 8000712:	73fb      	strb	r3, [r7, #15]
 8000714:	e001      	b.n	800071a <VerificaColuna+0xa6>
	}
	else
	{
		coluna = 'X';
 8000716:	2358      	movs	r3, #88	; 0x58
 8000718:	73fb      	strb	r3, [r7, #15]
	}

	p = &coluna;
 800071a:	f107 030f 	add.w	r3, r7, #15
 800071e:	607b      	str	r3, [r7, #4]

}
 8000720:	bf00      	nop
 8000722:	4618      	mov	r0, r3
 8000724:	3730      	adds	r7, #48	; 0x30
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40010c00 	.word	0x40010c00

08000730 <VerificaLinha>:

char VerificaLinha(char *p){
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]

	char linha = 'x';
 8000738:	2378      	movs	r3, #120	; 0x78
 800073a:	73fb      	strb	r3, [r7, #15]

	//leitura linha
		int linha1 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3);
 800073c:	2108      	movs	r1, #8
 800073e:	481c      	ldr	r0, [pc, #112]	; (80007b0 <VerificaLinha+0x80>)
 8000740:	f000 fc0a 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000744:	4603      	mov	r3, r0
 8000746:	61fb      	str	r3, [r7, #28]
		int linha2 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15);
 8000748:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800074c:	4818      	ldr	r0, [pc, #96]	; (80007b0 <VerificaLinha+0x80>)
 800074e:	f000 fc03 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000752:	4603      	mov	r3, r0
 8000754:	61bb      	str	r3, [r7, #24]
		int linha3 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_14);
 8000756:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800075a:	4815      	ldr	r0, [pc, #84]	; (80007b0 <VerificaLinha+0x80>)
 800075c:	f000 fbfc 	bl	8000f58 <HAL_GPIO_ReadPin>
 8000760:	4603      	mov	r3, r0
 8000762:	617b      	str	r3, [r7, #20]
		int linha4 = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_13);
 8000764:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000768:	4811      	ldr	r0, [pc, #68]	; (80007b0 <VerificaLinha+0x80>)
 800076a:	f000 fbf5 	bl	8000f58 <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	613b      	str	r3, [r7, #16]

		if (linha1 == 1)
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d102      	bne.n	800077e <VerificaLinha+0x4e>
		{
			linha = '1';
 8000778:	2331      	movs	r3, #49	; 0x31
 800077a:	73fb      	strb	r3, [r7, #15]
 800077c:	e010      	b.n	80007a0 <VerificaLinha+0x70>
		}

		else if (linha2 == 1)
 800077e:	69bb      	ldr	r3, [r7, #24]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d102      	bne.n	800078a <VerificaLinha+0x5a>
		{
			linha = '2';
 8000784:	2332      	movs	r3, #50	; 0x32
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	e00a      	b.n	80007a0 <VerificaLinha+0x70>
		}

		else if (linha3 == 1)
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d102      	bne.n	8000796 <VerificaLinha+0x66>
		{
			linha = '3';
 8000790:	2333      	movs	r3, #51	; 0x33
 8000792:	73fb      	strb	r3, [r7, #15]
 8000794:	e004      	b.n	80007a0 <VerificaLinha+0x70>
		}

		else if (linha4 == 1)
 8000796:	693b      	ldr	r3, [r7, #16]
 8000798:	2b01      	cmp	r3, #1
 800079a:	d101      	bne.n	80007a0 <VerificaLinha+0x70>
		{
			linha = '4';
 800079c:	2334      	movs	r3, #52	; 0x34
 800079e:	73fb      	strb	r3, [r7, #15]
		}

		p = &linha;
 80007a0:	f107 030f 	add.w	r3, r7, #15
 80007a4:	607b      	str	r3, [r7, #4]

}
 80007a6:	bf00      	nop
 80007a8:	4618      	mov	r0, r3
 80007aa:	3720      	adds	r7, #32
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40010c00 	.word	0x40010c00

080007b4 <LerCombinacao>:

void LerCombinacao(){
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b088      	sub	sp, #32
 80007b8:	af00      	add	r7, sp, #0

	char combinacao[3];
	char CampoMinado[4][4];


	VerificaColuna(combinacao[0]);
 80007ba:	7c3b      	ldrb	r3, [r7, #16]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff59 	bl	8000674 <VerificaColuna>
	VerificaLinha(combinacao[1]);
 80007c2:	7c7b      	ldrb	r3, [r7, #17]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff ffb3 	bl	8000730 <VerificaLinha>

	char coluna = combinacao[0];
 80007ca:	7c3b      	ldrb	r3, [r7, #16]
 80007cc:	75fb      	strb	r3, [r7, #23]
	char linha = combinacao [1];
 80007ce:	7c7b      	ldrb	r3, [r7, #17]
 80007d0:	75bb      	strb	r3, [r7, #22]

	for (int i = 0; i < 4; i++) {
 80007d2:	2300      	movs	r3, #0
 80007d4:	61fb      	str	r3, [r7, #28]
 80007d6:	e017      	b.n	8000808 <LerCombinacao+0x54>
		for (int j = 0; j < 4; j++){
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
 80007dc:	e00e      	b.n	80007fc <LerCombinacao+0x48>
			sorteio(CampoMinado[i][j]);
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	f107 0220 	add.w	r2, r7, #32
 80007e6:	441a      	add	r2, r3
 80007e8:	69bb      	ldr	r3, [r7, #24]
 80007ea:	4413      	add	r3, r2
 80007ec:	3b20      	subs	r3, #32
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff fe6f 	bl	80004d4 <sorteio>
		for (int j = 0; j < 4; j++){
 80007f6:	69bb      	ldr	r3, [r7, #24]
 80007f8:	3301      	adds	r3, #1
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
 80007fe:	2b03      	cmp	r3, #3
 8000800:	dded      	ble.n	80007de <LerCombinacao+0x2a>
	for (int i = 0; i < 4; i++) {
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3301      	adds	r3, #1
 8000806:	61fb      	str	r3, [r7, #28]
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	2b03      	cmp	r3, #3
 800080c:	dde4      	ble.n	80007d8 <LerCombinacao+0x24>
		}
	}

	if(CampoMinado[coluna][linha] == 1) {
 800080e:	7dfa      	ldrb	r2, [r7, #23]
 8000810:	7dbb      	ldrb	r3, [r7, #22]
 8000812:	0092      	lsls	r2, r2, #2
 8000814:	f107 0120 	add.w	r1, r7, #32
 8000818:	440a      	add	r2, r1
 800081a:	4413      	add	r3, r2
 800081c:	3b20      	subs	r3, #32
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d102      	bne.n	800082a <LerCombinacao+0x76>
		fim();
 8000824:	f7ff fd54 	bl	80002d0 <fim>
	else if (CampoMinado[coluna][linha] == 0) {
		Acerto();
	}
	else { LerCombinacao(); }

}
 8000828:	e00f      	b.n	800084a <LerCombinacao+0x96>
	else if (CampoMinado[coluna][linha] == 0) {
 800082a:	7dfa      	ldrb	r2, [r7, #23]
 800082c:	7dbb      	ldrb	r3, [r7, #22]
 800082e:	0092      	lsls	r2, r2, #2
 8000830:	f107 0120 	add.w	r1, r7, #32
 8000834:	440a      	add	r2, r1
 8000836:	4413      	add	r3, r2
 8000838:	3b20      	subs	r3, #32
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d102      	bne.n	8000846 <LerCombinacao+0x92>
		Acerto();
 8000840:	f7ff ff0e 	bl	8000660 <Acerto>
}
 8000844:	e001      	b.n	800084a <LerCombinacao+0x96>
	else { LerCombinacao(); }
 8000846:	f7ff ffb5 	bl	80007b4 <LerCombinacao>
}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000856:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000858:	e7fe      	b.n	8000858 <Error_Handler+0x6>
	...

0800085c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <HAL_MspInit+0x5c>)
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	4a14      	ldr	r2, [pc, #80]	; (80008b8 <HAL_MspInit+0x5c>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6193      	str	r3, [r2, #24]
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <HAL_MspInit+0x5c>)
 8000870:	699b      	ldr	r3, [r3, #24]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <HAL_MspInit+0x5c>)
 800087c:	69db      	ldr	r3, [r3, #28]
 800087e:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <HAL_MspInit+0x5c>)
 8000880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000884:	61d3      	str	r3, [r2, #28]
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <HAL_MspInit+0x5c>)
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <HAL_MspInit+0x60>)
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	4a04      	ldr	r2, [pc, #16]	; (80008bc <HAL_MspInit+0x60>)
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ae:	bf00      	nop
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	40021000 	.word	0x40021000
 80008bc:	40010000 	.word	0x40010000

080008c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <NMI_Handler+0x4>

080008c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ca:	e7fe      	b.n	80008ca <HardFault_Handler+0x4>

080008cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <MemManage_Handler+0x4>

080008d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d6:	e7fe      	b.n	80008d6 <BusFault_Handler+0x4>

080008d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <UsageFault_Handler+0x4>

080008de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr

080008ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr

080008f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008fa:	bf00      	nop
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000906:	f000 f8ab 	bl	8000a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000918:	4a14      	ldr	r2, [pc, #80]	; (800096c <_sbrk+0x5c>)
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <_sbrk+0x60>)
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <_sbrk+0x64>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d102      	bne.n	8000932 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <_sbrk+0x64>)
 800092e:	4a12      	ldr	r2, [pc, #72]	; (8000978 <_sbrk+0x68>)
 8000930:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <_sbrk+0x64>)
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4413      	add	r3, r2
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	429a      	cmp	r2, r3
 800093e:	d207      	bcs.n	8000950 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000940:	f000 ff24 	bl	800178c <__errno>
 8000944:	4602      	mov	r2, r0
 8000946:	230c      	movs	r3, #12
 8000948:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	e009      	b.n	8000964 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <_sbrk+0x64>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000956:	4b07      	ldr	r3, [pc, #28]	; (8000974 <_sbrk+0x64>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	4a05      	ldr	r2, [pc, #20]	; (8000974 <_sbrk+0x64>)
 8000960:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000962:	68fb      	ldr	r3, [r7, #12]
}
 8000964:	4618      	mov	r0, r3
 8000966:	3718      	adds	r7, #24
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20005000 	.word	0x20005000
 8000970:	00000400 	.word	0x00000400
 8000974:	2000008c 	.word	0x2000008c
 8000978:	200000b0 	.word	0x200000b0

0800097c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	bc80      	pop	{r7}
 8000986:	4770      	bx	lr

08000988 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000988:	480c      	ldr	r0, [pc, #48]	; (80009bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800098a:	490d      	ldr	r1, [pc, #52]	; (80009c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800098c:	4a0d      	ldr	r2, [pc, #52]	; (80009c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800098e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000990:	e002      	b.n	8000998 <LoopCopyDataInit>

08000992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000996:	3304      	adds	r3, #4

08000998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800099c:	d3f9      	bcc.n	8000992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800099e:	4a0a      	ldr	r2, [pc, #40]	; (80009c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009a0:	4c0a      	ldr	r4, [pc, #40]	; (80009cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a4:	e001      	b.n	80009aa <LoopFillZerobss>

080009a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a8:	3204      	adds	r2, #4

080009aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009ac:	d3fb      	bcc.n	80009a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80009ae:	f7ff ffe5 	bl	800097c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009b2:	f000 fef1 	bl	8001798 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009b6:	f7ff fbc9 	bl	800014c <main>
  bx lr
 80009ba:	4770      	bx	lr
  ldr r0, =_sdata
 80009bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009c4:	08001984 	.word	0x08001984
  ldr r2, =_sbss
 80009c8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009cc:	200000b0 	.word	0x200000b0

080009d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009d0:	e7fe      	b.n	80009d0 <ADC1_2_IRQHandler>
	...

080009d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d8:	4b08      	ldr	r3, [pc, #32]	; (80009fc <HAL_Init+0x28>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a07      	ldr	r2, [pc, #28]	; (80009fc <HAL_Init+0x28>)
 80009de:	f043 0310 	orr.w	r3, r3, #16
 80009e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e4:	2003      	movs	r0, #3
 80009e6:	f000 f929 	bl	8000c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ea:	2000      	movs	r0, #0
 80009ec:	f000 f808 	bl	8000a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f0:	f7ff ff34 	bl	800085c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40022000 	.word	0x40022000

08000a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <HAL_InitTick+0x54>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b12      	ldr	r3, [pc, #72]	; (8000a58 <HAL_InitTick+0x58>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 f933 	bl	8000c8a <HAL_SYSTICK_Config>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00e      	b.n	8000a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b0f      	cmp	r3, #15
 8000a32:	d80a      	bhi.n	8000a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a34:	2200      	movs	r2, #0
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	f000 f909 	bl	8000c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a40:	4a06      	ldr	r2, [pc, #24]	; (8000a5c <HAL_InitTick+0x5c>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	20000004 	.word	0x20000004

08000a60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a64:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <HAL_IncTick+0x1c>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <HAL_IncTick+0x20>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	4a03      	ldr	r2, [pc, #12]	; (8000a80 <HAL_IncTick+0x20>)
 8000a72:	6013      	str	r3, [r2, #0]
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr
 8000a7c:	20000008 	.word	0x20000008
 8000a80:	200000a8 	.word	0x200000a8

08000a84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return uwTick;
 8000a88:	4b02      	ldr	r3, [pc, #8]	; (8000a94 <HAL_GetTick+0x10>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr
 8000a94:	200000a8 	.word	0x200000a8

08000a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000aa0:	f7ff fff0 	bl	8000a84 <HAL_GetTick>
 8000aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ab0:	d005      	beq.n	8000abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ab2:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <HAL_Delay+0x40>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4413      	add	r3, r2
 8000abc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000abe:	bf00      	nop
 8000ac0:	f7ff ffe0 	bl	8000a84 <HAL_GetTick>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d8f7      	bhi.n	8000ac0 <HAL_Delay+0x28>
  {
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000008 	.word	0x20000008

08000adc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <__NVIC_SetPriorityGrouping+0x44>)
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af8:	4013      	ands	r3, r2
 8000afa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0e:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <__NVIC_SetPriorityGrouping+0x44>)
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	60d3      	str	r3, [r2, #12]
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc80      	pop	{r7}
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b28:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <__NVIC_GetPriorityGrouping+0x18>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	f003 0307 	and.w	r3, r3, #7
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bc80      	pop	{r7}
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	6039      	str	r1, [r7, #0]
 8000b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	db0a      	blt.n	8000b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	b2da      	uxtb	r2, r3
 8000b58:	490c      	ldr	r1, [pc, #48]	; (8000b8c <__NVIC_SetPriority+0x4c>)
 8000b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5e:	0112      	lsls	r2, r2, #4
 8000b60:	b2d2      	uxtb	r2, r2
 8000b62:	440b      	add	r3, r1
 8000b64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b68:	e00a      	b.n	8000b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	4908      	ldr	r1, [pc, #32]	; (8000b90 <__NVIC_SetPriority+0x50>)
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	f003 030f 	and.w	r3, r3, #15
 8000b76:	3b04      	subs	r3, #4
 8000b78:	0112      	lsls	r2, r2, #4
 8000b7a:	b2d2      	uxtb	r2, r2
 8000b7c:	440b      	add	r3, r1
 8000b7e:	761a      	strb	r2, [r3, #24]
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	e000e100 	.word	0xe000e100
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b089      	sub	sp, #36	; 0x24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f003 0307 	and.w	r3, r3, #7
 8000ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba8:	69fb      	ldr	r3, [r7, #28]
 8000baa:	f1c3 0307 	rsb	r3, r3, #7
 8000bae:	2b04      	cmp	r3, #4
 8000bb0:	bf28      	it	cs
 8000bb2:	2304      	movcs	r3, #4
 8000bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3304      	adds	r3, #4
 8000bba:	2b06      	cmp	r3, #6
 8000bbc:	d902      	bls.n	8000bc4 <NVIC_EncodePriority+0x30>
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	3b03      	subs	r3, #3
 8000bc2:	e000      	b.n	8000bc6 <NVIC_EncodePriority+0x32>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd2:	43da      	mvns	r2, r3
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	401a      	ands	r2, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	fa01 f303 	lsl.w	r3, r1, r3
 8000be6:	43d9      	mvns	r1, r3
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	4313      	orrs	r3, r2
         );
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3724      	adds	r7, #36	; 0x24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr

08000bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c08:	d301      	bcc.n	8000c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00f      	b.n	8000c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <SysTick_Config+0x40>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c16:	210f      	movs	r1, #15
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f7ff ff90 	bl	8000b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <SysTick_Config+0x40>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <SysTick_Config+0x40>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	e000e010 	.word	0xe000e010

08000c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff ff49 	bl	8000adc <__NVIC_SetPriorityGrouping>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
 8000c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c64:	f7ff ff5e 	bl	8000b24 <__NVIC_GetPriorityGrouping>
 8000c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	68b9      	ldr	r1, [r7, #8]
 8000c6e:	6978      	ldr	r0, [r7, #20]
 8000c70:	f7ff ff90 	bl	8000b94 <NVIC_EncodePriority>
 8000c74:	4602      	mov	r2, r0
 8000c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff5f 	bl	8000b40 <__NVIC_SetPriority>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff ffb0 	bl	8000bf8 <SysTick_Config>
 8000c98:	4603      	mov	r3, r0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b08b      	sub	sp, #44	; 0x2c
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cb6:	e127      	b.n	8000f08 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	69fa      	ldr	r2, [r7, #28]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ccc:	69ba      	ldr	r2, [r7, #24]
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f040 8116 	bne.w	8000f02 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	2b12      	cmp	r3, #18
 8000cdc:	d034      	beq.n	8000d48 <HAL_GPIO_Init+0xa4>
 8000cde:	2b12      	cmp	r3, #18
 8000ce0:	d80d      	bhi.n	8000cfe <HAL_GPIO_Init+0x5a>
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d02b      	beq.n	8000d3e <HAL_GPIO_Init+0x9a>
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d804      	bhi.n	8000cf4 <HAL_GPIO_Init+0x50>
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d031      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d01c      	beq.n	8000d2c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cf2:	e048      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cf4:	2b03      	cmp	r3, #3
 8000cf6:	d043      	beq.n	8000d80 <HAL_GPIO_Init+0xdc>
 8000cf8:	2b11      	cmp	r3, #17
 8000cfa:	d01b      	beq.n	8000d34 <HAL_GPIO_Init+0x90>
          break;
 8000cfc:	e043      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cfe:	4a89      	ldr	r2, [pc, #548]	; (8000f24 <HAL_GPIO_Init+0x280>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d026      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
 8000d04:	4a87      	ldr	r2, [pc, #540]	; (8000f24 <HAL_GPIO_Init+0x280>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d806      	bhi.n	8000d18 <HAL_GPIO_Init+0x74>
 8000d0a:	4a87      	ldr	r2, [pc, #540]	; (8000f28 <HAL_GPIO_Init+0x284>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d020      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
 8000d10:	4a86      	ldr	r2, [pc, #536]	; (8000f2c <HAL_GPIO_Init+0x288>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d01d      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
          break;
 8000d16:	e036      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d18:	4a85      	ldr	r2, [pc, #532]	; (8000f30 <HAL_GPIO_Init+0x28c>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d019      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
 8000d1e:	4a85      	ldr	r2, [pc, #532]	; (8000f34 <HAL_GPIO_Init+0x290>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d016      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
 8000d24:	4a84      	ldr	r2, [pc, #528]	; (8000f38 <HAL_GPIO_Init+0x294>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d013      	beq.n	8000d52 <HAL_GPIO_Init+0xae>
          break;
 8000d2a:	e02c      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	623b      	str	r3, [r7, #32]
          break;
 8000d32:	e028      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	623b      	str	r3, [r7, #32]
          break;
 8000d3c:	e023      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	3308      	adds	r3, #8
 8000d44:	623b      	str	r3, [r7, #32]
          break;
 8000d46:	e01e      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	330c      	adds	r3, #12
 8000d4e:	623b      	str	r3, [r7, #32]
          break;
 8000d50:	e019      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d102      	bne.n	8000d60 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	623b      	str	r3, [r7, #32]
          break;
 8000d5e:	e012      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d105      	bne.n	8000d74 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d68:	2308      	movs	r3, #8
 8000d6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	69fa      	ldr	r2, [r7, #28]
 8000d70:	611a      	str	r2, [r3, #16]
          break;
 8000d72:	e008      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d74:	2308      	movs	r3, #8
 8000d76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	69fa      	ldr	r2, [r7, #28]
 8000d7c:	615a      	str	r2, [r3, #20]
          break;
 8000d7e:	e002      	b.n	8000d86 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d80:	2300      	movs	r3, #0
 8000d82:	623b      	str	r3, [r7, #32]
          break;
 8000d84:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	2bff      	cmp	r3, #255	; 0xff
 8000d8a:	d801      	bhi.n	8000d90 <HAL_GPIO_Init+0xec>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	e001      	b.n	8000d94 <HAL_GPIO_Init+0xf0>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3304      	adds	r3, #4
 8000d94:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	2bff      	cmp	r3, #255	; 0xff
 8000d9a:	d802      	bhi.n	8000da2 <HAL_GPIO_Init+0xfe>
 8000d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	e002      	b.n	8000da8 <HAL_GPIO_Init+0x104>
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	3b08      	subs	r3, #8
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	210f      	movs	r1, #15
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	fa01 f303 	lsl.w	r3, r1, r3
 8000db6:	43db      	mvns	r3, r3
 8000db8:	401a      	ands	r2, r3
 8000dba:	6a39      	ldr	r1, [r7, #32]
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc2:	431a      	orrs	r2, r3
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	f000 8096 	beq.w	8000f02 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dd6:	4b59      	ldr	r3, [pc, #356]	; (8000f3c <HAL_GPIO_Init+0x298>)
 8000dd8:	699b      	ldr	r3, [r3, #24]
 8000dda:	4a58      	ldr	r2, [pc, #352]	; (8000f3c <HAL_GPIO_Init+0x298>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6193      	str	r3, [r2, #24]
 8000de2:	4b56      	ldr	r3, [pc, #344]	; (8000f3c <HAL_GPIO_Init+0x298>)
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60bb      	str	r3, [r7, #8]
 8000dec:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000dee:	4a54      	ldr	r2, [pc, #336]	; (8000f40 <HAL_GPIO_Init+0x29c>)
 8000df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df2:	089b      	lsrs	r3, r3, #2
 8000df4:	3302      	adds	r3, #2
 8000df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfa:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfe:	f003 0303 	and.w	r3, r3, #3
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	220f      	movs	r2, #15
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	68fa      	ldr	r2, [r7, #12]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a4b      	ldr	r2, [pc, #300]	; (8000f44 <HAL_GPIO_Init+0x2a0>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d013      	beq.n	8000e42 <HAL_GPIO_Init+0x19e>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a4a      	ldr	r2, [pc, #296]	; (8000f48 <HAL_GPIO_Init+0x2a4>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d00d      	beq.n	8000e3e <HAL_GPIO_Init+0x19a>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a49      	ldr	r2, [pc, #292]	; (8000f4c <HAL_GPIO_Init+0x2a8>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d007      	beq.n	8000e3a <HAL_GPIO_Init+0x196>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a48      	ldr	r2, [pc, #288]	; (8000f50 <HAL_GPIO_Init+0x2ac>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d101      	bne.n	8000e36 <HAL_GPIO_Init+0x192>
 8000e32:	2303      	movs	r3, #3
 8000e34:	e006      	b.n	8000e44 <HAL_GPIO_Init+0x1a0>
 8000e36:	2304      	movs	r3, #4
 8000e38:	e004      	b.n	8000e44 <HAL_GPIO_Init+0x1a0>
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	e002      	b.n	8000e44 <HAL_GPIO_Init+0x1a0>
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e000      	b.n	8000e44 <HAL_GPIO_Init+0x1a0>
 8000e42:	2300      	movs	r3, #0
 8000e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e46:	f002 0203 	and.w	r2, r2, #3
 8000e4a:	0092      	lsls	r2, r2, #2
 8000e4c:	4093      	lsls	r3, r2
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e54:	493a      	ldr	r1, [pc, #232]	; (8000f40 <HAL_GPIO_Init+0x29c>)
 8000e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e58:	089b      	lsrs	r3, r3, #2
 8000e5a:	3302      	adds	r3, #2
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d006      	beq.n	8000e7c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e6e:	4b39      	ldr	r3, [pc, #228]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	4938      	ldr	r1, [pc, #224]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	600b      	str	r3, [r1, #0]
 8000e7a:	e006      	b.n	8000e8a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e7c:	4b35      	ldr	r3, [pc, #212]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	43db      	mvns	r3, r3
 8000e84:	4933      	ldr	r1, [pc, #204]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000e86:	4013      	ands	r3, r2
 8000e88:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d006      	beq.n	8000ea4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e96:	4b2f      	ldr	r3, [pc, #188]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	492e      	ldr	r1, [pc, #184]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	604b      	str	r3, [r1, #4]
 8000ea2:	e006      	b.n	8000eb2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ea4:	4b2b      	ldr	r3, [pc, #172]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	4929      	ldr	r1, [pc, #164]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000eae:	4013      	ands	r3, r2
 8000eb0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d006      	beq.n	8000ecc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ebe:	4b25      	ldr	r3, [pc, #148]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	4924      	ldr	r1, [pc, #144]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	608b      	str	r3, [r1, #8]
 8000eca:	e006      	b.n	8000eda <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ecc:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	491f      	ldr	r1, [pc, #124]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d006      	beq.n	8000ef4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ee6:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ee8:	68da      	ldr	r2, [r3, #12]
 8000eea:	491a      	ldr	r1, [pc, #104]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	60cb      	str	r3, [r1, #12]
 8000ef2:	e006      	b.n	8000f02 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ef4:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000ef6:	68da      	ldr	r2, [r3, #12]
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	43db      	mvns	r3, r3
 8000efc:	4915      	ldr	r1, [pc, #84]	; (8000f54 <HAL_GPIO_Init+0x2b0>)
 8000efe:	4013      	ands	r3, r2
 8000f00:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	3301      	adds	r3, #1
 8000f06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	f47f aed0 	bne.w	8000cb8 <HAL_GPIO_Init+0x14>
  }
}
 8000f18:	bf00      	nop
 8000f1a:	372c      	adds	r7, #44	; 0x2c
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	10210000 	.word	0x10210000
 8000f28:	10110000 	.word	0x10110000
 8000f2c:	10120000 	.word	0x10120000
 8000f30:	10310000 	.word	0x10310000
 8000f34:	10320000 	.word	0x10320000
 8000f38:	10220000 	.word	0x10220000
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40010000 	.word	0x40010000
 8000f44:	40010800 	.word	0x40010800
 8000f48:	40010c00 	.word	0x40010c00
 8000f4c:	40011000 	.word	0x40011000
 8000f50:	40011400 	.word	0x40011400
 8000f54:	40010400 	.word	0x40010400

08000f58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	689a      	ldr	r2, [r3, #8]
 8000f68:	887b      	ldrh	r3, [r7, #2]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000f70:	2301      	movs	r3, #1
 8000f72:	73fb      	strb	r3, [r7, #15]
 8000f74:	e001      	b.n	8000f7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f76:	2300      	movs	r3, #0
 8000f78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr

08000f86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	807b      	strh	r3, [r7, #2]
 8000f92:	4613      	mov	r3, r2
 8000f94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f96:	787b      	ldrb	r3, [r7, #1]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d003      	beq.n	8000fa4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f9c:	887a      	ldrh	r2, [r7, #2]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fa2:	e003      	b.n	8000fac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000fa4:	887b      	ldrh	r3, [r7, #2]
 8000fa6:	041a      	lsls	r2, r3, #16
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	611a      	str	r2, [r3, #16]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e26c      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	f000 8087 	beq.w	80010e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fd8:	4b92      	ldr	r3, [pc, #584]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 030c 	and.w	r3, r3, #12
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	d00c      	beq.n	8000ffe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fe4:	4b8f      	ldr	r3, [pc, #572]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 030c 	and.w	r3, r3, #12
 8000fec:	2b08      	cmp	r3, #8
 8000fee:	d112      	bne.n	8001016 <HAL_RCC_OscConfig+0x5e>
 8000ff0:	4b8c      	ldr	r3, [pc, #560]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ffc:	d10b      	bne.n	8001016 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ffe:	4b89      	ldr	r3, [pc, #548]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d06c      	beq.n	80010e4 <HAL_RCC_OscConfig+0x12c>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d168      	bne.n	80010e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e246      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800101e:	d106      	bne.n	800102e <HAL_RCC_OscConfig+0x76>
 8001020:	4b80      	ldr	r3, [pc, #512]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a7f      	ldr	r2, [pc, #508]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001026:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800102a:	6013      	str	r3, [r2, #0]
 800102c:	e02e      	b.n	800108c <HAL_RCC_OscConfig+0xd4>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d10c      	bne.n	8001050 <HAL_RCC_OscConfig+0x98>
 8001036:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a7a      	ldr	r2, [pc, #488]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800103c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001040:	6013      	str	r3, [r2, #0]
 8001042:	4b78      	ldr	r3, [pc, #480]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a77      	ldr	r2, [pc, #476]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001048:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	e01d      	b.n	800108c <HAL_RCC_OscConfig+0xd4>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001058:	d10c      	bne.n	8001074 <HAL_RCC_OscConfig+0xbc>
 800105a:	4b72      	ldr	r3, [pc, #456]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a71      	ldr	r2, [pc, #452]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001060:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	4b6f      	ldr	r3, [pc, #444]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a6e      	ldr	r2, [pc, #440]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800106c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001070:	6013      	str	r3, [r2, #0]
 8001072:	e00b      	b.n	800108c <HAL_RCC_OscConfig+0xd4>
 8001074:	4b6b      	ldr	r3, [pc, #428]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a6a      	ldr	r2, [pc, #424]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800107a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800107e:	6013      	str	r3, [r2, #0]
 8001080:	4b68      	ldr	r3, [pc, #416]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a67      	ldr	r2, [pc, #412]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001086:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800108a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d013      	beq.n	80010bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001094:	f7ff fcf6 	bl	8000a84 <HAL_GetTick>
 8001098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800109a:	e008      	b.n	80010ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800109c:	f7ff fcf2 	bl	8000a84 <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b64      	cmp	r3, #100	; 0x64
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e1fa      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ae:	4b5d      	ldr	r3, [pc, #372]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d0f0      	beq.n	800109c <HAL_RCC_OscConfig+0xe4>
 80010ba:	e014      	b.n	80010e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010bc:	f7ff fce2 	bl	8000a84 <HAL_GetTick>
 80010c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010c2:	e008      	b.n	80010d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010c4:	f7ff fcde 	bl	8000a84 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	2b64      	cmp	r3, #100	; 0x64
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e1e6      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010d6:	4b53      	ldr	r3, [pc, #332]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d1f0      	bne.n	80010c4 <HAL_RCC_OscConfig+0x10c>
 80010e2:	e000      	b.n	80010e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0302 	and.w	r3, r3, #2
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d063      	beq.n	80011ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010f2:	4b4c      	ldr	r3, [pc, #304]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f003 030c 	and.w	r3, r3, #12
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00b      	beq.n	8001116 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010fe:	4b49      	ldr	r3, [pc, #292]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 030c 	and.w	r3, r3, #12
 8001106:	2b08      	cmp	r3, #8
 8001108:	d11c      	bne.n	8001144 <HAL_RCC_OscConfig+0x18c>
 800110a:	4b46      	ldr	r3, [pc, #280]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d116      	bne.n	8001144 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001116:	4b43      	ldr	r3, [pc, #268]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d005      	beq.n	800112e <HAL_RCC_OscConfig+0x176>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d001      	beq.n	800112e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e1ba      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112e:	4b3d      	ldr	r3, [pc, #244]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	4939      	ldr	r1, [pc, #228]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800113e:	4313      	orrs	r3, r2
 8001140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001142:	e03a      	b.n	80011ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	691b      	ldr	r3, [r3, #16]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d020      	beq.n	800118e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800114c:	4b36      	ldr	r3, [pc, #216]	; (8001228 <HAL_RCC_OscConfig+0x270>)
 800114e:	2201      	movs	r2, #1
 8001150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001152:	f7ff fc97 	bl	8000a84 <HAL_GetTick>
 8001156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001158:	e008      	b.n	800116c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800115a:	f7ff fc93 	bl	8000a84 <HAL_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d901      	bls.n	800116c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e19b      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800116c:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0302 	and.w	r3, r3, #2
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0f0      	beq.n	800115a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001178:	4b2a      	ldr	r3, [pc, #168]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	4927      	ldr	r1, [pc, #156]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 8001188:	4313      	orrs	r3, r2
 800118a:	600b      	str	r3, [r1, #0]
 800118c:	e015      	b.n	80011ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800118e:	4b26      	ldr	r3, [pc, #152]	; (8001228 <HAL_RCC_OscConfig+0x270>)
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001194:	f7ff fc76 	bl	8000a84 <HAL_GetTick>
 8001198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800119c:	f7ff fc72 	bl	8000a84 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e17a      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ae:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d1f0      	bne.n	800119c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0308 	and.w	r3, r3, #8
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d03a      	beq.n	800123c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d019      	beq.n	8001202 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011ce:	4b17      	ldr	r3, [pc, #92]	; (800122c <HAL_RCC_OscConfig+0x274>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d4:	f7ff fc56 	bl	8000a84 <HAL_GetTick>
 80011d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011da:	e008      	b.n	80011ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011dc:	f7ff fc52 	bl	8000a84 <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e15a      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ee:	4b0d      	ldr	r3, [pc, #52]	; (8001224 <HAL_RCC_OscConfig+0x26c>)
 80011f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0f0      	beq.n	80011dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011fa:	2001      	movs	r0, #1
 80011fc:	f000 faa8 	bl	8001750 <RCC_Delay>
 8001200:	e01c      	b.n	800123c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <HAL_RCC_OscConfig+0x274>)
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001208:	f7ff fc3c 	bl	8000a84 <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800120e:	e00f      	b.n	8001230 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001210:	f7ff fc38 	bl	8000a84 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d908      	bls.n	8001230 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e140      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000
 8001228:	42420000 	.word	0x42420000
 800122c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001230:	4b9e      	ldr	r3, [pc, #632]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	f003 0302 	and.w	r3, r3, #2
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1e9      	bne.n	8001210 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 80a6 	beq.w	8001396 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800124a:	2300      	movs	r3, #0
 800124c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800124e:	4b97      	ldr	r3, [pc, #604]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d10d      	bne.n	8001276 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800125a:	4b94      	ldr	r3, [pc, #592]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	4a93      	ldr	r2, [pc, #588]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001264:	61d3      	str	r3, [r2, #28]
 8001266:	4b91      	ldr	r3, [pc, #580]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001272:	2301      	movs	r3, #1
 8001274:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001276:	4b8e      	ldr	r3, [pc, #568]	; (80014b0 <HAL_RCC_OscConfig+0x4f8>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800127e:	2b00      	cmp	r3, #0
 8001280:	d118      	bne.n	80012b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001282:	4b8b      	ldr	r3, [pc, #556]	; (80014b0 <HAL_RCC_OscConfig+0x4f8>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a8a      	ldr	r2, [pc, #552]	; (80014b0 <HAL_RCC_OscConfig+0x4f8>)
 8001288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800128c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800128e:	f7ff fbf9 	bl	8000a84 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001296:	f7ff fbf5 	bl	8000a84 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b64      	cmp	r3, #100	; 0x64
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e0fd      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a8:	4b81      	ldr	r3, [pc, #516]	; (80014b0 <HAL_RCC_OscConfig+0x4f8>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f0      	beq.n	8001296 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d106      	bne.n	80012ca <HAL_RCC_OscConfig+0x312>
 80012bc:	4b7b      	ldr	r3, [pc, #492]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	4a7a      	ldr	r2, [pc, #488]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	6213      	str	r3, [r2, #32]
 80012c8:	e02d      	b.n	8001326 <HAL_RCC_OscConfig+0x36e>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d10c      	bne.n	80012ec <HAL_RCC_OscConfig+0x334>
 80012d2:	4b76      	ldr	r3, [pc, #472]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	4a75      	ldr	r2, [pc, #468]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012d8:	f023 0301 	bic.w	r3, r3, #1
 80012dc:	6213      	str	r3, [r2, #32]
 80012de:	4b73      	ldr	r3, [pc, #460]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012e0:	6a1b      	ldr	r3, [r3, #32]
 80012e2:	4a72      	ldr	r2, [pc, #456]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012e4:	f023 0304 	bic.w	r3, r3, #4
 80012e8:	6213      	str	r3, [r2, #32]
 80012ea:	e01c      	b.n	8001326 <HAL_RCC_OscConfig+0x36e>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	2b05      	cmp	r3, #5
 80012f2:	d10c      	bne.n	800130e <HAL_RCC_OscConfig+0x356>
 80012f4:	4b6d      	ldr	r3, [pc, #436]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	4a6c      	ldr	r2, [pc, #432]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80012fa:	f043 0304 	orr.w	r3, r3, #4
 80012fe:	6213      	str	r3, [r2, #32]
 8001300:	4b6a      	ldr	r3, [pc, #424]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	4a69      	ldr	r2, [pc, #420]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	6213      	str	r3, [r2, #32]
 800130c:	e00b      	b.n	8001326 <HAL_RCC_OscConfig+0x36e>
 800130e:	4b67      	ldr	r3, [pc, #412]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	4a66      	ldr	r2, [pc, #408]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001314:	f023 0301 	bic.w	r3, r3, #1
 8001318:	6213      	str	r3, [r2, #32]
 800131a:	4b64      	ldr	r3, [pc, #400]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	4a63      	ldr	r2, [pc, #396]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001320:	f023 0304 	bic.w	r3, r3, #4
 8001324:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d015      	beq.n	800135a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800132e:	f7ff fba9 	bl	8000a84 <HAL_GetTick>
 8001332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001334:	e00a      	b.n	800134c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001336:	f7ff fba5 	bl	8000a84 <HAL_GetTick>
 800133a:	4602      	mov	r2, r0
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	f241 3288 	movw	r2, #5000	; 0x1388
 8001344:	4293      	cmp	r3, r2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e0ab      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800134c:	4b57      	ldr	r3, [pc, #348]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 800134e:	6a1b      	ldr	r3, [r3, #32]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0ee      	beq.n	8001336 <HAL_RCC_OscConfig+0x37e>
 8001358:	e014      	b.n	8001384 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135a:	f7ff fb93 	bl	8000a84 <HAL_GetTick>
 800135e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001360:	e00a      	b.n	8001378 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001362:	f7ff fb8f 	bl	8000a84 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001370:	4293      	cmp	r3, r2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e095      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001378:	4b4c      	ldr	r3, [pc, #304]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1ee      	bne.n	8001362 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001384:	7dfb      	ldrb	r3, [r7, #23]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d105      	bne.n	8001396 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800138a:	4b48      	ldr	r3, [pc, #288]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	4a47      	ldr	r2, [pc, #284]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001390:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001394:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	2b00      	cmp	r3, #0
 800139c:	f000 8081 	beq.w	80014a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013a0:	4b42      	ldr	r3, [pc, #264]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 030c 	and.w	r3, r3, #12
 80013a8:	2b08      	cmp	r3, #8
 80013aa:	d061      	beq.n	8001470 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d146      	bne.n	8001442 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013b4:	4b3f      	ldr	r3, [pc, #252]	; (80014b4 <HAL_RCC_OscConfig+0x4fc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ba:	f7ff fb63 	bl	8000a84 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c2:	f7ff fb5f 	bl	8000a84 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e067      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013d4:	4b35      	ldr	r3, [pc, #212]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d1f0      	bne.n	80013c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6a1b      	ldr	r3, [r3, #32]
 80013e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013e8:	d108      	bne.n	80013fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013ea:	4b30      	ldr	r3, [pc, #192]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	492d      	ldr	r1, [pc, #180]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80013f8:	4313      	orrs	r3, r2
 80013fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013fc:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a19      	ldr	r1, [r3, #32]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140c:	430b      	orrs	r3, r1
 800140e:	4927      	ldr	r1, [pc, #156]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001410:	4313      	orrs	r3, r2
 8001412:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001414:	4b27      	ldr	r3, [pc, #156]	; (80014b4 <HAL_RCC_OscConfig+0x4fc>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141a:	f7ff fb33 	bl	8000a84 <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001420:	e008      	b.n	8001434 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001422:	f7ff fb2f 	bl	8000a84 <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e037      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001434:	4b1d      	ldr	r3, [pc, #116]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d0f0      	beq.n	8001422 <HAL_RCC_OscConfig+0x46a>
 8001440:	e02f      	b.n	80014a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001442:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <HAL_RCC_OscConfig+0x4fc>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fb1c 	bl	8000a84 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001450:	f7ff fb18 	bl	8000a84 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e020      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x498>
 800146e:	e018      	b.n	80014a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d101      	bne.n	800147c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e013      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800147c:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <HAL_RCC_OscConfig+0x4f4>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	429a      	cmp	r2, r3
 800148e:	d106      	bne.n	800149e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800149a:	429a      	cmp	r2, r3
 800149c:	d001      	beq.n	80014a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3718      	adds	r7, #24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40007000 	.word	0x40007000
 80014b4:	42420060 	.word	0x42420060

080014b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d101      	bne.n	80014cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e0d0      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014cc:	4b6a      	ldr	r3, [pc, #424]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d910      	bls.n	80014fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014da:	4b67      	ldr	r3, [pc, #412]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f023 0207 	bic.w	r2, r3, #7
 80014e2:	4965      	ldr	r1, [pc, #404]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ea:	4b63      	ldr	r3, [pc, #396]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	683a      	ldr	r2, [r7, #0]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d001      	beq.n	80014fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e0b8      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	2b00      	cmp	r3, #0
 8001506:	d020      	beq.n	800154a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0304 	and.w	r3, r3, #4
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001514:	4b59      	ldr	r3, [pc, #356]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	4a58      	ldr	r2, [pc, #352]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 800151a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800151e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0308 	and.w	r3, r3, #8
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800152c:	4b53      	ldr	r3, [pc, #332]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	4a52      	ldr	r2, [pc, #328]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001532:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001536:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001538:	4b50      	ldr	r3, [pc, #320]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	494d      	ldr	r1, [pc, #308]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001546:	4313      	orrs	r3, r2
 8001548:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	2b00      	cmp	r3, #0
 8001554:	d040      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d107      	bne.n	800156e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155e:	4b47      	ldr	r3, [pc, #284]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d115      	bne.n	8001596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e07f      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	2b02      	cmp	r3, #2
 8001574:	d107      	bne.n	8001586 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001576:	4b41      	ldr	r3, [pc, #260]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d109      	bne.n	8001596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e073      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001586:	4b3d      	ldr	r3, [pc, #244]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e06b      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001596:	4b39      	ldr	r3, [pc, #228]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f023 0203 	bic.w	r2, r3, #3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	4936      	ldr	r1, [pc, #216]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a8:	f7ff fa6c 	bl	8000a84 <HAL_GetTick>
 80015ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015b0:	f7ff fa68 	bl	8000a84 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e053      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015c6:	4b2d      	ldr	r3, [pc, #180]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f003 020c 	and.w	r2, r3, #12
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d1eb      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d8:	4b27      	ldr	r3, [pc, #156]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0307 	and.w	r3, r3, #7
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d210      	bcs.n	8001608 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e6:	4b24      	ldr	r3, [pc, #144]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f023 0207 	bic.w	r2, r3, #7
 80015ee:	4922      	ldr	r1, [pc, #136]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015f6:	4b20      	ldr	r3, [pc, #128]	; (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	683a      	ldr	r2, [r7, #0]
 8001600:	429a      	cmp	r2, r3
 8001602:	d001      	beq.n	8001608 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e032      	b.n	800166e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	2b00      	cmp	r3, #0
 8001612:	d008      	beq.n	8001626 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001614:	4b19      	ldr	r3, [pc, #100]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	4916      	ldr	r1, [pc, #88]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001622:	4313      	orrs	r3, r2
 8001624:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0308 	and.w	r3, r3, #8
 800162e:	2b00      	cmp	r3, #0
 8001630:	d009      	beq.n	8001646 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001632:	4b12      	ldr	r3, [pc, #72]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	490e      	ldr	r1, [pc, #56]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001642:	4313      	orrs	r3, r2
 8001644:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001646:	f000 f821 	bl	800168c <HAL_RCC_GetSysClockFreq>
 800164a:	4601      	mov	r1, r0
 800164c:	4b0b      	ldr	r3, [pc, #44]	; (800167c <HAL_RCC_ClockConfig+0x1c4>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <HAL_RCC_ClockConfig+0x1c8>)
 8001658:	5cd3      	ldrb	r3, [r2, r3]
 800165a:	fa21 f303 	lsr.w	r3, r1, r3
 800165e:	4a09      	ldr	r2, [pc, #36]	; (8001684 <HAL_RCC_ClockConfig+0x1cc>)
 8001660:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <HAL_RCC_ClockConfig+0x1d0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff f9ca 	bl	8000a00 <HAL_InitTick>

  return HAL_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40022000 	.word	0x40022000
 800167c:	40021000 	.word	0x40021000
 8001680:	0800196c 	.word	0x0800196c
 8001684:	20000000 	.word	0x20000000
 8001688:	20000004 	.word	0x20000004

0800168c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800168c:	b490      	push	{r4, r7}
 800168e:	b08a      	sub	sp, #40	; 0x28
 8001690:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001692:	4b2a      	ldr	r3, [pc, #168]	; (800173c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001694:	1d3c      	adds	r4, r7, #4
 8001696:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001698:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800169c:	4b28      	ldr	r3, [pc, #160]	; (8001740 <HAL_RCC_GetSysClockFreq+0xb4>)
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
 80016a6:	2300      	movs	r3, #0
 80016a8:	61bb      	str	r3, [r7, #24]
 80016aa:	2300      	movs	r3, #0
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016b6:	4b23      	ldr	r3, [pc, #140]	; (8001744 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	f003 030c 	and.w	r3, r3, #12
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	d002      	beq.n	80016cc <HAL_RCC_GetSysClockFreq+0x40>
 80016c6:	2b08      	cmp	r3, #8
 80016c8:	d003      	beq.n	80016d2 <HAL_RCC_GetSysClockFreq+0x46>
 80016ca:	e02d      	b.n	8001728 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016cc:	4b1e      	ldr	r3, [pc, #120]	; (8001748 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016ce:	623b      	str	r3, [r7, #32]
      break;
 80016d0:	e02d      	b.n	800172e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	0c9b      	lsrs	r3, r3, #18
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016de:	4413      	add	r3, r2
 80016e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80016e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d013      	beq.n	8001718 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016f0:	4b14      	ldr	r3, [pc, #80]	; (8001744 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	0c5b      	lsrs	r3, r3, #17
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016fe:	4413      	add	r3, r2
 8001700:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001704:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	4a0f      	ldr	r2, [pc, #60]	; (8001748 <HAL_RCC_GetSysClockFreq+0xbc>)
 800170a:	fb02 f203 	mul.w	r2, r2, r3
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	fbb2 f3f3 	udiv	r3, r2, r3
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
 8001716:	e004      	b.n	8001722 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	4a0c      	ldr	r2, [pc, #48]	; (800174c <HAL_RCC_GetSysClockFreq+0xc0>)
 800171c:	fb02 f303 	mul.w	r3, r2, r3
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	623b      	str	r3, [r7, #32]
      break;
 8001726:	e002      	b.n	800172e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001728:	4b07      	ldr	r3, [pc, #28]	; (8001748 <HAL_RCC_GetSysClockFreq+0xbc>)
 800172a:	623b      	str	r3, [r7, #32]
      break;
 800172c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800172e:	6a3b      	ldr	r3, [r7, #32]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3728      	adds	r7, #40	; 0x28
 8001734:	46bd      	mov	sp, r7
 8001736:	bc90      	pop	{r4, r7}
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	08001958 	.word	0x08001958
 8001740:	08001968 	.word	0x08001968
 8001744:	40021000 	.word	0x40021000
 8001748:	007a1200 	.word	0x007a1200
 800174c:	003d0900 	.word	0x003d0900

08001750 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001758:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <RCC_Delay+0x34>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <RCC_Delay+0x38>)
 800175e:	fba2 2303 	umull	r2, r3, r2, r3
 8001762:	0a5b      	lsrs	r3, r3, #9
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	fb02 f303 	mul.w	r3, r2, r3
 800176a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800176c:	bf00      	nop
  }
  while (Delay --);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	1e5a      	subs	r2, r3, #1
 8001772:	60fa      	str	r2, [r7, #12]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d1f9      	bne.n	800176c <RCC_Delay+0x1c>
}
 8001778:	bf00      	nop
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000000 	.word	0x20000000
 8001788:	10624dd3 	.word	0x10624dd3

0800178c <__errno>:
 800178c:	4b01      	ldr	r3, [pc, #4]	; (8001794 <__errno+0x8>)
 800178e:	6818      	ldr	r0, [r3, #0]
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	2000000c 	.word	0x2000000c

08001798 <__libc_init_array>:
 8001798:	b570      	push	{r4, r5, r6, lr}
 800179a:	2500      	movs	r5, #0
 800179c:	4e0c      	ldr	r6, [pc, #48]	; (80017d0 <__libc_init_array+0x38>)
 800179e:	4c0d      	ldr	r4, [pc, #52]	; (80017d4 <__libc_init_array+0x3c>)
 80017a0:	1ba4      	subs	r4, r4, r6
 80017a2:	10a4      	asrs	r4, r4, #2
 80017a4:	42a5      	cmp	r5, r4
 80017a6:	d109      	bne.n	80017bc <__libc_init_array+0x24>
 80017a8:	f000 f8ca 	bl	8001940 <_init>
 80017ac:	2500      	movs	r5, #0
 80017ae:	4e0a      	ldr	r6, [pc, #40]	; (80017d8 <__libc_init_array+0x40>)
 80017b0:	4c0a      	ldr	r4, [pc, #40]	; (80017dc <__libc_init_array+0x44>)
 80017b2:	1ba4      	subs	r4, r4, r6
 80017b4:	10a4      	asrs	r4, r4, #2
 80017b6:	42a5      	cmp	r5, r4
 80017b8:	d105      	bne.n	80017c6 <__libc_init_array+0x2e>
 80017ba:	bd70      	pop	{r4, r5, r6, pc}
 80017bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017c0:	4798      	blx	r3
 80017c2:	3501      	adds	r5, #1
 80017c4:	e7ee      	b.n	80017a4 <__libc_init_array+0xc>
 80017c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017ca:	4798      	blx	r3
 80017cc:	3501      	adds	r5, #1
 80017ce:	e7f2      	b.n	80017b6 <__libc_init_array+0x1e>
 80017d0:	0800197c 	.word	0x0800197c
 80017d4:	0800197c 	.word	0x0800197c
 80017d8:	0800197c 	.word	0x0800197c
 80017dc:	08001980 	.word	0x08001980

080017e0 <memset>:
 80017e0:	4603      	mov	r3, r0
 80017e2:	4402      	add	r2, r0
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d100      	bne.n	80017ea <memset+0xa>
 80017e8:	4770      	bx	lr
 80017ea:	f803 1b01 	strb.w	r1, [r3], #1
 80017ee:	e7f9      	b.n	80017e4 <memset+0x4>

080017f0 <rand>:
 80017f0:	b538      	push	{r3, r4, r5, lr}
 80017f2:	4b13      	ldr	r3, [pc, #76]	; (8001840 <rand+0x50>)
 80017f4:	681c      	ldr	r4, [r3, #0]
 80017f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017f8:	b97b      	cbnz	r3, 800181a <rand+0x2a>
 80017fa:	2018      	movs	r0, #24
 80017fc:	f000 f82c 	bl	8001858 <malloc>
 8001800:	4a10      	ldr	r2, [pc, #64]	; (8001844 <rand+0x54>)
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <rand+0x58>)
 8001804:	63a0      	str	r0, [r4, #56]	; 0x38
 8001806:	e9c0 2300 	strd	r2, r3, [r0]
 800180a:	4b10      	ldr	r3, [pc, #64]	; (800184c <rand+0x5c>)
 800180c:	2201      	movs	r2, #1
 800180e:	6083      	str	r3, [r0, #8]
 8001810:	230b      	movs	r3, #11
 8001812:	8183      	strh	r3, [r0, #12]
 8001814:	2300      	movs	r3, #0
 8001816:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800181a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800181c:	480c      	ldr	r0, [pc, #48]	; (8001850 <rand+0x60>)
 800181e:	690a      	ldr	r2, [r1, #16]
 8001820:	694b      	ldr	r3, [r1, #20]
 8001822:	4350      	muls	r0, r2
 8001824:	4c0b      	ldr	r4, [pc, #44]	; (8001854 <rand+0x64>)
 8001826:	fb04 0003 	mla	r0, r4, r3, r0
 800182a:	fba2 2304 	umull	r2, r3, r2, r4
 800182e:	4403      	add	r3, r0
 8001830:	1c54      	adds	r4, r2, #1
 8001832:	f143 0500 	adc.w	r5, r3, #0
 8001836:	e9c1 4504 	strd	r4, r5, [r1, #16]
 800183a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800183e:	bd38      	pop	{r3, r4, r5, pc}
 8001840:	2000000c 	.word	0x2000000c
 8001844:	abcd330e 	.word	0xabcd330e
 8001848:	e66d1234 	.word	0xe66d1234
 800184c:	0005deec 	.word	0x0005deec
 8001850:	5851f42d 	.word	0x5851f42d
 8001854:	4c957f2d 	.word	0x4c957f2d

08001858 <malloc>:
 8001858:	4b02      	ldr	r3, [pc, #8]	; (8001864 <malloc+0xc>)
 800185a:	4601      	mov	r1, r0
 800185c:	6818      	ldr	r0, [r3, #0]
 800185e:	f000 b803 	b.w	8001868 <_malloc_r>
 8001862:	bf00      	nop
 8001864:	2000000c 	.word	0x2000000c

08001868 <_malloc_r>:
 8001868:	b570      	push	{r4, r5, r6, lr}
 800186a:	1ccd      	adds	r5, r1, #3
 800186c:	f025 0503 	bic.w	r5, r5, #3
 8001870:	3508      	adds	r5, #8
 8001872:	2d0c      	cmp	r5, #12
 8001874:	bf38      	it	cc
 8001876:	250c      	movcc	r5, #12
 8001878:	2d00      	cmp	r5, #0
 800187a:	4606      	mov	r6, r0
 800187c:	db01      	blt.n	8001882 <_malloc_r+0x1a>
 800187e:	42a9      	cmp	r1, r5
 8001880:	d903      	bls.n	800188a <_malloc_r+0x22>
 8001882:	230c      	movs	r3, #12
 8001884:	6033      	str	r3, [r6, #0]
 8001886:	2000      	movs	r0, #0
 8001888:	bd70      	pop	{r4, r5, r6, pc}
 800188a:	f000 f857 	bl	800193c <__malloc_lock>
 800188e:	4a21      	ldr	r2, [pc, #132]	; (8001914 <_malloc_r+0xac>)
 8001890:	6814      	ldr	r4, [r2, #0]
 8001892:	4621      	mov	r1, r4
 8001894:	b991      	cbnz	r1, 80018bc <_malloc_r+0x54>
 8001896:	4c20      	ldr	r4, [pc, #128]	; (8001918 <_malloc_r+0xb0>)
 8001898:	6823      	ldr	r3, [r4, #0]
 800189a:	b91b      	cbnz	r3, 80018a4 <_malloc_r+0x3c>
 800189c:	4630      	mov	r0, r6
 800189e:	f000 f83d 	bl	800191c <_sbrk_r>
 80018a2:	6020      	str	r0, [r4, #0]
 80018a4:	4629      	mov	r1, r5
 80018a6:	4630      	mov	r0, r6
 80018a8:	f000 f838 	bl	800191c <_sbrk_r>
 80018ac:	1c43      	adds	r3, r0, #1
 80018ae:	d124      	bne.n	80018fa <_malloc_r+0x92>
 80018b0:	230c      	movs	r3, #12
 80018b2:	4630      	mov	r0, r6
 80018b4:	6033      	str	r3, [r6, #0]
 80018b6:	f000 f842 	bl	800193e <__malloc_unlock>
 80018ba:	e7e4      	b.n	8001886 <_malloc_r+0x1e>
 80018bc:	680b      	ldr	r3, [r1, #0]
 80018be:	1b5b      	subs	r3, r3, r5
 80018c0:	d418      	bmi.n	80018f4 <_malloc_r+0x8c>
 80018c2:	2b0b      	cmp	r3, #11
 80018c4:	d90f      	bls.n	80018e6 <_malloc_r+0x7e>
 80018c6:	600b      	str	r3, [r1, #0]
 80018c8:	18cc      	adds	r4, r1, r3
 80018ca:	50cd      	str	r5, [r1, r3]
 80018cc:	4630      	mov	r0, r6
 80018ce:	f000 f836 	bl	800193e <__malloc_unlock>
 80018d2:	f104 000b 	add.w	r0, r4, #11
 80018d6:	1d23      	adds	r3, r4, #4
 80018d8:	f020 0007 	bic.w	r0, r0, #7
 80018dc:	1ac3      	subs	r3, r0, r3
 80018de:	d0d3      	beq.n	8001888 <_malloc_r+0x20>
 80018e0:	425a      	negs	r2, r3
 80018e2:	50e2      	str	r2, [r4, r3]
 80018e4:	e7d0      	b.n	8001888 <_malloc_r+0x20>
 80018e6:	684b      	ldr	r3, [r1, #4]
 80018e8:	428c      	cmp	r4, r1
 80018ea:	bf16      	itet	ne
 80018ec:	6063      	strne	r3, [r4, #4]
 80018ee:	6013      	streq	r3, [r2, #0]
 80018f0:	460c      	movne	r4, r1
 80018f2:	e7eb      	b.n	80018cc <_malloc_r+0x64>
 80018f4:	460c      	mov	r4, r1
 80018f6:	6849      	ldr	r1, [r1, #4]
 80018f8:	e7cc      	b.n	8001894 <_malloc_r+0x2c>
 80018fa:	1cc4      	adds	r4, r0, #3
 80018fc:	f024 0403 	bic.w	r4, r4, #3
 8001900:	42a0      	cmp	r0, r4
 8001902:	d005      	beq.n	8001910 <_malloc_r+0xa8>
 8001904:	1a21      	subs	r1, r4, r0
 8001906:	4630      	mov	r0, r6
 8001908:	f000 f808 	bl	800191c <_sbrk_r>
 800190c:	3001      	adds	r0, #1
 800190e:	d0cf      	beq.n	80018b0 <_malloc_r+0x48>
 8001910:	6025      	str	r5, [r4, #0]
 8001912:	e7db      	b.n	80018cc <_malloc_r+0x64>
 8001914:	20000090 	.word	0x20000090
 8001918:	20000094 	.word	0x20000094

0800191c <_sbrk_r>:
 800191c:	b538      	push	{r3, r4, r5, lr}
 800191e:	2300      	movs	r3, #0
 8001920:	4c05      	ldr	r4, [pc, #20]	; (8001938 <_sbrk_r+0x1c>)
 8001922:	4605      	mov	r5, r0
 8001924:	4608      	mov	r0, r1
 8001926:	6023      	str	r3, [r4, #0]
 8001928:	f7fe fff2 	bl	8000910 <_sbrk>
 800192c:	1c43      	adds	r3, r0, #1
 800192e:	d102      	bne.n	8001936 <_sbrk_r+0x1a>
 8001930:	6823      	ldr	r3, [r4, #0]
 8001932:	b103      	cbz	r3, 8001936 <_sbrk_r+0x1a>
 8001934:	602b      	str	r3, [r5, #0]
 8001936:	bd38      	pop	{r3, r4, r5, pc}
 8001938:	200000ac 	.word	0x200000ac

0800193c <__malloc_lock>:
 800193c:	4770      	bx	lr

0800193e <__malloc_unlock>:
 800193e:	4770      	bx	lr

08001940 <_init>:
 8001940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001942:	bf00      	nop
 8001944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001946:	bc08      	pop	{r3}
 8001948:	469e      	mov	lr, r3
 800194a:	4770      	bx	lr

0800194c <_fini>:
 800194c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800194e:	bf00      	nop
 8001950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001952:	bc08      	pop	{r3}
 8001954:	469e      	mov	lr, r3
 8001956:	4770      	bx	lr
