#ifndef NVDLA_PDP_HEADER
#define NVDLA_PDP_HEADER
#define PDP_S_STATUS 0xd000
#define PDP_S_POINTER 0xd004
#define PDP_D_OP_ENABLE 0xd008
#define PDP_D_DATA_CUBE_IN_WIDTH 0xd00c
#define PDP_D_DATA_CUBE_IN_HEIGHT 0xd010
#define PDP_D_DATA_CUBE_IN_CHANNEL 0xd014
#define PDP_D_DATA_CUBE_OUT_WIDTH 0xd018
#define PDP_D_DATA_CUBE_OUT_HEIGHT 0xd01c
#define PDP_D_DATA_CUBE_OUT_CHANNEL 0xd020
#define PDP_D_OPERATION_MODE_CFG 0xd024
#define PDP_D_NAN_FLUSH_TO_ZERO 0xd028
#define PDP_D_PARTIAL_WIDTH_IN 0xd02c
#define PDP_D_PARTIAL_WIDTH_OUT 0xd030
#define PDP_D_POOLING_KERNEL_CFG 0xd034
#define PDP_D_RECIP_KERNEL_WIDTH 0xd038
#define PDP_D_RECIP_KERNEL_HEIGHT 0xd03c
#define PDP_D_POOLING_PADDING_CFG 0xd040
#define PDP_D_POOLING_PADDING_VALUE_1_CFG 0xd044
#define PDP_D_POOLING_PADDING_VALUE_2_CFG 0xd048
#define PDP_D_POOLING_PADDING_VALUE_3_CFG 0xd04c
#define PDP_D_POOLING_PADDING_VALUE_4_CFG 0xd050
#define PDP_D_POOLING_PADDING_VALUE_5_CFG 0xd054
#define PDP_D_POOLING_PADDING_VALUE_6_CFG 0xd058
#define PDP_D_POOLING_PADDING_VALUE_7_CFG 0xd05c
#define PDP_D_SRC_BASE_ADDR_LOW 0xd060
#define PDP_D_SRC_BASE_ADDR_HIGH 0xd064
#define PDP_D_SRC_LINE_STRIDE 0xd068
#define PDP_D_SRC_SURFACE_STRIDE 0xd06c
#define PDP_D_DST_BASE_ADDR_LOW 0xd070
#define PDP_D_DST_BASE_ADDR_HIGH 0xd074
#define PDP_D_DST_LINE_STRIDE 0xd078
#define PDP_D_DST_SURFACE_STRIDE 0xd07c
#define PDP_D_DST_RAM_CFG 0xd080
#define PDP_D_DATA_FORMAT 0xd084
#define PDP_D_INF_INPUT_NUM 0xd088
#define PDP_D_NAN_INPUT_NUM 0xd08c
#define PDP_D_NAN_OUTPUT_NUM 0xd090
#define PDP_D_PERF_ENABLE 0xd094
#define PDP_D_PERF_WRITE_STALL 0xd098
#endif
