

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Tue Apr 11 14:24:23 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        sha256
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.65|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  435|  435|  435|  435|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        |- Loop 2  |  192|  192|         4|          -|          -|    48|    no    |
        |- Loop 3  |  192|  192|         3|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1151|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    568|
|Register         |        -|      -|     782|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     782|   1719|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    |k_U    |sha256_transform_k  |        1|  0|   0|    64|   32|     1|         2048|
    |m_U    |sha256_transform_m  |        2|  0|   0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                    |        3|  0|   0|   128|   64|     2|         4096|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |a_fu_1068_p2           |     +    |      0|  0|   5|          32|          32|
    |ctx_state_1_fu_887_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_2_fu_892_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_3_fu_897_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_4_fu_902_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_5_fu_907_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_6_fu_912_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_7_fu_917_p2  |     +    |      0|  0|  32|          32|          32|
    |ctx_state_fu_882_p2    |     +    |      0|  0|  32|          32|          32|
    |e_fu_1059_p2           |     +    |      0|  0|  32|          32|          32|
    |i_3_fu_720_p2          |     +    |      0|  0|   7|           1|           7|
    |i_4_fu_732_p2          |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_466_p2          |     +    |      0|  0|   7|           3|           7|
    |m_d1                   |     +    |      0|  0|   5|          32|          32|
    |t1_fu_976_p2           |     +    |      0|  0|   5|          32|          32|
    |tmp10_fu_852_p2        |     +    |      0|  0|   5|          32|          32|
    |tmp11_fu_846_p2        |     +    |      0|  0|   5|          32|          32|
    |tmp13_fu_1064_p2       |     +    |      0|  0|   5|          32|          32|
    |tmp4_fu_704_p2         |     +    |      0|  0|   5|          32|          32|
    |tmp5_fu_698_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_970_p2         |     +    |      0|  0|   5|          32|          32|
    |tmp_10_fu_514_p2       |     +    |      0|  0|   7|           3|           7|
    |tmp_21_fu_525_p2       |     +    |      0|  0|   7|           4|           7|
    |tmp_23_fu_536_p2       |     +    |      0|  0|   7|           5|           7|
    |tmp_34_fu_547_p2       |     +    |      0|  0|   7|           6|           7|
    |tmp_9_fu_440_p2        |     +    |      0|  0|   5|           5|           1|
    |tmp_49_fu_816_p2       |    and   |      0|  0|  44|          32|          32|
    |tmp_51_fu_828_p2       |    and   |      0|  0|  44|          32|          32|
    |tmp_65_fu_864_p2       |    and   |      0|  0|  44|          32|          32|
    |tmp_66_fu_870_p2       |    and   |      0|  0|  44|          32|          32|
    |exitcond_fu_508_p2     |   icmp   |      0|  0|   3|           7|           8|
    |tmp_38_fu_726_p2       |   icmp   |      0|  0|   3|           7|           8|
    |tmp_fu_434_p2          |   icmp   |      0|  0|   3|           5|           6|
    |tmp_1_fu_455_p2        |    or    |      0|  0|   8|           6|           1|
    |tmp_3_fu_482_p2        |    or    |      0|  0|   8|           6|           2|
    |tmp_5_fu_472_p2        |    or    |      0|  0|   8|           6|           2|
    |tmp12_fu_1047_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp2_fu_616_p2         |    xor   |      0|  0|  44|          32|          32|
    |tmp3_fu_686_p2         |    xor   |      0|  0|  44|          32|          32|
    |tmp6_fu_804_p2         |    xor   |      0|  0|  44|          32|          32|
    |tmp_20_fu_622_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_33_fu_692_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_48_fu_810_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_50_fu_822_p2       |    xor   |      0|  0|  44|          32|           2|
    |tmp_52_fu_834_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_63_fu_1053_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp_64_fu_858_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_67_fu_876_p2       |    xor   |      0|  0|  44|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1151|        1159|        1129|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   6|         12|    1|         12|
    |ap_return_0    |  32|          2|   32|         64|
    |ap_return_1    |  32|          2|   32|         64|
    |ap_return_2    |  32|          2|   32|         64|
    |ap_return_3    |  32|          2|   32|         64|
    |ap_return_4    |  32|          2|   32|         64|
    |ap_return_5    |  32|          2|   32|         64|
    |ap_return_6    |  32|          2|   32|         64|
    |ap_return_7    |  32|          2|   32|         64|
    |b_reg_408      |  32|          2|   32|         64|
    |c_reg_397      |  32|          2|   32|         64|
    |d1_reg_376     |  32|          2|   32|         64|
    |d_reg_386      |  32|          2|   32|         64|
    |data_address0  |   6|          3|    6|         18|
    |data_address1  |   6|          3|    6|         18|
    |f_reg_365      |  32|          2|   32|         64|
    |g_reg_354      |  32|          2|   32|         64|
    |h1_reg_334     |  32|          2|   32|         64|
    |h_reg_343      |  32|          2|   32|         64|
    |i_1_reg_322    |   7|          2|    7|         14|
    |i_2_reg_419    |   7|          2|    7|         14|
    |i_reg_299      |   5|          2|    5|         10|
    |j_reg_311      |   7|          2|    7|         14|
    |m_address0     |   6|          5|    6|         30|
    |m_address1     |   6|          4|    6|         24|
    +---------------+----+-----------+-----+-----------+
    |Total          | 568|         67|  563|       1178|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  11|   0|   11|          0|
    |ap_return_0_preg      |  32|   0|   32|          0|
    |ap_return_1_preg      |  32|   0|   32|          0|
    |ap_return_2_preg      |  32|   0|   32|          0|
    |ap_return_3_preg      |  32|   0|   32|          0|
    |ap_return_4_preg      |  32|   0|   32|          0|
    |ap_return_5_preg      |  32|   0|   32|          0|
    |ap_return_6_preg      |  32|   0|   32|          0|
    |ap_return_7_preg      |  32|   0|   32|          0|
    |b_reg_408             |  32|   0|   32|          0|
    |c_reg_397             |  32|   0|   32|          0|
    |d1_reg_376            |  32|   0|   32|          0|
    |d_reg_386             |  32|   0|   32|          0|
    |data_load_1_reg_1156  |   8|   0|    8|          0|
    |data_load_reg_1151    |   8|   0|    8|          0|
    |f_reg_365             |  32|   0|   32|          0|
    |g_reg_354             |  32|   0|   32|          0|
    |h1_reg_334            |  32|   0|   32|          0|
    |h_reg_343             |  32|   0|   32|          0|
    |i_1_reg_322           |   7|   0|    7|          0|
    |i_2_reg_419           |   7|   0|    7|          0|
    |i_4_reg_1212          |   7|   0|    7|          0|
    |i_reg_299             |   5|   0|    5|          0|
    |j_1_reg_1146          |   7|   0|    7|          0|
    |j_reg_311             |   7|   0|    7|          0|
    |m_load_1_reg_1184     |  32|   0|   32|          0|
    |reg_430               |  32|   0|   32|          0|
    |t1_reg_1237           |  32|   0|   32|          0|
    |tmp10_reg_1227        |  32|   0|   32|          0|
    |tmp5_reg_1199         |  32|   0|   32|          0|
    |tmp_13_reg_1135       |   6|   0|    6|          0|
    |tmp_67_reg_1232       |  32|   0|   32|          0|
    |tmp_9_reg_1125        |   5|   0|    5|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 782|   0|  782|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_return_0       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_1       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_2       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_3       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_4       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_5       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_6       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_7       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ctx_state_0_read  |  in |   32|   ap_none  | ctx_state_0_read |    scalar    |
|ctx_state_1_read  |  in |   32|   ap_none  | ctx_state_1_read |    scalar    |
|ctx_state_2_read  |  in |   32|   ap_none  | ctx_state_2_read |    scalar    |
|ctx_state_3_read  |  in |   32|   ap_none  | ctx_state_3_read |    scalar    |
|ctx_state_4_read  |  in |   32|   ap_none  | ctx_state_4_read |    scalar    |
|ctx_state_5_read  |  in |   32|   ap_none  | ctx_state_5_read |    scalar    |
|ctx_state_6_read  |  in |   32|   ap_none  | ctx_state_6_read |    scalar    |
|ctx_state_7_read  |  in |   32|   ap_none  | ctx_state_7_read |    scalar    |
|data_address0     | out |    6|  ap_memory |       data       |     array    |
|data_ce0          | out |    1|  ap_memory |       data       |     array    |
|data_q0           |  in |    8|  ap_memory |       data       |     array    |
|data_address1     | out |    6|  ap_memory |       data       |     array    |
|data_ce1          | out |    1|  ap_memory |       data       |     array    |
|data_q1           |  in |    8|  ap_memory |       data       |     array    |
+------------------+-----+-----+------------+------------------+--------------+

