{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611784534377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611784534381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 27 16:55:34 2021 " "Processing started: Wed Jan 27 16:55:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611784534381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784534381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784534381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611784534809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611784534809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/trap_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/trap_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TRAP_INT " "Found entity 1: TRAP_INT" {  } { { "../core/trap_int.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/trap_int.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/trap_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/trap_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trap_unit " "Found entity 1: trap_unit" {  } { { "../core/trap_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/minfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/minfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minfo " "Found entity 1: minfo" {  } { { "../core/minfo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/minfo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/event_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/event_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EVENT_INT " "Found entity 1: EVENT_INT" {  } { { "../core/event_int.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/event_int.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/mcounters.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/mcounters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcounters " "Found entity 1: mcounters" {  } { { "../core/mcounters.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/mcounters.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../core/timer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/timer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/csr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/csr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_unit " "Found entity 1: csr_unit" {  } { { "../core/csr_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/zeltasoc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/zeltasoc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeltaSoC " "Found entity 1: ZeltaSoC" {  } { { "../core/ZeltaSoC.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debug_def.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/debug_def.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_slave.sv(104) " "Verilog HDL information at uart_slave.sv(104): always construct contains both blocking and non-blocking assignments" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611784540816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/uart_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/uart_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_slave " "Found entity 1: uart_slave" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone_arbitrer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone_arbitrer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_arbitrer " "Found entity 1: wishbone_arbitrer" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.sv(196) " "Verilog HDL information at memory_access.sv(196): always construct contains both blocking and non-blocking assignments" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611784540821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_BUS_STATE data_bus_state memory_access.sv(190) " "Verilog HDL Declaration information at memory_access.sv(190): object \"DATA_BUS_STATE\" differs only in case from object \"data_bus_state\" in the same scope" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611784540821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../core/decode.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "../core/global_pkg.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fetch_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stm " "Found entity 1: fetch_stm" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../core/vga.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../core/vga_controller.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/console.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cross_bar.sv(59) " "Verilog HDL information at cross_bar.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611784540841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB4 " "Found entity 1: WB4" {  } { { "../core/wishbone.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../core/regfile.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784540853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784540853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ZeltaSoC " "Elaborating entity \"ZeltaSoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611784541009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_rst\"" {  } { { "../core/ZeltaSoC.sv" "debounce_rst" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB4 WB4:inst_bus " "Elaborating entity \"WB4\" for hierarchy \"WB4:inst_bus\"" {  } { { "../core/ZeltaSoC.sv" "inst_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_bar cross_bar:cross_bar_0 " "Elaborating entity \"cross_bar\" for hierarchy \"cross_bar:cross_bar_0\"" {  } { { "../core/ZeltaSoC.sv" "cross_bar_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_arbitrer wishbone_arbitrer:wishbone_arbitrer_0 " "Elaborating entity \"wishbone_arbitrer\" for hierarchy \"wishbone_arbitrer:wishbone_arbitrer_0\"" {  } { { "../core/ZeltaSoC.sv" "wishbone_arbitrer_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wishbone_arbitrer.sv(21) " "Verilog HDL assignment warning at wishbone_arbitrer.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784541127 "|ZeltaSoC|wishbone_arbitrer:wishbone_arbitrer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wishbone_arbitrer.sv(22) " "Verilog HDL assignment warning at wishbone_arbitrer.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784541127 "|ZeltaSoC|wishbone_arbitrer:wishbone_arbitrer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer_0\"" {  } { { "../core/ZeltaSoC.sv" "timer_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 timer.sv(35) " "Verilog HDL assignment warning at timer.sv(35): truncated value with size 64 to match size of target (32)" {  } { { "../core/timer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/timer.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784541129 "|ZeltaSoC|timer:timer_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "timer.sv(47) " "SystemVerilog warning at timer.sv(47): unique or priority keyword makes case statement complete" {  } { { "../core/timer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/timer.sv" 47 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1611784541129 "|ZeltaSoC|timer:timer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.sv(67) " "Verilog HDL assignment warning at timer.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "../core/timer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/timer.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784541130 "|ZeltaSoC|timer:timer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:MEMORY_RAM " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:MEMORY_RAM\"" {  } { { "../core/ZeltaSoC.sv" "MEMORY_RAM" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram_wb:MEMORY_RAM\|ram:RAM_0 " "Elaborating entity \"ram\" for hierarchy \"ram_wb:MEMORY_RAM\|ram:RAM_0\"" {  } { { "../core/ram_wb.sv" "RAM_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784541170 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Init memory ram.sv(40) " "Verilog HDL Display System Task info at ram.sv(40): Init memory" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784541574 "|ZeltaSoC|ram_wb:MEMORY_RAM|ram:RAM_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "280 0 65535 ram.sv(46) " "Verilog HDL warning at ram.sv(46): number of words (280) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1611784541585 "|ZeltaSoC|ram_wb:MEMORY_RAM|ram:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_slave uart_slave:uart_slave_0 " "Elaborating entity \"uart_slave\" for hierarchy \"uart_slave:uart_slave_0\"" {  } { { "../core/ZeltaSoC.sv" "uart_slave_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686488 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_slave.sv(61) " "Verilog HDL Case Statement warning at uart_slave.sv(61): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 61 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1611784686489 "|ZeltaSoC|uart_slave:uart_slave_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_slave.sv(75) " "Verilog HDL Case Statement warning at uart_slave.sv(75): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 75 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1611784686489 "|ZeltaSoC|uart_slave:uart_slave_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_slave.sv(156) " "Verilog HDL assignment warning at uart_slave.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686490 "|ZeltaSoC|uart_slave:uart_slave_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_slave:uart_slave_0\|fifo:fifo_0 " "Elaborating entity \"fifo\" for hierarchy \"uart_slave:uart_slave_0\|fifo:fifo_0\"" {  } { { "../core/uart_slave.sv" "fifo_0" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(58) " "Verilog HDL assignment warning at fifo.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686512 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(62) " "Verilog HDL assignment warning at fifo.sv(62): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686512 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(82) " "Verilog HDL assignment warning at fifo.sv(82): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686513 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(90) " "Verilog HDL assignment warning at fifo.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686513 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console console:console_0 " "Elaborating entity \"console\" for hierarchy \"console:console_0\"" {  } { { "../core/ZeltaSoC.sv" "console_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 console.sv(169) " "Verilog HDL assignment warning at console.sv(169): truncated value with size 8 to match size of target (1)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686530 "|ZeltaSoC|console:console_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 console.sv(179) " "Verilog HDL assignment warning at console.sv(179): truncated value with size 32 to match size of target (3)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686531 "|ZeltaSoC|console:console_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE_0 " "Elaborating entity \"core\" for hierarchy \"core:CORE_0\"" {  } { { "../core/ZeltaSoC.sv" "CORE_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 core.sv(133) " "Verilog HDL assignment warning at core.sv(133): truncated value with size 33 to match size of target (32)" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686553 "|ZeltaSoC|core:CORE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stm core:CORE_0\|fetch_stm:fetch_stm_0 " "Elaborating entity \"fetch_stm\" for hierarchy \"core:CORE_0\|fetch_stm:fetch_stm_0\"" {  } { { "../core/core.sv" "fetch_stm_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:CORE_0\|decode:decode_bus " "Elaborating entity \"decode\" for hierarchy \"core:CORE_0\|decode:decode_bus\"" {  } { { "../core/core.sv" "decode_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686627 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "decode " "Entity \"decode\" contains only dangling pins" {  } { { "../core/core.sv" "decode_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 51 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1611784686628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:CORE_0\|decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"core:CORE_0\|decoder:decoder_0\"" {  } { { "../core/core.sv" "decoder_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 decoder.sv(26) " "Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10)" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686639 "|ZeltaSoC|core:CORE_0|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EVENT_INT core:CORE_0\|EVENT_INT:event_bus " "Elaborating entity \"EVENT_INT\" for hierarchy \"core:CORE_0\|EVENT_INT:event_bus\"" {  } { { "../core/core.sv" "event_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686654 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "EVENT_INT " "Entity \"EVENT_INT\" contains only dangling pins" {  } { { "../core/core.sv" "event_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 93 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1611784686655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAP_INT core:CORE_0\|TRAP_INT:trap_int " "Elaborating entity \"TRAP_INT\" for hierarchy \"core:CORE_0\|TRAP_INT:trap_int\"" {  } { { "../core/core.sv" "trap_int" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686664 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "TRAP_INT " "Entity \"TRAP_INT\" contains only dangling pins" {  } { { "../core/core.sv" "trap_int" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 101 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1611784686664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:CORE_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"core:CORE_0\|control_unit:control_unit_0\"" {  } { { "../core/core.sv" "control_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.sv(114) " "Verilog HDL assignment warning at control_unit.sv(114): truncated value with size 32 to match size of target (1)" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686676 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.sv(115) " "Verilog HDL assignment warning at control_unit.sv(115): truncated value with size 32 to match size of target (1)" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686676 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.sv(116) " "Verilog HDL assignment warning at control_unit.sv(116): truncated value with size 32 to match size of target (1)" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784686676 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.sv(504) " "Verilog HDL Case Statement warning at control_unit.sv(504): case item expression covers a value already covered by a previous case item" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 504 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1611784686677 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_CASE_WITH_OVERLAP" "control_unit.sv(473) " "SystemVerilog warning at control_unit.sv(473): unique case statement has overlapping case items" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 473 0 0 } }  } 0 10829 "SystemVerilog warning at %1!s!: unique case statement has overlapping case items" 0 0 "Analysis & Synthesis" 0 -1 1611784686677 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(470) " "SystemVerilog warning at control_unit.sv(470): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 470 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1611784686678 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.load control_unit.sv(51) " "Output port \"event_bus.load\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.store control_unit.sv(51) " "Output port \"event_bus.store\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.unaligned control_unit.sv(51) " "Output port \"event_bus.unaligned\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.trap control_unit.sv(51) " "Output port \"event_bus.trap\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.interrupt control_unit.sv(51) " "Output port \"event_bus.interrupt\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.branch control_unit.sv(51) " "Output port \"event_bus.branch\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "event_bus.execute control_unit.sv(51) " "Output port \"event_bus.execute\" at control_unit.sv(51) has no driver" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611784686683 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_unit core:CORE_0\|csr_unit:csr_unit_0 " "Elaborating entity \"csr_unit\" for hierarchy \"core:CORE_0\|csr_unit:csr_unit_0\"" {  } { { "../core/core.sv" "csr_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcounters core:CORE_0\|csr_unit:csr_unit_0\|mcounters:mcounters_0 " "Elaborating entity \"mcounters\" for hierarchy \"core:CORE_0\|csr_unit:csr_unit_0\|mcounters:mcounters_0\"" {  } { { "../core/csr_unit.sv" "mcounters_0" { Text "C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784686725 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mcounters.sv(115) " "Verilog HDL Case Statement warning at mcounters.sv(115): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../core/mcounters.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/mcounters.sv" 115 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1611784686734 "|ZeltaSoC|core:CORE_0|csr_unit:csr_unit_0|mcounters:mcounters_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minfo core:CORE_0\|csr_unit:csr_unit_0\|minfo:minfo_0 " "Elaborating entity \"minfo\" for hierarchy \"core:CORE_0\|csr_unit:csr_unit_0\|minfo:minfo_0\"" {  } { { "../core/csr_unit.sv" "minfo_0" { Text "C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784687895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trap_unit core:CORE_0\|csr_unit:csr_unit_0\|trap_unit:trap_unit_0 " "Elaborating entity \"trap_unit\" for hierarchy \"core:CORE_0\|csr_unit:csr_unit_0\|trap_unit:trap_unit_0\"" {  } { { "../core/csr_unit.sv" "trap_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784687908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 trap_unit.sv(161) " "Verilog HDL assignment warning at trap_unit.sv(161): truncated value with size 32 to match size of target (2)" {  } { { "../core/trap_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784687909 "|ZeltaSoC|core:CORE_0|csr_unit:csr_unit_0|trap_unit:trap_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "trap_unit.sv(194) " "SystemVerilog warning at trap_unit.sv(194): unique or priority keyword makes case statement complete" {  } { { "../core/trap_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv" 194 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1611784687910 "|ZeltaSoC|core:CORE_0|csr_unit:csr_unit_0|trap_unit:trap_unit_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "trap_int.cause 0 trap_int.sv(5) " "Net \"trap_int.cause\" at trap_int.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../core/trap_int.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/trap_int.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1611784687919 "|ZeltaSoC|core:CORE_0|csr_unit:csr_unit_0|trap_unit:trap_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:CORE_0\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"core:CORE_0\|regfile:regfile_0\"" {  } { { "../core/core.sv" "regfile_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784687974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:CORE_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"core:CORE_0\|alu:alu_0\"" {  } { { "../core/core.sv" "alu_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784688109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:CORE_0\|branch_unit:branch_unit_0 " "Elaborating entity \"branch_unit\" for hierarchy \"core:CORE_0\|branch_unit:branch_unit_0\"" {  } { { "../core/core.sv" "branch_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784688129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(27) " "Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688129 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(28) " "Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688129 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(29) " "Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688129 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(30) " "Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688130 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(31) " "Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688130 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(32) " "Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688130 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(33) " "Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688130 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access core:CORE_0\|memory_access:memory_access_0 " "Elaborating entity \"memory_access\" for hierarchy \"core:CORE_0\|memory_access:memory_access_0\"" {  } { { "../core/core.sv" "memory_access_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784688144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_access.sv(62) " "Verilog HDL assignment warning at memory_access.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611784688145 "|ZeltaSoC|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memory_access.sv(85) " "Verilog HDL or VHDL warning at the memory_access.sv(85): index expression is not wide enough to address all of the elements in the array" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 85 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1611784688146 "|ZeltaSoC|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(227) " "SystemVerilog warning at memory_access.sv(227): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 227 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1611784688149 "|ZeltaSoC|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "console:console_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred dual-clock RAM node \"console:console_0\|fifo:fifo_0\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611784856024 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "console:console_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred dual-clock RAM node \"console:console_0\|fifo:fifo_0\|buffer_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611784856025 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784857340 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram_wb:MEMORY_RAM\|ram:RAM_0\|ram " "Created node \"ram_wb:MEMORY_RAM\|ram:RAM_0\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../core/ram.sv" "ram" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 20 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1611784857341 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred dual-clock RAM node \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611784857342 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred dual-clock RAM node \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611784857342 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "console:console_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"console:console_0\|fifo:fifo_0\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "console:console_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"console:console_0\|fifo:fifo_0\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_wb:MEMORY_RAM\|ram:RAM_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_wb:MEMORY_RAM\|ram:RAM_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Parameter INIT_FILE set to db/VanilaCore.ram0_ram_6773dc4a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611784873665 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611784873665 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611784873665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784873811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873811 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611784873811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osc1 " "Found entity 1: altsyncram_osc1" {  } { { "db/altsyncram_osc1.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_osc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784873864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784873864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784873907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611784873907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611784873907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j491 " "Found entity 1: altsyncram_j491" {  } { { "db/altsyncram_j491.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_j491.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784873964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784873964 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784873991 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874002 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874105 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874109 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874213 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874216 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874320 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874323 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874426 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874429 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874530 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874534 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874637 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874640 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874742 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773dc4a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1611784874745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784874913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784874913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784874954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784874954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611784875002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784875002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611784875675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611784883027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "948 " "948 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611784894244 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~0 " "Logic cell \"core:CORE_0\|Add0~0\"" {  } { { "../core/core.sv" "Add0~0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~40 " "Logic cell \"core:CORE_0\|Add0~40\"" {  } { { "../core/core.sv" "Add0~40" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~42 " "Logic cell \"core:CORE_0\|Add0~42\"" {  } { { "../core/core.sv" "Add0~42" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~44 " "Logic cell \"core:CORE_0\|Add0~44\"" {  } { { "../core/core.sv" "Add0~44" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~46 " "Logic cell \"core:CORE_0\|Add0~46\"" {  } { { "../core/core.sv" "Add0~46" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~48 " "Logic cell \"core:CORE_0\|Add0~48\"" {  } { { "../core/core.sv" "Add0~48" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~50 " "Logic cell \"core:CORE_0\|Add0~50\"" {  } { { "../core/core.sv" "Add0~50" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~52 " "Logic cell \"core:CORE_0\|Add0~52\"" {  } { { "../core/core.sv" "Add0~52" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~54 " "Logic cell \"core:CORE_0\|Add0~54\"" {  } { { "../core/core.sv" "Add0~54" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~56 " "Logic cell \"core:CORE_0\|Add0~56\"" {  } { { "../core/core.sv" "Add0~56" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~58 " "Logic cell \"core:CORE_0\|Add0~58\"" {  } { { "../core/core.sv" "Add0~58" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~60 " "Logic cell \"core:CORE_0\|Add0~60\"" {  } { { "../core/core.sv" "Add0~60" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add3~0 " "Logic cell \"core:CORE_0\|Add3~0\"" {  } { { "../core/core.sv" "Add3~0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 271 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add2~0 " "Logic cell \"core:CORE_0\|Add2~0\"" {  } { { "../core/core.sv" "Add2~0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 269 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1611784894321 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1611784894321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784894533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611784895040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611784895040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11326 " "Implemented 11326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611784895666 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611784895666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11038 " "Implemented 11038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611784895666 ""} { "Info" "ICUT_CUT_TM_RAMS" "284 " "Implemented 284 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611784895666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611784895666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611784895715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 27 17:01:35 2021 " "Processing ended: Wed Jan 27 17:01:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611784895715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:01 " "Elapsed time: 00:06:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611784895715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:09 " "Total CPU time (on all processors): 00:06:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611784895715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611784895715 ""}
