
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166434 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166436 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10307861 heartbeat IPC: 1.40028 cumulative IPC: 1.40028 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17816927 heartbeat IPC: 1.33172 cumulative IPC: 1.36514 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25212279 heartbeat IPC: 1.3522 cumulative IPC: 1.3608 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33039660 heartbeat IPC: 1.27757 cumulative IPC: 1.33899 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40624484 heartbeat IPC: 1.31842 cumulative IPC: 1.33483 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49411827 heartbeat IPC: 1.138 cumulative IPC: 1.29743 (Simulation time: 0 hr 3 min 53 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57442600 heartbeat IPC: 1.24521 cumulative IPC: 1.2897 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65774953 heartbeat IPC: 1.20014 cumulative IPC: 1.27778 (Simulation time: 0 hr 4 min 59 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 74909461 heartbeat IPC: 1.09475 cumulative IPC: 1.25448 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84046523 heartbeat IPC: 1.09444 cumulative IPC: 1.2364 (Simulation time: 0 hr 6 min 5 sec) 
Finished CPU 0 instructions: 100000003 cycles: 80880088 cumulative IPC: 1.2364 (Simulation time: 0 hr 6 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2364 instructions: 100000003 cycles: 80880088
cpu0_DTLB TOTAL     ACCESS:   21899716  HIT:   21443591  MISS:     456125
cpu0_DTLB LOAD      ACCESS:   17508850  HIT:   17193927  MISS:     314923
cpu0_DTLB RFO       ACCESS:    4390866  HIT:    4249664  MISS:     141202
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.24914 cycles
cpu0_ITLB TOTAL     ACCESS:   10072670  HIT:   10072670  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10072670  HIT:   10072670  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41204  HIT:      41203  MISS:          1
cpu0_L1I LOAD      ACCESS:      41204  HIT:      41203  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 195 cycles
cpu0_STLB TOTAL     ACCESS:     456125  HIT:     455732  MISS:        393
cpu0_STLB LOAD      ACCESS:     314923  HIT:     314782  MISS:        141
cpu0_STLB RFO       ACCESS:     141202  HIT:     140950  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 202.822 cycles
cpu0_L1D TOTAL     ACCESS:   20756241  HIT:   19346044  MISS:    1410197
cpu0_L1D LOAD      ACCESS:   14095188  HIT:   13039843  MISS:    1055345
cpu0_L1D RFO       ACCESS:    6660682  HIT:    6306024  MISS:     354658
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        371  HIT:        177  MISS:        194
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 78.0532 cycles
cpu0_L2C TOTAL     ACCESS:    1812400  HIT:    1199158  MISS:     613242
cpu0_L2C LOAD      ACCESS:    1055328  HIT:     692824  MISS:     362504
cpu0_L2C RFO       ACCESS:     354615  HIT:     103981  MISS:     250634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402263  HIT:     402191  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        194  HIT:        162  MISS:         32
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 154.056 cycles
LLC TOTAL     ACCESS:     901944  HIT:     740014  MISS:     161930
LLC LOAD      ACCESS:     362501  HIT:     300988  MISS:      61513
LLC RFO       ACCESS:     250608  HIT:     180771  MISS:      69837
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288803  HIT:     258223  MISS:      30580
LLC TRANSLATION ACCESS:         32  HIT:         32  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 503.888 cycles
Insertion Distribution: 
	LOAD 0 0 63014 16358 
	RFO 0 0 51573 31307 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 30601 
	 0 0 11 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       7994  ROW_BUFFER_MISS:     122693
 DBUS AVG_CONGESTED_CYCLE:    3.97514
 WQ ROW_BUFFER_HIT:       7432  ROW_BUFFER_MISS:      84100  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.4357
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

