;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SUB 129, @50
	MOV 16, 23
	SUB 0, 801
	SLT 210, 68
	SPL <6, #0
	ADD 1, <-0
	JMZ @0, #0
	SUB 16, 23
	JMN -207, @-120
	JMZ @0, #0
	MOV 0, 800
	ADD 16, 23
	SUB @-0, 15
	CMP 0, -0
	JMN 210, <68
	DAT <-5, <-0
	SPL 210, 68
	SUB 100, 680
	JMN 0, #9
	DJN <6, #0
	MOV 250, 74
	DJN @0, #0
	MOV 121, 0
	CMP <0, <0
	ADD #270, <1
	SUB 0, 200
	ADD #270, <1
	DJN 1, @-0
	SLT 0, 200
	DJN 5, @1
	CMP -207, <-120
	SPL -100, -600
	CMP -207, <-120
	CMP -207, <-120
	CMP 20, @12
	ADD @6, @0
	SPL 0, <332
	CMP @-127, 100
	CMP @-127, 100
	SPL 0, <332
	SUB #72, @201
	SUB 500, 745
	SPL 0, <332
	SUB 500, 745
	SPL 0, <332
	CMP -207, <-120
